{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698649006959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698649006959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 14:56:46 2023 " "Processing started: Mon Oct 30 14:56:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698649006959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698649006959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos4 -c cmos4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698649006959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698649007536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/eth_trans_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/eth_trans_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_trans_slave " "Found entity 1: eth_trans_slave" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/camera_config_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/camera_config_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_config_sel " "Found entity 1: camera_config_sel" {  } { { "rtl_code/OV9281/camera_config_sel.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_config_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/camera_config_index.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/camera_config_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_config_index " "Found entity 1: camera_config_index" {  } { { "rtl_code/OV9281/camera_config_index.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_config_index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr_wdisplay_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_wdisplay_slave " "Found entity 1: ddr_wdisplay_slave" {  } { { "rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/vsync_pos_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/vsync_pos_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_pos_switch " "Found entity 1: vsync_pos_switch" {  } { { "rtl_code/function_rtl/vsync_pos_switch.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/vsync_pos_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/slave_arbitrate_interface_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/slave_arbitrate_interface_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_arbitrate_interface_sd " "Found entity 1: slave_arbitrate_interface_sd" {  } { { "rtl_code/Slave_arbitrate/slave_arbitrate_interface_sd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/slave_arbitrate_interface_sd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_rdaddr_slave1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_rdaddr_slave1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_rdaddr_slave1 " "Found entity 1: sd_rdaddr_slave1" {  } { { "rtl_code/sd/sd_rdaddr_slave1.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_rdaddr_slave1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/slave_arbitrate_interface_rd_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/slave_arbitrate_interface_rd_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_arbitrate_interface_rd_ddr " "Found entity 1: slave_arbitrate_interface_rd_ddr" {  } { { "rtl_code/Slave_arbitrate/slave_arbitrate_interface_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/slave_arbitrate_interface_rd_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/arbitrate_ctrl_rd_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/arbitrate_ctrl_rd_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrate_ctrl_rd_ddr " "Found entity 1: arbitrate_ctrl_rd_ddr" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/slave_rd_bank_sel_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/slave_rd_bank_sel_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_rd_bank_sel_module " "Found entity 1: slave_rd_bank_sel_module" {  } { { "rtl_code/function_rtl/slave_rd_bank_sel_module.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/slave_rd_bank_sel_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/top_sd_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/top_sd_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sd_rw " "Found entity 1: top_sd_rw" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "rtl_code/sd/sd_write.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "rtl_code/sd/sd_read.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "rtl_code/sd/sd_ctrl_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/cmos_switch_mould.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/cmos_switch_mould.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_switch_mould " "Found entity 1: cmos_switch_mould" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/gmii_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/gmii_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_tx_ctrl " "Found entity 1: gmii_tx_ctrl" {  } { { "rtl_code/eth_ctrl/gmii_tx_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/gmii_tx_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "rtl_code/eth/arp/crc32_d8.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/crc32_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_tx " "Found entity 1: arp_tx" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_top " "Found entity 1: arp_top" {  } { { "rtl_code/eth/arp/arp_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_rx " "Found entity 1: arp_rx" {  } { { "rtl_code/eth/arp/arp_rx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_ctrl " "Found entity 1: arp_ctrl" {  } { { "rtl_code/eth/arp/arp_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "rtl_code/eth/arp/arp.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/udp/udp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/udp/udp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_tx " "Found entity 1: udp_tx" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/udp/udp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/udp/udp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_rx " "Found entity 1: udp_rx" {  } { { "rtl_code/eth/udp/udp_rx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl_code/eth/udp/udp.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/ethernet_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/ethernet_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_top " "Found entity 1: ethernet_top" {  } { { "rtl_code/eth/ethernet_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/start_transfer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/start_transfer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_transfer_ctrl " "Found entity 1: start_transfer_ctrl" {  } { { "rtl_code/eth_ctrl/start_transfer_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/start_transfer_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/img_data_pkt.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/img_data_pkt.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data_pkt " "Found entity 1: img_data_pkt" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/include/myparam.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl_code/include/myparam.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/clear_function_asy.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/clear_function_asy.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear_function_asy " "Found entity 1: clear_function_asy" {  } { { "rtl_code/function_rtl/clear_function_asy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/clear_function_asy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/switch_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/switch_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_show " "Found entity 1: switch_show" {  } { { "rtl_code/function_rtl/switch_show.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/switch_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/key_sw/key_bank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/key_sw/key_bank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_bank_switch " "Found entity 1: key_bank_switch" {  } { { "rtl_code/key_sw/key_bank_switch.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/key_sw/key_bank_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/key_sw/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/key_sw/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "rtl_code/key_sw/debounce.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/key_sw/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/bank_switch/bank_switch_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/bank_switch/bank_switch_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_switch_ctrl " "Found entity 1: bank_switch_ctrl" {  } { { "rtl_code/bank_switch/bank_switch_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/bank_switch/bank_switch_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/bank_switch/bank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/bank_switch/bank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_switch " "Found entity 1: bank_switch" {  } { { "rtl_code/bank_switch/bank_switch.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/bank_switch/bank_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR_BURST_LEN wr_burst_len mem_burst_ddr.v(11) " "Verilog HDL Declaration information at mem_burst_ddr.v(11): object \"WR_BURST_LEN\" differs only in case from object \"wr_burst_len\" in the same scope" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/mem_burst_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/mem_burst_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_burst_ddr " "Found entity 1: mem_burst_ddr" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr2wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr2wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2wr_fifo " "Found entity 1: ddr2wr_fifo" {  } { { "rtl_code/ddr_ctrl/ddr2wr_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr2wr_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr_wr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr_wr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_wr_ctrl " "Found entity 1: ddr_wr_ctrl" {  } { { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr_wdisplayfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr_wdisplayfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_wdisplayfifo " "Found entity 1: ddr_wdisplayfifo" {  } { { "rtl_code/ddr_ctrl/ddr_wdisplayfifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wdisplayfifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/ov9281_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/ov9281_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov9281_config " "Found entity 1: ov9281_config" {  } { { "rtl_code/OV9281/ov9281_config.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/ov9281_config.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/ov9281_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/ov9281_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov9281_capture " "Found entity 1: ov9281_capture" {  } { { "rtl_code/OV9281/ov9281_capture.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/ov9281_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/camera_ov9281.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/camera_ov9281.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_ov9281 " "Found entity 1: camera_ov9281" {  } { { "rtl_code/OV9281/camera_ov9281.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_ov9281.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/slave_arbitrate_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/slave_arbitrate_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_arbitrate_interface " "Found entity 1: slave_arbitrate_interface" {  } { { "rtl_code/Slave_arbitrate/slave_arbitrate_interface.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/slave_arbitrate_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/arbitrate_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/arbitrate_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrate_ctrl " "Found entity 1: arbitrate_ctrl" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/vga_display/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/vga_display/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/top/top_sdv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/top/top_sdv.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdv " "Found entity 1: top_sdv" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_alt_mem_ddrx_controller_top" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(144) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(144): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(169) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(169): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(170) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(170): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(190) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(190): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(180) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(180): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(181) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(181): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 181 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(138) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(138): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(159) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(159): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "alt_mem_ddrx_odt_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "alt_mem_ddrx_arbiter.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "alt_mem_ddrx_burst_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "alt_mem_ddrx_cmd_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649007930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "alt_mem_ddrx_buffer_manager.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "alt_mem_ddrx_burst_tracking.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "alt_mem_ddrx_dataid_manager.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "alt_mem_ddrx_list.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "alt_mem_ddrx_rdata_path.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "alt_mem_ddrx_wdata_path.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "alt_mem_ddrx_ecc_decoder.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007999 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007999 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649007999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649007999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008033 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008033 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "alt_mem_ddrx_ecc_encoder.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008072 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008104 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649008106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698649008106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "alt_mem_ddrx_input_if.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "alt_mem_ddrx_rank_timer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "alt_mem_ddrx_sideband.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "alt_mem_ddrx_tbp.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "alt_mem_ddrx_timing_param.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_ac " "Found entity 3: ddr2_phy_alt_mem_phy_ac" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_phy_alt_mem_phy_dp_io" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_phy_alt_mem_phy_read_dp" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_mux " "Found entity 9: ddr2_phy_alt_mem_phy_mux" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_phy_alt_mem_phy_mimic" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_32w32r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_32w32r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32w32r " "Found entity 1: fifo_32w32r" {  } { { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_32w8r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_32w8r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32w8r " "Found entity 1: fifo_32w8r" {  } { { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_u0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_u0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_u0 " "Found entity 1: pll_u0" {  } { { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_eth_8w32r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_eth_8w32r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_eth_8w32r " "Found entity 1: fifo_eth_8w32r" {  } { { "fifo_eth_8w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v1 " "Found entity 1: pll_v1" {  } { { "pll_v1.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_v1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_pll " "Found entity 1: sd_pll" {  } { { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_32w16r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_32w16r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32w16r " "Found entity 1: fifo_32w16r" {  } { { "fifo_32w16r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649008631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649008631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sdv " "Elaborating entity \"top_sdv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698649010006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6_camera_xclk top_sdv.v(168) " "Verilog HDL or VHDL warning at top_sdv.v(168): object \"m6_camera_xclk\" assigned a value but never read" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649010024 "|top_sdv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7_camera_xclk top_sdv.v(176) " "Verilog HDL or VHDL warning at top_sdv.v(176): object \"m7_camera_xclk\" assigned a value but never read" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649010024 "|top_sdv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8_camera_xclk top_sdv.v(184) " "Verilog HDL or VHDL warning at top_sdv.v(184): object \"m8_camera_xclk\" assigned a value but never read" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649010024 "|top_sdv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_sd_save_key " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_sd_save_key\"" {  } { { "rtl_code/top/top_sdv.v" "debounce_sd_save_key" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_pos_switch vsync_pos_switch:sd_channal_sw " "Elaborating entity \"vsync_pos_switch\" for hierarchy \"vsync_pos_switch:sd_channal_sw\"" {  } { { "rtl_code/top/top_sdv.v" "sd_channal_sw" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_config_sel camera_config_sel:u_camera_config_sel " "Elaborating entity \"camera_config_sel\" for hierarchy \"camera_config_sel:u_camera_config_sel\"" {  } { { "rtl_code/top/top_sdv.v" "u_camera_config_sel" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_config_index camera_config_sel:u_camera_config_sel\|camera_config_index:camera_config_index_lab " "Elaborating entity \"camera_config_index\" for hierarchy \"camera_config_sel:u_camera_config_sel\|camera_config_index:camera_config_index_lab\"" {  } { { "rtl_code/OV9281/camera_config_sel.v" "camera_config_index_lab" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_config_sel.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_ov9281 camera_ov9281:camera_m0 " "Elaborating entity \"camera_ov9281\" for hierarchy \"camera_ov9281:camera_m0\"" {  } { { "rtl_code/top/top_sdv.v" "camera_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov9281_capture camera_ov9281:camera_m0\|ov9281_capture:camera_capture_m0 " "Elaborating entity \"ov9281_capture\" for hierarchy \"camera_ov9281:camera_m0\|ov9281_capture:camera_capture_m0\"" {  } { { "rtl_code/OV9281/camera_ov9281.v" "camera_capture_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_ov9281.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov9281_config camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0 " "Elaborating entity \"ov9281_config\" for hierarchy \"camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\"" {  } { { "rtl_code/OV9281/camera_ov9281.v" "ov9281_config_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_ov9281.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1\"" {  } { { "rtl_code/OV9281/ov9281_config.v" "u1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/ov9281_config.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(19) " "Verilog HDL assignment warning at i2c_com.v(19): truncated value with size 32 to match size of target (1)" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649010107 "|top_sdv|camera_ov9281:camera_m0|ov9281_config:ov9281_config_m0|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(20) " "Verilog HDL assignment warning at i2c_com.v(20): truncated value with size 32 to match size of target (1)" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649010107 "|top_sdv|camera_ov9281:camera_m0|ov9281_config:ov9281_config_m0|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (6)" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649010107 "|top_sdv|camera_ov9281:camera_m0|ov9281_config:ov9281_config_m0|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32w32r fifo_32w32r:fifo_camera_m0 " "Elaborating entity \"fifo_32w32r\" for hierarchy \"fifo_32w32r:fifo_camera_m0\"" {  } { { "rtl_code/top/top_sdv.v" "fifo_camera_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\"" {  } { { "fifo_32w32r.v" "dcfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\"" {  } { { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649010222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010223 ""}  } { { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649010223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1tk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1tk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1tk1 " "Found entity 1: dcfifo_1tk1" {  } { { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1tk1 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated " "Elaborating entity \"dcfifo_1tk1\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_1tk1.tdf" "rdptr_g_gray2bin" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_1tk1.tdf" "rdptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_1tk1.tdf" "wrptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram " "Elaborating entity \"altsyncram_qj31\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_1tk1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_1tk1.tdf" "rs_brp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_amd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_amd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_amd " "Found entity 1: alt_synch_pipe_amd" {  } { { "db/alt_synch_pipe_amd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_amd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_amd fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_amd\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp\"" {  } { { "db/dcfifo_1tk1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gf9 " "Found entity 1: dffpipe_gf9" {  } { { "db/dffpipe_gf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_gf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gf9 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp\|dffpipe_gf9:dffpipe5 " "Elaborating entity \"dffpipe_gf9\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp\|dffpipe_gf9:dffpipe5\"" {  } { { "db/alt_synch_pipe_amd.tdf" "dffpipe5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_amd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_1tk1.tdf" "wraclr" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bmd " "Found entity 1: alt_synch_pipe_bmd" {  } { { "db/alt_synch_pipe_bmd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_bmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bmd fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bmd\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp\"" {  } { { "db/dcfifo_1tk1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hf9 " "Found entity 1: dffpipe_hf9" {  } { { "db/dffpipe_hf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_hf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hf9 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp\|dffpipe_hf9:dffpipe8 " "Elaborating entity \"dffpipe_hf9\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp\|dffpipe_hf9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bmd.tdf" "dffpipe8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_bmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649010709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649010709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_1tk1.tdf" "rdempty_eq_comp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m0 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m0\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m1 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m1\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m2 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m2\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m2" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m3 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m3\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m3" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m4 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m4\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m4" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m5 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m5\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m5" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649010978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m6 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m6\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m6" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m7 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m7\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m7" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m8 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m8\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m8" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_switch_mould cmos_switch_mould:cmos_sd_sel " "Elaborating entity \"cmos_switch_mould\" for hierarchy \"cmos_switch_mould:cmos_sd_sel\"" {  } { { "rtl_code/top/top_sdv.v" "cmos_sd_sel" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface_sd slave_arbitrate_interface_sd:slave_sel_sd " "Elaborating entity \"slave_arbitrate_interface_sd\" for hierarchy \"slave_arbitrate_interface_sd:slave_sel_sd\"" {  } { { "rtl_code/top/top_sdv.v" "slave_sel_sd" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrate_ctrl arbitrate_ctrl:arbitrate_ctrl_u0 " "Elaborating entity \"arbitrate_ctrl\" for hierarchy \"arbitrate_ctrl:arbitrate_ctrl_u0\"" {  } { { "rtl_code/top/top_sdv.v" "arbitrate_ctrl_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011203 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl.v(129) " "Verilog HDL Case Statement information at arbitrate_ctrl.v(129): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698649011211 "|top_sdv|arbitrate_ctrl:arbitrate_ctrl_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl.v(174) " "Verilog HDL Case Statement information at arbitrate_ctrl.v(174): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698649011211 "|top_sdv|arbitrate_ctrl:arbitrate_ctrl_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_switch_ctrl bank_switch_ctrl:bank_switch_ctrl_u0 " "Elaborating entity \"bank_switch_ctrl\" for hierarchy \"bank_switch_ctrl:bank_switch_ctrl_u0\"" {  } { { "rtl_code/top/top_sdv.v" "bank_switch_ctrl_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_switch bank_switch_ctrl:bank_switch_ctrl_u0\|bank_switch:bank_switch0 " "Elaborating entity \"bank_switch\" for hierarchy \"bank_switch_ctrl:bank_switch_ctrl_u0\|bank_switch:bank_switch0\"" {  } { { "rtl_code/bank_switch/bank_switch_ctrl.v" "bank_switch0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/bank_switch/bank_switch_ctrl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_rd_bank_sel_module slave_rd_bank_sel_module:sel_mod " "Elaborating entity \"slave_rd_bank_sel_module\" for hierarchy \"slave_rd_bank_sel_module:sel_mod\"" {  } { { "rtl_code/top/top_sdv.v" "sel_mod" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_wr_ctrl ddr_wr_ctrl:ddr_wr_ctrl " "Elaborating entity \"ddr_wr_ctrl\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\"" {  } { { "rtl_code/top/top_sdv.v" "ddr_wr_ctrl" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_burst_ddr ddr_wr_ctrl:ddr_wr_ctrl\|mem_burst_ddr:mem_burst_m1 " "Elaborating entity \"mem_burst_ddr\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|mem_burst_ddr:mem_burst_m1\"" {  } { { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "mem_burst_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011266 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_burst_ddr.v(130) " "Verilog HDL Case Statement information at mem_burst_ddr.v(130): all case item expressions in this case statement are onehot" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(217) " "Verilog HDL assignment warning at mem_burst_ddr.v(217): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(220) " "Verilog HDL assignment warning at mem_burst_ddr.v(220): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_ddr.v(223) " "Verilog HDL assignment warning at mem_burst_ddr.v(223): truncated value with size 32 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(227) " "Verilog HDL assignment warning at mem_burst_ddr.v(227): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_ddr.v(230) " "Verilog HDL assignment warning at mem_burst_ddr.v(230): truncated value with size 32 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(235) " "Verilog HDL assignment warning at mem_burst_ddr.v(235): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_ddr.v(238) " "Verilog HDL assignment warning at mem_burst_ddr.v(238): truncated value with size 32 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011274 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0 " "Elaborating entity \"ddr2\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\"" {  } { { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "ddr_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_controller_phy.v 1 1 " "Using design file ddr2_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649011298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698649011298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst " "Elaborating entity \"ddr2_controller_phy\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\"" {  } { { "ddr2.v" "ddr2_controller_phy_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_alt_mem_ddrx_controller_top ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_alt_mem_ddrx_controller_top\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_alt_mem_ddrx_controller_top_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649011328 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1009) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1009): truncated value with size 32 to match size of target (2)" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011355 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1010) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1010): truncated value with size 32 to match size of target (2)" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649011355 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "alt_mem_ddrx_controller.v" "input_if_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "alt_mem_ddrx_controller.v" "tbp_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "alt_mem_ddrx_controller.v" "arbiter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_dataid_manager.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011602 ""}  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649011602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vll1 " "Found entity 1: altsyncram_vll1" {  } { { "db/altsyncram_vll1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_vll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649011652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649011652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vll1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated " "Elaborating entity \"altsyncram_vll1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011689 ""}  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649011689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649011736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649011736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011824 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649011824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5841 " "Found entity 1: scfifo_5841" {  } { { "db/scfifo_5841.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_5841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649011871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649011871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5841 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated " "Elaborating entity \"scfifo_5841\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej31 " "Found entity 1: a_dpfifo_ej31" {  } { { "db/a_dpfifo_ej31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649011895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649011895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo " "Elaborating entity \"a_dpfifo_ej31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\"" {  } { { "db/scfifo_5841.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_5841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrd1 " "Found entity 1: altsyncram_jrd1" {  } { { "db/altsyncram_jrd1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_jrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649011956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649011956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrd1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram " "Elaborating entity \"altsyncram_jrd1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram\"" {  } { { "db/a_dpfifo_ej31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649011958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej31.tdf" "almost_full_comparer" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_ej31.tdf" "three_comparison" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej31.tdf" "rd_ptr_msb" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_ej31.tdf" "usedw_counter" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_ej31.tdf" "wr_ptr" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012265 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649012265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p941 " "Found entity 1: scfifo_p941" {  } { { "db/scfifo_p941.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_p941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p941 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated " "Elaborating entity \"scfifo_p941\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo " "Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_p941.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_p941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rud1 " "Found entity 1: altsyncram_rud1" {  } { { "db/altsyncram_rud1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_rud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rud1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram " "Elaborating entity \"altsyncram_rud1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "three_comparison" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012623 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649012623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c841 " "Found entity 1: scfifo_c841" {  } { { "db/scfifo_c841.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_c841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c841 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated " "Elaborating entity \"scfifo_c841\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lj31 " "Found entity 1: a_dpfifo_lj31" {  } { { "db/a_dpfifo_lj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_lj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lj31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo " "Elaborating entity \"a_dpfifo_lj31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\"" {  } { { "db/scfifo_c841.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_c841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sd1 " "Found entity 1: altsyncram_1sd1" {  } { { "db/altsyncram_1sd1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_1sd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sd1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram " "Elaborating entity \"altsyncram_1sd1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram\"" {  } { { "db/a_dpfifo_lj31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_lj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012831 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649012831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j941 " "Found entity 1: scfifo_j941" {  } { { "db/scfifo_j941.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_j941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j941 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated " "Elaborating entity \"scfifo_j941\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk31 " "Found entity 1: a_dpfifo_sk31" {  } { { "db/a_dpfifo_sk31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_sk31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo " "Elaborating entity \"a_dpfifo_sk31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\"" {  } { { "db/scfifo_j941.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_j941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fud1 " "Found entity 1: altsyncram_fud1" {  } { { "db/altsyncram_fud1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_fud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649012959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649012959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fud1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram " "Elaborating entity \"altsyncram_fud1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram\"" {  } { { "db/a_dpfifo_sk31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_sk31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649012995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013005 ""}  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649013005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pl1 " "Found entity 1: altsyncram_7pl1" {  } { { "db/altsyncram_7pl1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_7pl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649013056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649013056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pl1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated " "Elaborating entity \"altsyncram_7pl1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "alt_mem_ddrx_ecc_encoder.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649013089 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "alt_mem_ddrx_controller.v" "sideband_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "alt_mem_ddrx_controller.v" "timing_param_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst " "Elaborating entity \"ddr2_phy\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_phy_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\"" {  } { { "ddr2_phy.v" "ddr2_phy_alt_mem_phy_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013251 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dp_io ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_phy_alt_mem_phy_dp_io\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ddr2_phy_alt_mem_phy.v" "dpio" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ddr2_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649013320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013320 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649013320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649013370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649013370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Elaborating entity \"ddio_in_9gd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_read_dp ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_read_dp\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ddr2_phy_alt_mem_phy.v" "rdp" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013463 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649013463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649013513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649013513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_write_dp_fr ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698649013532 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_addr_cmd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_phy_alt_mem_phy_addr_cmd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ddr2_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013548 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013548 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013548 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013549 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013549 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013549 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649013594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013595 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649013595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649013647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649013647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Elaborating entity \"ddio_out_nhd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ddr2_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013739 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013739 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013739 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013739 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013739 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013739 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013750 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649013750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649013796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649013796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Elaborating entity \"ddio_out_akd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq_wrapper ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ddr2_phy_alt_mem_phy.v" "seq_wrapper" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ddr2_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013868 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698649013890 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698649013890 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_admin ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_phy_alt_mem_phy_admin\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "admin" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgrb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgrb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013905 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698649013921 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgwb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgwb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ctrl ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_phy_alt_mem_phy_ctrl\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_rdata_valid ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_rdata_valid\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ddr2_phy_alt_mem_phy.v" "rdv_pipe" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649013959 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649013973 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649013973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boi1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated " "Elaborating entity \"altsyncram_boi1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_clk_reset ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_phy_alt_mem_phy_clk_reset\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ddr2_phy_alt_mem_phy.v" "clk" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649014042 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649014042 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_pll ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll " "Elaborating entity \"ddr2_phy_alt_mem_phy_pll\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\"" {  } { { "ddr2_phy_alt_mem_phy.v" "pll" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ddr2_phy_alt_mem_phy_pll.v" "altpll_component" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1667 " "Parameter \"clk0_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1667 " "Parameter \"clk1_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 500 " "Parameter \"clk2_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1667 " "Parameter \"clk2_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1500 " "Parameter \"clk2_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1667 " "Parameter \"clk3_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 500 " "Parameter \"clk4_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1667 " "Parameter \"clk4_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 107 " "Parameter \"vco_phase_shift_step\" = \"107\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014137 ""}  } { { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649014137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_2il3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_2il3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_2il3 " "Found entity 1: altpll_2il3" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2il3 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated " "Elaborating entity \"altpll_2il3\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le2" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014230 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 52 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1698649014237 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le4" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014255 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1698649014262 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014280 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1698649014287 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22e " "Found entity 1: cntr_22e" {  } { { "db/cntr_22e.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_22e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22e ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter " "Elaborating entity \"cntr_22e\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\"" {  } { { "db/altpll_2il3.tdf" "phasestep_counter" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12\"" {  } { { "db/cntr_22e.tdf" "cmpr12" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_22e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ge " "Found entity 1: cntr_8ge" {  } { { "db/cntr_8ge.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_8ge.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ge ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep " "Elaborating entity \"cntr_8ge\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\"" {  } { { "db/altpll_2il3.tdf" "pll_internal_phasestep" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14\"" {  } { { "db/cntr_8ge.tdf" "cmpr14" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_8ge.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014547 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1698649014554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014554 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649014554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014623 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1698649014631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014631 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649014631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Elaborating entity \"ddio_bidir_ref\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ddr2_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ddr2_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_mimic ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_phy_alt_mem_phy_mimic\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ddr2_phy_alt_mem_phy.v" "mmc" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_bank_switch key_bank_switch:key_bank_sw " "Elaborating entity \"key_bank_switch\" for hierarchy \"key_bank_switch:key_bank_sw\"" {  } { { "rtl_code/top/top_sdv.v" "key_bank_sw" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_show switch_show:sw_show " "Elaborating entity \"switch_show\" for hierarchy \"switch_show:sw_show\"" {  } { { "rtl_code/top/top_sdv.v" "sw_show" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrate_ctrl_rd_ddr arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m " "Elaborating entity \"arbitrate_ctrl_rd_ddr\" for hierarchy \"arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m\"" {  } { { "rtl_code/top/top_sdv.v" "arbitrate_ctrl_rd_ddr_m" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014744 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl_rd_ddr.v(107) " "Verilog HDL Case Statement information at arbitrate_ctrl_rd_ddr.v(107): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698649014752 "|top_sdv|arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl_rd_ddr.v(140) " "Verilog HDL Case Statement information at arbitrate_ctrl_rd_ddr.v(140): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698649014752 "|top_sdv|arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_wdisplay_slave ddr_wdisplay_slave:Rslave0 " "Elaborating entity \"ddr_wdisplay_slave\" for hierarchy \"ddr_wdisplay_slave:Rslave0\"" {  } { { "rtl_code/top/top_sdv.v" "Rslave0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32w8r fifo_32w8r:fifo_ddr2vga " "Elaborating entity \"fifo_32w8r\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\"" {  } { { "rtl_code/top/top_sdv.v" "fifo_ddr2vga" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w8r.v" "dcfifo_mixed_widths_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014817 ""}  } { { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649014817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kuk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kuk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kuk1 " "Found entity 1: dcfifo_kuk1" {  } { { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kuk1 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated " "Elaborating entity \"dcfifo_kuk1\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_477 " "Found entity 1: a_graycounter_477" {  } { { "db/a_graycounter_477.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_477.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649014946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649014946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_477 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|a_graycounter_477:rdptr_g1p " "Elaborating entity \"a_graycounter_477\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|a_graycounter_477:rdptr_g1p\"" {  } { { "db/dcfifo_kuk1.tdf" "rdptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649014947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj31 " "Found entity 1: altsyncram_mj31" {  } { { "db/altsyncram_mj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_mj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj31 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram " "Elaborating entity \"altsyncram_mj31\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\"" {  } { { "db/dcfifo_kuk1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_kuk1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_kuk1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_if9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_if9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_if9 " "Found entity 1: dffpipe_if9" {  } { { "db/dffpipe_if9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_if9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_if9 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_if9:dffpipe4 " "Elaborating entity \"dffpipe_if9\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_if9:dffpipe4\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe4" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_kuk1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_64e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_kuk1.tdf" "cntr_b" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_kuk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:vga_m0 " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:vga_m0\"" {  } { { "rtl_code/top/top_sdv.v" "vga_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_rdaddr_slave1 sd_rdaddr_slave1:Rslave1 " "Elaborating entity \"sd_rdaddr_slave1\" for hierarchy \"sd_rdaddr_slave1:Rslave1\"" {  } { { "rtl_code/top/top_sdv.v" "Rslave1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_transfer_ctrl start_transfer_ctrl:u_start_transfer_ctrl " "Elaborating entity \"start_transfer_ctrl\" for hierarchy \"start_transfer_ctrl:u_start_transfer_ctrl\"" {  } { { "rtl_code/top/top_sdv.v" "u_start_transfer_ctrl" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_trans_slave eth_trans_slave:Rslave2 " "Elaborating entity \"eth_trans_slave\" for hierarchy \"eth_trans_slave:Rslave2\"" {  } { { "rtl_code/top/top_sdv.v" "Rslave2" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015297 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slave_sel_rd_bank eth_trans_slave.v(129) " "Verilog HDL Always Construct warning at eth_trans_slave.v(129): variable \"slave_sel_rd_bank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1698649015308 "|top_sdv|eth_trans_slave:Rslave2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data_pkt img_data_pkt:eth_img_pkt " "Elaborating entity \"img_data_pkt\" for hierarchy \"img_data_pkt:eth_img_pkt\"" {  } { { "rtl_code/top/top_sdv.v" "eth_img_pkt" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_eth_8w32r img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle " "Elaborating entity \"fifo_eth_8w32r\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\"" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "async_fifo_2048x32b_sigle" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\"" {  } { { "fifo_eth_8w32r.v" "dcfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\"" {  } { { "fifo_eth_8w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component " "Instantiated megafunction \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015363 ""}  } { { "fifo_eth_8w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649015363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bul1 " "Found entity 1: dcfifo_bul1" {  } { { "db/dcfifo_bul1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bul1 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated " "Elaborating entity \"dcfifo_bul1\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bul1.tdf" "rdptr_g_gray2bin" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_bul1.tdf" "rdptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_bul1.tdf" "wrptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm31 " "Found entity 1: altsyncram_cm31" {  } { { "db/altsyncram_cm31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_cm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm31 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|altsyncram_cm31:fifo_ram " "Elaborating entity \"altsyncram_cm31\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|altsyncram_cm31:fifo_ram\"" {  } { { "db/dcfifo_bul1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_bul1.tdf" "rs_brp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cmd " "Found entity 1: alt_synch_pipe_cmd" {  } { { "db/alt_synch_pipe_cmd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_cmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cmd img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cmd\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp\"" {  } { { "db/dcfifo_bul1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jf9 " "Found entity 1: dffpipe_jf9" {  } { { "db/dffpipe_jf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_jf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jf9 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp\|dffpipe_jf9:dffpipe5 " "Elaborating entity \"dffpipe_jf9\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp\|dffpipe_jf9:dffpipe5\"" {  } { { "db/alt_synch_pipe_cmd.tdf" "dffpipe5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_cmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dmd " "Found entity 1: alt_synch_pipe_dmd" {  } { { "db/alt_synch_pipe_dmd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_dmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dmd img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dmd\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp\"" {  } { { "db/dcfifo_bul1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kf9 " "Found entity 1: dffpipe_kf9" {  } { { "db/dffpipe_kf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_kf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kf9 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp\|dffpipe_kf9:dffpipe8 " "Elaborating entity \"dffpipe_kf9\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp\|dffpipe_kf9:dffpipe8\"" {  } { { "db/alt_synch_pipe_dmd.tdf" "dffpipe8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_dmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649015793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649015793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_bul1.tdf" "rdempty_eq_comp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethernet_top ethernet_top:eth_top " "Elaborating entity \"ethernet_top\" for hierarchy \"ethernet_top:eth_top\"" {  } { { "rtl_code/top/top_sdv.v" "eth_top" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015850 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e_mdc ethernet_top.v(15) " "Output port \"e_mdc\" at ethernet_top.v(15) has no driver" {  } { { "rtl_code/eth/ethernet_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698649015858 "|top_sdv|ethernet_top:eth_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_top ethernet_top:eth_top\|arp_top:arp_m0 " "Elaborating entity \"arp_top\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\"" {  } { { "rtl_code/eth/ethernet_top.v" "arp_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0 " "Elaborating entity \"arp\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\"" {  } { { "rtl_code/eth/arp/arp_top.v" "arp_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_rx ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_rx:arp_rx_u0 " "Elaborating entity \"arp_rx\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_rx:arp_rx_u0\"" {  } { { "rtl_code/eth/arp/arp.v" "arp_rx_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_tx ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_tx:arp_tx_u0 " "Elaborating entity \"arp_tx\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_tx:arp_tx_u0\"" {  } { { "rtl_code/eth/arp/arp.v" "arp_tx_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015887 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015896 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015897 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015898 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015899 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015900 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015901 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015902 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015903 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015904 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|crc32_d8:u_crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|crc32_d8:u_crc32_d8\"" {  } { { "rtl_code/eth/arp/arp.v" "u_crc32_d8" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_ctrl ethernet_top:eth_top\|arp_top:arp_m0\|arp_ctrl:arp_ctrl_m1 " "Elaborating entity \"arp_ctrl\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp_ctrl:arp_ctrl_m1\"" {  } { { "rtl_code/eth/arp/arp_top.v" "arp_ctrl_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp ethernet_top:eth_top\|udp:udp_m1 " "Elaborating entity \"udp\" for hierarchy \"ethernet_top:eth_top\|udp:udp_m1\"" {  } { { "rtl_code/eth/ethernet_top.v" "udp_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_rx ethernet_top:eth_top\|udp:udp_m1\|udp_rx:rx_u0 " "Elaborating entity \"udp_rx\" for hierarchy \"ethernet_top:eth_top\|udp:udp_m1\|udp_rx:rx_u0\"" {  } { { "rtl_code/eth/udp/udp.v" "rx_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_tx ethernet_top:eth_top\|udp:udp_m1\|udp_tx:tx_u1 " "Elaborating entity \"udp_tx\" for hierarchy \"ethernet_top:eth_top\|udp:udp_m1\|udp_tx:tx_u1\"" {  } { { "rtl_code/eth/udp/udp.v" "tx_u1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015944 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015954 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015955 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015956 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015957 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698649015958 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_tx_ctrl ethernet_top:eth_top\|gmii_tx_ctrl:gmii_tx_ctrlm2 " "Elaborating entity \"gmii_tx_ctrl\" for hierarchy \"ethernet_top:eth_top\|gmii_tx_ctrl:gmii_tx_ctrlm2\"" {  } { { "rtl_code/eth/ethernet_top.v" "gmii_tx_ctrlm2" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32w16r fifo_32w16r:cmos_sd_fifo " "Elaborating entity \"fifo_32w16r\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\"" {  } { { "rtl_code/top/top_sdv.v" "cmos_sd_fifo" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w16r.v" "dcfifo_mixed_widths_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649015998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w16r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016006 ""}  } { { "fifo_32w16r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649016006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_g7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_g7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_g7n1 " "Found entity 1: dcfifo_g7n1" {  } { { "db/dcfifo_g7n1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_g7n1 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated " "Elaborating entity \"dcfifo_g7n1\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l31 " "Found entity 1: altsyncram_4l31" {  } { { "db/altsyncram_4l31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_4l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l31 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|altsyncram_4l31:fifo_ram " "Elaborating entity \"altsyncram_4l31\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|altsyncram_4l31:fifo_ram\"" {  } { { "db/dcfifo_g7n1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_g7n1.tdf" "rs_brp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4md " "Found entity 1: alt_synch_pipe_4md" {  } { { "db/alt_synch_pipe_4md.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_4md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4md fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4md\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\"" {  } { { "db/dcfifo_g7n1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_af9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_af9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_af9 " "Found entity 1: dffpipe_af9" {  } { { "db/dffpipe_af9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_af9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_af9 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\|dffpipe_af9:dffpipe5 " "Elaborating entity \"dffpipe_af9\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\|dffpipe_af9:dffpipe5\"" {  } { { "db/alt_synch_pipe_4md.tdf" "dffpipe5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_4md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5md " "Found entity 1: alt_synch_pipe_5md" {  } { { "db/alt_synch_pipe_5md.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_5md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5md fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5md\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\"" {  } { { "db/dcfifo_g7n1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bf9 " "Found entity 1: dffpipe_bf9" {  } { { "db/dffpipe_bf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_bf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bf9 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\|dffpipe_bf9:dffpipe8 " "Elaborating entity \"dffpipe_bf9\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\|dffpipe_bf9:dffpipe8\"" {  } { { "db/alt_synch_pipe_5md.tdf" "dffpipe8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_5md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cmpr_o76:rdfull_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cmpr_o76:rdfull_eq_comp\"" {  } { { "db/dcfifo_g7n1.tdf" "rdfull_eq_comp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_g7n1.tdf" "cntr_b" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sd_rw top_sd_rw:sd_rw " "Elaborating entity \"top_sd_rw\" for hierarchy \"top_sd_rw:sd_rw\"" {  } { { "rtl_code/top/top_sdv.v" "sd_rw" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016369 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_data top_sd_rw.v(21) " "Output port \"rd_sd_wfifo_data\" at top_sd_rw.v(21) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698649016376 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_clk top_sd_rw.v(18) " "Output port \"rd_sd_wfifo_clk\" at top_sd_rw.v(18) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698649016376 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_rst_n top_sd_rw.v(19) " "Output port \"rd_sd_wfifo_rst_n\" at top_sd_rw.v(19) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698649016376 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_req_en top_sd_rw.v(20) " "Output port \"rd_sd_wfifo_req_en\" at top_sd_rw.v(20) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698649016376 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_image_done_n top_sd_rw.v(22) " "Output port \"rd_sd_image_done_n\" at top_sd_rw.v(22) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698649016376 "|top_sdv|top_sd_rw:sd_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen top_sd_rw:sd_rw\|data_gen:u_data_gen " "Elaborating entity \"data_gen\" for hierarchy \"top_sd_rw:sd_rw\|data_gen:u_data_gen\"" {  } { { "rtl_code/sd/top_sd_rw.v" "u_data_gen" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd_image_done data_gen.v(45) " "Verilog HDL or VHDL warning at data_gen.v(45): object \"sd_image_done\" assigned a value but never read" {  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698649016384 "|top_sdv|top_sd_rw:sd_rw|data_gen:u_data_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "rtl_code/sd/top_sd_rw.v" "u_sd_ctrl_top" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "rtl_code/sd/sd_ctrl_top.v" "u_sd_init" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "rtl_code/sd/sd_ctrl_top.v" "u_sd_write" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "rtl_code/sd/sd_ctrl_top.v" "u_sd_read" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_pll sd_pll:pll_sd " "Elaborating entity \"sd_pll\" for hierarchy \"sd_pll:pll_sd\"" {  } { { "rtl_code/top/top_sdv.v" "pll_sd" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sd_pll:pll_sd\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sd_pll:pll_sd\|altpll:altpll_component\"" {  } { { "sd_pll.v" "altpll_component" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_pll:pll_sd\|altpll:altpll_component " "Elaborated megafunction instantiation \"sd_pll:pll_sd\|altpll:altpll_component\"" {  } { { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_pll:pll_sd\|altpll:altpll_component " "Instantiated megafunction \"sd_pll:pll_sd\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sd_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sd_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016447 ""}  } { { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649016447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sd_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sd_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_pll_altpll " "Found entity 1: sd_pll_altpll" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_pll_altpll sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated " "Elaborating entity \"sd_pll_altpll\" for hierarchy \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_u0 pll_u0:pll_sdvga " "Elaborating entity \"pll_u0\" for hierarchy \"pll_u0:pll_sdvga\"" {  } { { "rtl_code/top/top_sdv.v" "pll_sdvga" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_u0:pll_sdvga\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_u0:pll_sdvga\|altpll:altpll_component\"" {  } { { "pll_u0.v" "altpll_component" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_u0:pll_sdvga\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_u0:pll_sdvga\|altpll:altpll_component\"" {  } { { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_u0:pll_sdvga\|altpll:altpll_component " "Instantiated megafunction \"pll_u0:pll_sdvga\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 831 " "Parameter \"clk1_multiply_by\" = \"831\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2500 " "Parameter \"clk2_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_u0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_u0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016557 ""}  } { { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649016557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_u0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_u0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_u0_altpll " "Found entity 1: pll_u0_altpll" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649016610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649016610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_u0_altpll pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated " "Elaborating entity \"pll_u0_altpll\" for hierarchy \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649016612 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698649017454 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698649017455 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1698649017474 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1698649017475 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1698649017498 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698649017498 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698649017499 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1698649017499 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017502 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017502 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017530 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017530 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017531 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017531 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017533 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017533 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017535 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017535 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017535 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017535 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017535 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017537 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017537 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017539 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017540 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017542 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017543 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017544 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017546 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017548 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017549 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017551 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017554 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017556 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017557 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017558 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017561 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017562 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017563 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017566 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017568 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017572 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017574 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698649017575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5024 " "Found entity 1: altsyncram_5024" {  } { { "db/altsyncram_5024.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_5024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649018573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649018573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649018717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649018717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649018810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649018810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649018947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649018947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649019002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649019002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_05j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_05j " "Found entity 1: cntr_05j" {  } { { "db/cntr_05j.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_05j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649019097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649019097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fii " "Found entity 1: cntr_fii" {  } { { "db/cntr_fii.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_fii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649019434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649019434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649019487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649019487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649019582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649019582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649019635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649019635 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649019759 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_mj31.tdf" 41 2 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 66 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1816 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649020696 "|top_sdv|fifo_32w8r:fifo_ddr2vga|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kuk1:auto_generated|altsyncram_mj31:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_mj31.tdf" 75 2 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 66 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1816 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649020696 "|top_sdv|fifo_32w8r:fifo_ddr2vga|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kuk1:auto_generated|altsyncram_mj31:fifo_ram|ram_block5a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1698649020696 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1698649020696 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~1 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~1" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~2 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~2" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~3 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~3" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~4 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~4" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~5 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~5" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~0 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~0" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~1 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~1" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~2 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~2" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~3 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~3" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~4 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~4" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~5 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~5" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649021035 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1698649021035 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~6 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~6" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649032738 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~6 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~6" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698649032738 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1698649032738 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|Mult0\"" {  } { { "rtl_code/sd/data_gen.v" "Mult0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649033989 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698649033989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649034065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Instantiated megafunction \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034066 ""}  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698649034066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649034227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649034227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698649034309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698649034309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|altshift:external_latency_ffs top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698649034342 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1698649035341 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "e_mdio " "Bidir \"e_mdio\" has no driver" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698649035548 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1698649035548 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 29 -1 0 } } { "rtl_code/sd/sd_read.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_read.v" 7 -1 0 } } { "rtl_code/sd/sd_write.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_write.v" 7 -1 0 } } { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 30 -1 0 } } { "rtl_code/sd/sd_read.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_read.v" 8 -1 0 } } { "rtl_code/sd/sd_write.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_write.v" 8 -1 0 } } { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 15 -1 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 68 2 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 72 2 0 } } { "rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" 23 -1 0 } } { "rtl_code/eth/arp/crc32_d8.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/crc32_d8.v" 92 -1 0 } } { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 202 -1 0 } } { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 191 -1 0 } } { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 42 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_1lc.tdf" 32 2 0 } } { "rtl_code/function_rtl/switch_show.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/switch_show.v" 14 -1 0 } } { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 58 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_777.tdf" 32 2 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_1lc.tdf" 45 2 0 } } { "alt_mem_ddrx_list.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_list.v" 124 -1 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3048 -1 0 } } { "db/a_graycounter_477.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_477.tdf" 37 2 0 } } { "rtl_code/eth_ctrl/start_transfer_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/start_transfer_ctrl.v" 38 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_777.tdf" 47 2 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3898 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_3lc.tdf" 47 2 0 } } { "alt_mem_ddrx_sideband.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_sideband.v" 1086 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 82 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_877.tdf" 32 2 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_877.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698649035644 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698649035645 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_n5h.tdf" 51 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649041450 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_ref.tdf" 45 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649041450 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1698649041450 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m0_camera_pwdn VCC " "Pin \"m0_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|m0_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m1_camera_pwdn VCC " "Pin \"m1_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|m1_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m2_camera_pwdn VCC " "Pin \"m2_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|m2_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m3_camera_pwdn VCC " "Pin \"m3_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|m3_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m4_camera_pwdn VCC " "Pin \"m4_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|m4_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m5_camera_pwdn VCC " "Pin \"m5_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|m5_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_mdc GND " "Pin \"e_mdc\" is stuck at GND" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|e_mdc"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txer GND " "Pin \"e_txer\" is stuck at GND" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698649041451 "|top_sdv|e_txer"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698649041451 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698649041560 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m1\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m1\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698649041560 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m2\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m2\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698649041560 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m3\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m3\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698649041560 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m4\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m4\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698649041560 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m5\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m5\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698649041560 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1698649041560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649042495 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1129 " "1129 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1698649050476 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_4ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649050555 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_5ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649050555 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_6ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649050555 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[0\]" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649050555 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[1\]" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649050555 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[2\]" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649050555 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1698649050555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.map.smsg " "Generated suppressed messages file F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1698649051116 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 47 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1698649052435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 6 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698649052638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649052638 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1698649053187 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053306 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053306 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053307 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053307 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053308 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053308 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053309 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053309 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053309 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053310 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053310 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053310 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053311 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053311 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053311 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053312 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053312 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053312 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053313 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053313 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053313 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053314 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053314 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053314 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053315 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053315 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053316 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053316 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053317 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053317 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053317 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053318 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053318 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053319 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053319 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053319 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053320 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053320 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053320 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053321 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053321 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053321 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053322 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053322 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053322 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053323 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053323 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053323 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053324 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053324 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053325 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053325 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053326 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053326 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053326 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053327 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053327 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053328 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053328 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053328 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053329 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053329 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053329 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053330 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053330 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053330 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053331 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053331 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053332 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053332 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053333 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053333 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053334 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053334 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053334 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053335 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053335 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053335 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053336 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053336 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053336 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053337 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053337 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053337 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053338 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053338 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053338 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053339 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053339 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053340 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053340 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053341 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053341 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053341 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053342 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698649053342 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649054807 "|top_sdv|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_txc " "No output dependent on input pin \"e_txc\"" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698649054807 "|top_sdv|e_txc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698649054807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15493 " "Implemented 15493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698649054809 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698649054809 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "27 " "Implemented 27 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1698649054809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14711 " "Implemented 14711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698649054809 ""} { "Info" "ICUT_CUT_TM_RAMS" "540 " "Implemented 540 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1698649054809 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1698649054809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698649054809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 381 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5028 " "Peak virtual memory: 5028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698649054964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 14:57:34 2023 " "Processing ended: Mon Oct 30 14:57:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698649054964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698649054964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698649054964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698649054964 ""}
