Design test SUCCESSFUL

C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\test_vhls\solution1\sim\verilog>set PATH= 

C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\test_vhls\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_simple_combinational_circuit_top glbl -prj simple_combinational_circuit.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s simple_combinational_circuit  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_simple_combinational_circuit_top glbl -prj simple_combinational_circuit.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s simple_combinational_circuit 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/simple_combinational_circuit.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simple_combinational_circuit_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/simple_combinational_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_combinational_circuit
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_combinational_circuit
Compiling module xil_defaultlib.apatb_simple_combinational_circu...
Compiling module work.glbl
Built simulation snapshot simple_combinational_circuit

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/xsim.dir/simple_combinational_circuit/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/xsim.dir/simple_combinational_circuit/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb  8 11:38:37 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  8 11:38:37 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Mon Feb  8 11:39:03 2021...
Design test SUCCESSFUL
