{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655297400129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655297400129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 14:49:43 2022 " "Processing started: Wed Jun 15 14:49:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655297400129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297400129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297400129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655297400948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655297400948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/wallace_speed_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/wallace_speed_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wallace_speed_V2-behavior " "Found design unit 1: Wallace_speed_V2-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wallace_speed_V2 " "Found entity 1: Wallace_speed_V2" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/transformation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/transformation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transformation-behavior " "Found design unit 1: transformation-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/transformation.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/transformation.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410534 ""} { "Info" "ISGN_ENTITY_NAME" "1 transformation " "Found entity 1: transformation" {  } { { "../Wallace/VHDL_ExecTime_V2/transformation.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/transformation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2-SYN " "Found design unit 1: ram_2-SYN" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410534 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2 " "Found entity 1: RAM_2" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_1-SYN " "Found design unit 1: ram_1-SYN" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410534 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_52-Behavioral " "Found design unit 1: LFSR_52-Behavioral" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410550 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_52 " "Found entity 1: LFSR_52" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3-Behavioral " "Found design unit 1: LFSR_3-Behavioral" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410550 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3 " "Found entity 1: LFSR_3" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behavior " "Found design unit 1: control_path-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410550 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/chi_corr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/chi_corr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chi_corr-behavior " "Found design unit 1: chi_corr-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410566 ""} { "Info" "ISGN_ENTITY_NAME" "1 chi_corr " "Found entity 1: chi_corr" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_gen-behavior " "Found design unit 1: addr_gen-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/addr_gen.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/addr_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410566 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "../Wallace/VHDL_ExecTime_V2/addr_gen.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/addr_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410581 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_32bits-behavior " "Found design unit 1: counter_32bits-behavior" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410581 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_32bits " "Found entity 1: counter_32bits" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_vhdl-behavior " "Found design unit 1: histogram_vhdl-behavior" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410581 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_vhdl " "Found entity 1: histogram_vhdl" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_mux-SYN " "Found design unit 1: out_mux-SYN" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410603 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counters-behavior " "Found design unit 1: counters-behavior" {  } { { "counters.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410619 ""} { "Info" "ISGN_ENTITY_NAME" "1 counters " "Found entity 1: counters" {  } { { "counters.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297410619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297410619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "histogram_vhdl " "Elaborating entity \"histogram_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_ignore histogram_vhdl.vhd(51) " "Verilog HDL or VHDL warning at histogram_vhdl.vhd(51): object \"count_ignore\" assigned a value but never read" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 "|histogram_vhdl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_sig histogram_vhdl.vhd(54) " "VHDL Signal Declaration warning at histogram_vhdl.vhd(54): used explicit default value for signal \"start_sig\" because signal was never assigned a value" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 "|histogram_vhdl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset_sig histogram_vhdl.vhd(55) " "VHDL Signal Declaration warning at histogram_vhdl.vhd(55): used explicit default value for signal \"reset_sig\" because signal was never assigned a value" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 "|histogram_vhdl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:interface " "Elaborating entity \"spi\" for hierarchy \"spi:interface\"" {  } { { "histogram_vhdl.vhd" "interface" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go SPI.vhd(26) " "VHDL Process Statement warning at SPI.vhd(26): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 "|histogram_vhdl|spi:interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go SPI.vhd(30) " "VHDL Process Statement warning at SPI.vhd(30): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 "|histogram_vhdl|spi:interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt SPI.vhd(33) " "VHDL Process Statement warning at SPI.vhd(33): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411120 "|histogram_vhdl|spi:interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wallace_speed_V2 Wallace_speed_V2:algo " "Elaborating entity \"Wallace_speed_V2\" for hierarchy \"Wallace_speed_V2:algo\"" {  } { { "histogram_vhdl.vhd" "algo" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX_5 Wallace_speed_V2.vhd(104) " "Verilog HDL or VHDL warning at Wallace_speed_V2.vhd(104): object \"MUX_5\" assigned a value but never read" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 "|histogram_vhdl|Wallace_speed_V2:algo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path Wallace_speed_V2:algo\|control_path:cp " "Elaborating entity \"control_path\" for hierarchy \"Wallace_speed_V2:algo\|control_path:cp\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "cp" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_bit_count control_path.vhd(55) " "VHDL Process Statement warning at control_path.vhd(55): signal \"one_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "one_bit_count control_path.vhd(52) " "VHDL Process Statement warning at control_path.vhd(52): inferring latch(es) for signal or variable \"one_bit_count\", which holds its previous value in one or more paths through the process" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_bit_count control_path.vhd(85) " "VHDL Process Statement warning at control_path.vhd(85): signal \"one_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_bit_count control_path.vhd(86) " "VHDL Process Statement warning at control_path.vhd(86): signal \"one_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_bit_count control_path.vhd(52) " "Inferred latch for \"one_bit_count\" at control_path.vhd(52)" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_3 Wallace_speed_V2:algo\|control_path:cp\|LFSR_3:LFSR " "Elaborating entity \"LFSR_3\" for hierarchy \"Wallace_speed_V2:algo\|control_path:cp\|LFSR_3:LFSR\"" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "LFSR" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_52 Wallace_speed_V2:algo\|LFSR_52:LFSR " "Elaborating entity \"LFSR_52\" for hierarchy \"Wallace_speed_V2:algo\|LFSR_52:LFSR\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "LFSR" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1 Wallace_speed_V2:algo\|RAM_1:RAM_1_1 " "Elaborating entity \"RAM_1\" for hierarchy \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "RAM_1_1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "altsyncram_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pool_1.mif " "Parameter \"init_file\" = \"pool_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411253 ""}  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655297411253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tat3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tat3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tat3 " "Found entity 1: altsyncram_tat3" {  } { { "db/altsyncram_tat3.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/altsyncram_tat3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297411323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297411323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tat3 Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\|altsyncram_tat3:auto_generated " "Elaborating entity \"altsyncram_tat3\" for hierarchy \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\|altsyncram_tat3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2 Wallace_speed_V2:algo\|RAM_2:RAM_1_2 " "Elaborating entity \"RAM_2\" for hierarchy \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "RAM_1_2" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "altsyncram_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pool_2.mif " "Parameter \"init_file\" = \"pool_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411446 ""}  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655297411446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uat3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uat3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uat3 " "Found entity 1: altsyncram_uat3" {  } { { "db/altsyncram_uat3.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/altsyncram_uat3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297411507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297411507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uat3 Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated " "Elaborating entity \"altsyncram_uat3\" for hierarchy \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen Wallace_speed_V2:algo\|addr_gen:ADDR_GEN_1 " "Elaborating entity \"addr_gen\" for hierarchy \"Wallace_speed_V2:algo\|addr_gen:ADDR_GEN_1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "ADDR_GEN_1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformation Wallace_speed_V2:algo\|transformation:tstage " "Elaborating entity \"transformation\" for hierarchy \"Wallace_speed_V2:algo\|transformation:tstage\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "tstage" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411670 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tctrl transformation.vhd(61) " "VHDL Process Statement warning at transformation.vhd(61): signal \"Tctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/transformation.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/transformation.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655297411670 "|histogram_vhdl|Wallace_speed_V2:algo|transformation:tstage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chi_corr Wallace_speed_V2:algo\|chi_corr:chistage " "Elaborating entity \"chi_corr\" for hierarchy \"Wallace_speed_V2:algo\|chi_corr:chistage\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "chistage" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counters counters:counters_1 " "Elaborating entity \"counters\" for hierarchy \"counters:counters_1\"" {  } { { "histogram_vhdl.vhd" "counters_1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux counters:counters_1\|out_mux:mux1 " "Elaborating entity \"out_mux\" for hierarchy \"counters:counters_1\|out_mux:mux1\"" {  } { { "counters.vhd" "mux1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "LPM_MUX_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297411894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297411894 ""}  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655297411894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lce " "Found entity 1: mux_lce" {  } { { "db/mux_lce.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/mux_lce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297412107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297412107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lce counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated " "Elaborating entity \"mux_lce\" for hierarchy \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:0:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:0:Cx\"" {  } { { "counters.vhd" "\\gen_counter:0:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:1:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:1:Cx\"" {  } { { "counters.vhd" "\\gen_counter:1:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:2:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:2:Cx\"" {  } { { "counters.vhd" "\\gen_counter:2:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:3:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:3:Cx\"" {  } { { "counters.vhd" "\\gen_counter:3:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:4:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:4:Cx\"" {  } { { "counters.vhd" "\\gen_counter:4:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:5:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:5:Cx\"" {  } { { "counters.vhd" "\\gen_counter:5:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:6:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:6:Cx\"" {  } { { "counters.vhd" "\\gen_counter:6:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:7:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:7:Cx\"" {  } { { "counters.vhd" "\\gen_counter:7:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:8:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:8:Cx\"" {  } { { "counters.vhd" "\\gen_counter:8:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:9:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:9:Cx\"" {  } { { "counters.vhd" "\\gen_counter:9:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:10:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:10:Cx\"" {  } { { "counters.vhd" "\\gen_counter:10:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:11:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:11:Cx\"" {  } { { "counters.vhd" "\\gen_counter:11:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:12:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:12:Cx\"" {  } { { "counters.vhd" "\\gen_counter:12:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:13:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:13:Cx\"" {  } { { "counters.vhd" "\\gen_counter:13:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:14:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:14:Cx\"" {  } { { "counters.vhd" "\\gen_counter:14:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:15:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:15:Cx\"" {  } { { "counters.vhd" "\\gen_counter:15:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:16:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:16:Cx\"" {  } { { "counters.vhd" "\\gen_counter:16:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:17:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:17:Cx\"" {  } { { "counters.vhd" "\\gen_counter:17:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:18:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:18:Cx\"" {  } { { "counters.vhd" "\\gen_counter:18:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:19:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:19:Cx\"" {  } { { "counters.vhd" "\\gen_counter:19:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:20:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:20:Cx\"" {  } { { "counters.vhd" "\\gen_counter:20:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:21:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:21:Cx\"" {  } { { "counters.vhd" "\\gen_counter:21:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:22:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:22:Cx\"" {  } { { "counters.vhd" "\\gen_counter:22:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:23:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:23:Cx\"" {  } { { "counters.vhd" "\\gen_counter:23:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:24:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:24:Cx\"" {  } { { "counters.vhd" "\\gen_counter:24:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:25:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:25:Cx\"" {  } { { "counters.vhd" "\\gen_counter:25:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:26:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:26:Cx\"" {  } { { "counters.vhd" "\\gen_counter:26:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:27:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:27:Cx\"" {  } { { "counters.vhd" "\\gen_counter:27:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:28:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:28:Cx\"" {  } { { "counters.vhd" "\\gen_counter:28:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:29:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:29:Cx\"" {  } { { "counters.vhd" "\\gen_counter:29:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:30:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:30:Cx\"" {  } { { "counters.vhd" "\\gen_counter:30:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:31:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:31:Cx\"" {  } { { "counters.vhd" "\\gen_counter:31:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:32:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:32:Cx\"" {  } { { "counters.vhd" "\\gen_counter:32:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:33:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:33:Cx\"" {  } { { "counters.vhd" "\\gen_counter:33:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:34:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:34:Cx\"" {  } { { "counters.vhd" "\\gen_counter:34:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:35:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:35:Cx\"" {  } { { "counters.vhd" "\\gen_counter:35:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:36:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:36:Cx\"" {  } { { "counters.vhd" "\\gen_counter:36:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:37:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:37:Cx\"" {  } { { "counters.vhd" "\\gen_counter:37:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:38:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:38:Cx\"" {  } { { "counters.vhd" "\\gen_counter:38:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:39:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:39:Cx\"" {  } { { "counters.vhd" "\\gen_counter:39:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:40:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:40:Cx\"" {  } { { "counters.vhd" "\\gen_counter:40:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:41:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:41:Cx\"" {  } { { "counters.vhd" "\\gen_counter:41:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:42:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:42:Cx\"" {  } { { "counters.vhd" "\\gen_counter:42:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:43:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:43:Cx\"" {  } { { "counters.vhd" "\\gen_counter:43:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:44:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:44:Cx\"" {  } { { "counters.vhd" "\\gen_counter:44:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:45:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:45:Cx\"" {  } { { "counters.vhd" "\\gen_counter:45:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:46:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:46:Cx\"" {  } { { "counters.vhd" "\\gen_counter:46:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:47:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:47:Cx\"" {  } { { "counters.vhd" "\\gen_counter:47:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:48:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:48:Cx\"" {  } { { "counters.vhd" "\\gen_counter:48:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:49:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:49:Cx\"" {  } { { "counters.vhd" "\\gen_counter:49:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:50:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:50:Cx\"" {  } { { "counters.vhd" "\\gen_counter:50:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:51:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:51:Cx\"" {  } { { "counters.vhd" "\\gen_counter:51:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:52:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:52:Cx\"" {  } { { "counters.vhd" "\\gen_counter:52:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:53:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:53:Cx\"" {  } { { "counters.vhd" "\\gen_counter:53:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:54:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:54:Cx\"" {  } { { "counters.vhd" "\\gen_counter:54:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:55:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:55:Cx\"" {  } { { "counters.vhd" "\\gen_counter:55:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:56:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:56:Cx\"" {  } { { "counters.vhd" "\\gen_counter:56:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:57:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:57:Cx\"" {  } { { "counters.vhd" "\\gen_counter:57:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:58:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:58:Cx\"" {  } { { "counters.vhd" "\\gen_counter:58:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:59:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:59:Cx\"" {  } { { "counters.vhd" "\\gen_counter:59:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:60:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:60:Cx\"" {  } { { "counters.vhd" "\\gen_counter:60:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:61:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:61:Cx\"" {  } { { "counters.vhd" "\\gen_counter:61:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:62:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:62:Cx\"" {  } { { "counters.vhd" "\\gen_counter:62:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:63:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:63:Cx\"" {  } { { "counters.vhd" "\\gen_counter:63:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:64:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:64:Cx\"" {  } { { "counters.vhd" "\\gen_counter:64:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:65:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:65:Cx\"" {  } { { "counters.vhd" "\\gen_counter:65:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:66:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:66:Cx\"" {  } { { "counters.vhd" "\\gen_counter:66:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:67:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:67:Cx\"" {  } { { "counters.vhd" "\\gen_counter:67:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:68:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:68:Cx\"" {  } { { "counters.vhd" "\\gen_counter:68:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:69:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:69:Cx\"" {  } { { "counters.vhd" "\\gen_counter:69:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:70:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:70:Cx\"" {  } { { "counters.vhd" "\\gen_counter:70:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:71:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:71:Cx\"" {  } { { "counters.vhd" "\\gen_counter:71:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:72:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:72:Cx\"" {  } { { "counters.vhd" "\\gen_counter:72:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:73:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:73:Cx\"" {  } { { "counters.vhd" "\\gen_counter:73:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:74:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:74:Cx\"" {  } { { "counters.vhd" "\\gen_counter:74:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:75:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:75:Cx\"" {  } { { "counters.vhd" "\\gen_counter:75:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:76:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:76:Cx\"" {  } { { "counters.vhd" "\\gen_counter:76:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:77:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:77:Cx\"" {  } { { "counters.vhd" "\\gen_counter:77:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:78:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:78:Cx\"" {  } { { "counters.vhd" "\\gen_counter:78:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:79:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:79:Cx\"" {  } { { "counters.vhd" "\\gen_counter:79:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:80:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:80:Cx\"" {  } { { "counters.vhd" "\\gen_counter:80:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:81:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:81:Cx\"" {  } { { "counters.vhd" "\\gen_counter:81:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:82:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:82:Cx\"" {  } { { "counters.vhd" "\\gen_counter:82:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:83:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:83:Cx\"" {  } { { "counters.vhd" "\\gen_counter:83:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:84:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:84:Cx\"" {  } { { "counters.vhd" "\\gen_counter:84:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:85:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:85:Cx\"" {  } { { "counters.vhd" "\\gen_counter:85:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:86:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:86:Cx\"" {  } { { "counters.vhd" "\\gen_counter:86:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:87:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:87:Cx\"" {  } { { "counters.vhd" "\\gen_counter:87:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:88:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:88:Cx\"" {  } { { "counters.vhd" "\\gen_counter:88:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:89:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:89:Cx\"" {  } { { "counters.vhd" "\\gen_counter:89:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:90:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:90:Cx\"" {  } { { "counters.vhd" "\\gen_counter:90:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:91:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:91:Cx\"" {  } { { "counters.vhd" "\\gen_counter:91:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:92:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:92:Cx\"" {  } { { "counters.vhd" "\\gen_counter:92:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:93:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:93:Cx\"" {  } { { "counters.vhd" "\\gen_counter:93:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:94:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:94:Cx\"" {  } { { "counters.vhd" "\\gen_counter:94:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:95:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:95:Cx\"" {  } { { "counters.vhd" "\\gen_counter:95:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:96:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:96:Cx\"" {  } { { "counters.vhd" "\\gen_counter:96:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:97:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:97:Cx\"" {  } { { "counters.vhd" "\\gen_counter:97:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:98:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:98:Cx\"" {  } { { "counters.vhd" "\\gen_counter:98:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:99:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:99:Cx\"" {  } { { "counters.vhd" "\\gen_counter:99:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:100:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:100:Cx\"" {  } { { "counters.vhd" "\\gen_counter:100:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:101:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:101:Cx\"" {  } { { "counters.vhd" "\\gen_counter:101:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:102:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:102:Cx\"" {  } { { "counters.vhd" "\\gen_counter:102:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:103:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:103:Cx\"" {  } { { "counters.vhd" "\\gen_counter:103:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:104:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:104:Cx\"" {  } { { "counters.vhd" "\\gen_counter:104:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:105:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:105:Cx\"" {  } { { "counters.vhd" "\\gen_counter:105:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:106:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:106:Cx\"" {  } { { "counters.vhd" "\\gen_counter:106:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:107:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:107:Cx\"" {  } { { "counters.vhd" "\\gen_counter:107:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:108:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:108:Cx\"" {  } { { "counters.vhd" "\\gen_counter:108:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:109:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:109:Cx\"" {  } { { "counters.vhd" "\\gen_counter:109:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:110:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:110:Cx\"" {  } { { "counters.vhd" "\\gen_counter:110:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:111:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:111:Cx\"" {  } { { "counters.vhd" "\\gen_counter:111:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:112:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:112:Cx\"" {  } { { "counters.vhd" "\\gen_counter:112:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:113:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:113:Cx\"" {  } { { "counters.vhd" "\\gen_counter:113:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:114:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:114:Cx\"" {  } { { "counters.vhd" "\\gen_counter:114:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:115:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:115:Cx\"" {  } { { "counters.vhd" "\\gen_counter:115:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:116:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:116:Cx\"" {  } { { "counters.vhd" "\\gen_counter:116:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:117:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:117:Cx\"" {  } { { "counters.vhd" "\\gen_counter:117:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:118:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:118:Cx\"" {  } { { "counters.vhd" "\\gen_counter:118:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:119:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:119:Cx\"" {  } { { "counters.vhd" "\\gen_counter:119:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:120:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:120:Cx\"" {  } { { "counters.vhd" "\\gen_counter:120:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:121:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:121:Cx\"" {  } { { "counters.vhd" "\\gen_counter:121:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:122:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:122:Cx\"" {  } { { "counters.vhd" "\\gen_counter:122:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:123:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:123:Cx\"" {  } { { "counters.vhd" "\\gen_counter:123:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:124:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:124:Cx\"" {  } { { "counters.vhd" "\\gen_counter:124:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:125:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:125:Cx\"" {  } { { "counters.vhd" "\\gen_counter:125:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:126:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:126:Cx\"" {  } { { "counters.vhd" "\\gen_counter:126:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:127:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:127:Cx\"" {  } { { "counters.vhd" "\\gen_counter:127:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297412913 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Wallace_speed_V2:algo\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Wallace_speed_V2:algo\|Mult1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "Mult1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655297426104 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Wallace_speed_V2:algo\|chi_corr:chistage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Wallace_speed_V2:algo\|chi_corr:chistage\|Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "Mult0" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655297426104 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Wallace_speed_V2:algo\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Wallace_speed_V2:algo\|Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "Mult0" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655297426104 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655297426104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|lpm_mult:Mult1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|lpm_mult:Mult1 " "Instantiated megafunction \"Wallace_speed_V2:algo\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426195 ""}  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655297426195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297426257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297426257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Instantiated megafunction \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426278 ""}  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655297426278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297426624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297426624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655297426757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297426757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|altshift:external_latency_ffs Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|lpm_mult:Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297426818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|lpm_mult:Mult0 " "Instantiated megafunction \"Wallace_speed_V2:algo\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655297426818 ""}  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655297426818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655297431669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655297444202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655297444202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8352 " "Implemented 8352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655297444772 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655297444772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8280 " "Implemented 8280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655297444772 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655297444772 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655297444772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655297444772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655297444819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 14:50:44 2022 " "Processing ended: Wed Jun 15 14:50:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655297444819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655297444819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655297444819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655297444819 ""}
