def VerilogLexer(RegexLexer):
    """

        For verilog source code with preprocessor directives.

        .. versionadded:: 1.4
    
    """
def SystemVerilogLexer(RegexLexer):
    """

        Extends verilog lexer to recognise all SystemVerilog keywords from IEEE
        1800-2009 standard.

        .. versionadded:: 1.5
    
    """
def VhdlLexer(RegexLexer):
    """

        For VHDL source code.

        .. versionadded:: 1.5
    
    """
