
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//blkdiscard_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401258 <.init>:
  401258:	stp	x29, x30, [sp, #-16]!
  40125c:	mov	x29, sp
  401260:	bl	401db0 <ferror@plt+0x7f0>
  401264:	ldp	x29, x30, [sp], #16
  401268:	ret

Disassembly of section .plt:

0000000000401270 <memcpy@plt-0x20>:
  401270:	stp	x16, x30, [sp, #-16]!
  401274:	adrp	x16, 415000 <ferror@plt+0x13a40>
  401278:	ldr	x17, [x16, #4088]
  40127c:	add	x16, x16, #0xff8
  401280:	br	x17
  401284:	nop
  401288:	nop
  40128c:	nop

0000000000401290 <memcpy@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401294:	ldr	x17, [x16]
  401298:	add	x16, x16, #0x0
  40129c:	br	x17

00000000004012a0 <_exit@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012a4:	ldr	x17, [x16, #8]
  4012a8:	add	x16, x16, #0x8
  4012ac:	br	x17

00000000004012b0 <strtoul@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012b4:	ldr	x17, [x16, #16]
  4012b8:	add	x16, x16, #0x10
  4012bc:	br	x17

00000000004012c0 <strlen@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012c4:	ldr	x17, [x16, #24]
  4012c8:	add	x16, x16, #0x18
  4012cc:	br	x17

00000000004012d0 <fputs@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012d4:	ldr	x17, [x16, #32]
  4012d8:	add	x16, x16, #0x20
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012e4:	ldr	x17, [x16, #40]
  4012e8:	add	x16, x16, #0x28
  4012ec:	br	x17

00000000004012f0 <dup@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012f4:	ldr	x17, [x16, #48]
  4012f8:	add	x16, x16, #0x30
  4012fc:	br	x17

0000000000401300 <strtod@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401304:	ldr	x17, [x16, #56]
  401308:	add	x16, x16, #0x38
  40130c:	br	x17

0000000000401310 <sysinfo@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401314:	ldr	x17, [x16, #64]
  401318:	add	x16, x16, #0x40
  40131c:	br	x17

0000000000401320 <__cxa_atexit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401324:	ldr	x17, [x16, #72]
  401328:	add	x16, x16, #0x48
  40132c:	br	x17

0000000000401330 <fputc@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401334:	ldr	x17, [x16, #80]
  401338:	add	x16, x16, #0x50
  40133c:	br	x17

0000000000401340 <clock_gettime@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401344:	ldr	x17, [x16, #88]
  401348:	add	x16, x16, #0x58
  40134c:	br	x17

0000000000401350 <snprintf@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401354:	ldr	x17, [x16, #96]
  401358:	add	x16, x16, #0x60
  40135c:	br	x17

0000000000401360 <localeconv@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401364:	ldr	x17, [x16, #104]
  401368:	add	x16, x16, #0x68
  40136c:	br	x17

0000000000401370 <fileno@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401374:	ldr	x17, [x16, #112]
  401378:	add	x16, x16, #0x70
  40137c:	br	x17

0000000000401380 <malloc@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401384:	ldr	x17, [x16, #120]
  401388:	add	x16, x16, #0x78
  40138c:	br	x17

0000000000401390 <open@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401394:	ldr	x17, [x16, #128]
  401398:	add	x16, x16, #0x80
  40139c:	br	x17

00000000004013a0 <__strtol_internal@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013a4:	ldr	x17, [x16, #136]
  4013a8:	add	x16, x16, #0x88
  4013ac:	br	x17

00000000004013b0 <strncmp@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013b4:	ldr	x17, [x16, #144]
  4013b8:	add	x16, x16, #0x90
  4013bc:	br	x17

00000000004013c0 <bindtextdomain@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013c4:	ldr	x17, [x16, #152]
  4013c8:	add	x16, x16, #0x98
  4013cc:	br	x17

00000000004013d0 <__libc_start_main@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013d4:	ldr	x17, [x16, #160]
  4013d8:	add	x16, x16, #0xa0
  4013dc:	br	x17

00000000004013e0 <fgetc@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013e4:	ldr	x17, [x16, #168]
  4013e8:	add	x16, x16, #0xa8
  4013ec:	br	x17

00000000004013f0 <gettimeofday@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013f4:	ldr	x17, [x16, #176]
  4013f8:	add	x16, x16, #0xb0
  4013fc:	br	x17

0000000000401400 <__strtoul_internal@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401404:	ldr	x17, [x16, #184]
  401408:	add	x16, x16, #0xb8
  40140c:	br	x17

0000000000401410 <strdup@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401414:	ldr	x17, [x16, #192]
  401418:	add	x16, x16, #0xc0
  40141c:	br	x17

0000000000401420 <close@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401424:	ldr	x17, [x16, #200]
  401428:	add	x16, x16, #0xc8
  40142c:	br	x17

0000000000401430 <__gmon_start__@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401434:	ldr	x17, [x16, #208]
  401438:	add	x16, x16, #0xd0
  40143c:	br	x17

0000000000401440 <abort@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401444:	ldr	x17, [x16, #216]
  401448:	add	x16, x16, #0xd8
  40144c:	br	x17

0000000000401450 <textdomain@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401454:	ldr	x17, [x16, #224]
  401458:	add	x16, x16, #0xe0
  40145c:	br	x17

0000000000401460 <getopt_long@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401464:	ldr	x17, [x16, #232]
  401468:	add	x16, x16, #0xe8
  40146c:	br	x17

0000000000401470 <strcmp@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401474:	ldr	x17, [x16, #240]
  401478:	add	x16, x16, #0xf0
  40147c:	br	x17

0000000000401480 <warn@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401484:	ldr	x17, [x16, #248]
  401488:	add	x16, x16, #0xf8
  40148c:	br	x17

0000000000401490 <__ctype_b_loc@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401494:	ldr	x17, [x16, #256]
  401498:	add	x16, x16, #0x100
  40149c:	br	x17

00000000004014a0 <strtol@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014a4:	ldr	x17, [x16, #264]
  4014a8:	add	x16, x16, #0x108
  4014ac:	br	x17

00000000004014b0 <free@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014b4:	ldr	x17, [x16, #272]
  4014b8:	add	x16, x16, #0x110
  4014bc:	br	x17

00000000004014c0 <vasprintf@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014c4:	ldr	x17, [x16, #280]
  4014c8:	add	x16, x16, #0x118
  4014cc:	br	x17

00000000004014d0 <strndup@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014d4:	ldr	x17, [x16, #288]
  4014d8:	add	x16, x16, #0x120
  4014dc:	br	x17

00000000004014e0 <strspn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014e4:	ldr	x17, [x16, #296]
  4014e8:	add	x16, x16, #0x128
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014f4:	ldr	x17, [x16, #304]
  4014f8:	add	x16, x16, #0x130
  4014fc:	br	x17

0000000000401500 <fflush@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401504:	ldr	x17, [x16, #312]
  401508:	add	x16, x16, #0x138
  40150c:	br	x17

0000000000401510 <warnx@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401514:	ldr	x17, [x16, #320]
  401518:	add	x16, x16, #0x140
  40151c:	br	x17

0000000000401520 <__fxstat@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401524:	ldr	x17, [x16, #328]
  401528:	add	x16, x16, #0x148
  40152c:	br	x17

0000000000401530 <dcgettext@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401534:	ldr	x17, [x16, #336]
  401538:	add	x16, x16, #0x150
  40153c:	br	x17

0000000000401540 <errx@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401544:	ldr	x17, [x16, #344]
  401548:	add	x16, x16, #0x158
  40154c:	br	x17

0000000000401550 <strcspn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401554:	ldr	x17, [x16, #352]
  401558:	add	x16, x16, #0x160
  40155c:	br	x17

0000000000401560 <printf@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401564:	ldr	x17, [x16, #360]
  401568:	add	x16, x16, #0x168
  40156c:	br	x17

0000000000401570 <__errno_location@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401574:	ldr	x17, [x16, #368]
  401578:	add	x16, x16, #0x170
  40157c:	br	x17

0000000000401580 <fprintf@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401584:	ldr	x17, [x16, #376]
  401588:	add	x16, x16, #0x178
  40158c:	br	x17

0000000000401590 <err@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401594:	ldr	x17, [x16, #384]
  401598:	add	x16, x16, #0x180
  40159c:	br	x17

00000000004015a0 <ioctl@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4015a4:	ldr	x17, [x16, #392]
  4015a8:	add	x16, x16, #0x188
  4015ac:	br	x17

00000000004015b0 <setlocale@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4015b4:	ldr	x17, [x16, #400]
  4015b8:	add	x16, x16, #0x190
  4015bc:	br	x17

00000000004015c0 <ferror@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4015c4:	ldr	x17, [x16, #408]
  4015c8:	add	x16, x16, #0x198
  4015cc:	br	x17

Disassembly of section .text:

00000000004015d0 <.text>:
  4015d0:	stp	x29, x30, [sp, #-320]!
  4015d4:	mov	x29, sp
  4015d8:	stp	x19, x20, [sp, #16]
  4015dc:	mov	w20, w0
  4015e0:	mov	w0, #0x6                   	// #6
  4015e4:	stp	x21, x22, [sp, #32]
  4015e8:	mov	x21, x1
  4015ec:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4015f0:	add	x1, x1, #0x160
  4015f4:	stp	x23, x24, [sp, #48]
  4015f8:	adrp	x19, 404000 <ferror@plt+0x2a40>
  4015fc:	stp	x25, x26, [sp, #64]
  401600:	add	x19, x19, #0x100
  401604:	adrp	x23, 404000 <ferror@plt+0x2a40>
  401608:	stp	x27, x28, [sp, #80]
  40160c:	bl	4015b0 <setlocale@plt>
  401610:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401614:	add	x1, x1, #0xe8
  401618:	mov	x0, x19
  40161c:	bl	4013c0 <bindtextdomain@plt>
  401620:	adrp	x22, 404000 <ferror@plt+0x2a40>
  401624:	mov	x0, x19
  401628:	adrp	x26, 404000 <ferror@plt+0x2a40>
  40162c:	bl	401450 <textdomain@plt>
  401630:	adrp	x25, 404000 <ferror@plt+0x2a40>
  401634:	adrp	x0, 401000 <memcpy@plt-0x290>
  401638:	add	x0, x0, #0xef0
  40163c:	bl	404038 <ferror@plt+0x2a78>
  401640:	add	x23, x23, #0x5f0
  401644:	adrp	x0, 404000 <ferror@plt+0x2a40>
  401648:	add	x22, x22, #0x408
  40164c:	add	x26, x26, #0x140
  401650:	add	x25, x25, #0x110
  401654:	ldr	q0, [x0, #1504]
  401658:	mov	w19, #0x0                   	// #0
  40165c:	mov	x24, #0x0                   	// #0
  401660:	mov	w28, #0x0                   	// #0
  401664:	adrp	x27, 416000 <ferror@plt+0x14a40>
  401668:	str	q0, [sp, #128]
  40166c:	nop
  401670:	mov	x3, x23
  401674:	mov	x2, x22
  401678:	mov	x1, x21
  40167c:	mov	w0, w20
  401680:	mov	x4, #0x0                   	// #0
  401684:	bl	401460 <getopt_long@plt>
  401688:	cmn	w0, #0x1
  40168c:	b.eq	401700 <ferror@plt+0x140>  // b.none
  401690:	cmp	w0, #0x70
  401694:	b.eq	401aac <ferror@plt+0x4ec>  // b.none
  401698:	b.gt	401884 <ferror@plt+0x2c4>
  40169c:	cmp	w0, #0x6c
  4016a0:	b.eq	401ad4 <ferror@plt+0x514>  // b.none
  4016a4:	b.le	4018a8 <ferror@plt+0x2e8>
  4016a8:	cmp	w0, #0x6f
  4016ac:	b.ne	401bfc <ferror@plt+0x63c>  // b.any
  4016b0:	ldr	x3, [x27, #448]
  4016b4:	mov	w2, #0x5                   	// #5
  4016b8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4016bc:	mov	x0, #0x0                   	// #0
  4016c0:	add	x1, x1, #0x128
  4016c4:	str	x3, [sp, #104]
  4016c8:	bl	401530 <dcgettext@plt>
  4016cc:	mov	x1, x0
  4016d0:	ldr	x3, [sp, #104]
  4016d4:	mov	x0, x3
  4016d8:	bl	403028 <ferror@plt+0x1a68>
  4016dc:	str	x0, [sp, #128]
  4016e0:	mov	x3, x23
  4016e4:	mov	x2, x22
  4016e8:	mov	x1, x21
  4016ec:	mov	w0, w20
  4016f0:	mov	x4, #0x0                   	// #0
  4016f4:	bl	401460 <getopt_long@plt>
  4016f8:	cmn	w0, #0x1
  4016fc:	b.ne	401690 <ferror@plt+0xd0>  // b.any
  401700:	adrp	x2, 416000 <ferror@plt+0x14a40>
  401704:	ldr	w0, [x2, #456]
  401708:	cmp	w0, w20
  40170c:	b.eq	401c74 <ferror@plt+0x6b4>  // b.none
  401710:	add	w1, w0, #0x1
  401714:	str	w1, [x2, #456]
  401718:	cmp	w1, w20
  40171c:	ldr	x21, [x21, w0, sxtw #3]
  401720:	b.ne	401c44 <ferror@plt+0x684>  // b.any
  401724:	mov	x0, x21
  401728:	mov	w1, #0x1                   	// #1
  40172c:	bl	401390 <open@plt>
  401730:	mov	w20, w0
  401734:	tbnz	w0, #31, 401d50 <ferror@plt+0x790>
  401738:	mov	w1, w0
  40173c:	add	x2, sp, #0xc0
  401740:	mov	w0, #0x0                   	// #0
  401744:	bl	401520 <__fxstat@plt>
  401748:	cmn	w0, #0x1
  40174c:	b.eq	401d40 <ferror@plt+0x780>  // b.none
  401750:	ldr	w0, [sp, #208]
  401754:	and	w0, w0, #0xf000
  401758:	cmp	w0, #0x6, lsl #12
  40175c:	b.ne	401d30 <ferror@plt+0x770>  // b.any
  401760:	mov	x1, #0x1272                	// #4722
  401764:	add	x2, sp, #0x78
  401768:	mov	w0, w20
  40176c:	movk	x1, #0x8008, lsl #16
  401770:	bl	4015a0 <ioctl@plt>
  401774:	cbnz	w0, 401d20 <ferror@plt+0x760>
  401778:	add	x2, sp, #0x74
  40177c:	mov	w0, w20
  401780:	mov	x1, #0x1268                	// #4712
  401784:	bl	4015a0 <ioctl@plt>
  401788:	cbnz	w0, 401d10 <ferror@plt+0x750>
  40178c:	ldrsw	x2, [sp, #116]
  401790:	ldr	x1, [sp, #128]
  401794:	udiv	x0, x1, x2
  401798:	msub	x0, x0, x2, x1
  40179c:	cbnz	x0, 401ce4 <ferror@plt+0x724>
  4017a0:	ldr	x0, [sp, #120]
  4017a4:	cmp	x1, x0
  4017a8:	b.hi	401cc0 <ferror@plt+0x700>  // b.pmore
  4017ac:	ldr	x23, [sp, #136]
  4017b0:	adds	x23, x1, x23
  4017b4:	ccmp	x0, x23, #0x0, cc  // cc = lo, ul, last
  4017b8:	csel	x23, x23, x0, cs  // cs = hs, nlast
  4017bc:	cmp	x24, #0x0
  4017c0:	sub	x0, x23, x1
  4017c4:	csel	x0, x0, x24, eq  // eq = none
  4017c8:	str	x0, [sp, #136]
  4017cc:	udiv	x3, x0, x2
  4017d0:	msub	x0, x3, x2, x0
  4017d4:	cbnz	x0, 401c94 <ferror@plt+0x6d4>
  4017d8:	add	x0, sp, #0xb0
  4017dc:	stp	x1, xzr, [sp, #144]
  4017e0:	bl	4020b8 <ferror@plt+0xaf8>
  4017e4:	ldr	x1, [sp, #128]
  4017e8:	cmp	x23, x1
  4017ec:	b.ls	401bb4 <ferror@plt+0x5f4>  // b.plast
  4017f0:	cmp	x24, #0x0
  4017f4:	csel	w22, w28, wzr, ne  // ne = any
  4017f8:	ldr	x2, [sp, #136]
  4017fc:	b	40183c <ferror@plt+0x27c>
  401800:	add	x2, sp, #0x80
  401804:	mov	w0, w20
  401808:	mov	x1, #0x127d                	// #4733
  40180c:	bl	4015a0 <ioctl@plt>
  401810:	cbnz	w0, 401c34 <ferror@plt+0x674>
  401814:	ldr	x2, [sp, #136]
  401818:	ldr	x0, [sp, #152]
  40181c:	add	x0, x0, x2
  401820:	str	x0, [sp, #152]
  401824:	cbnz	w22, 401b04 <ferror@plt+0x544>
  401828:	ldr	x1, [sp, #128]
  40182c:	add	x1, x2, x1
  401830:	str	x1, [sp, #128]
  401834:	cmp	x1, x23
  401838:	b.cs	401bb4 <ferror@plt+0x5f4>  // b.hs, b.nlast
  40183c:	add	x2, x2, x1
  401840:	cmp	x2, x23
  401844:	b.ls	401850 <ferror@plt+0x290>  // b.plast
  401848:	sub	x1, x23, x1
  40184c:	str	x1, [sp, #136]
  401850:	cmp	w19, #0x1
  401854:	b.eq	401b64 <ferror@plt+0x5a4>  // b.none
  401858:	cmp	w19, #0x2
  40185c:	b.eq	401800 <ferror@plt+0x240>  // b.none
  401860:	add	x2, sp, #0x80
  401864:	mov	w0, w20
  401868:	mov	x1, #0x1277                	// #4727
  40186c:	bl	4015a0 <ioctl@plt>
  401870:	cbz	w0, 401814 <ferror@plt+0x254>
  401874:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401878:	mov	w2, #0x5                   	// #5
  40187c:	add	x1, x1, #0x598
  401880:	b	401b84 <ferror@plt+0x5c4>
  401884:	cmp	w0, #0x76
  401888:	b.eq	401aa4 <ferror@plt+0x4e4>  // b.none
  40188c:	cmp	w0, #0x7a
  401890:	mov	w19, #0x1                   	// #1
  401894:	b.eq	401670 <ferror@plt+0xb0>  // b.none
  401898:	cmp	w0, #0x73
  40189c:	b.ne	401bfc <ferror@plt+0x63c>  // b.any
  4018a0:	mov	w19, #0x2                   	// #2
  4018a4:	b	401670 <ferror@plt+0xb0>
  4018a8:	cmp	w0, #0x56
  4018ac:	b.ne	4018e0 <ferror@plt+0x320>  // b.any
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4018b8:	mov	x0, #0x0                   	// #0
  4018bc:	add	x1, x1, #0x3b8
  4018c0:	bl	401530 <dcgettext@plt>
  4018c4:	adrp	x1, 416000 <ferror@plt+0x14a40>
  4018c8:	adrp	x2, 404000 <ferror@plt+0x2a40>
  4018cc:	add	x2, x2, #0x3c8
  4018d0:	ldr	x1, [x1, #472]
  4018d4:	bl	401560 <printf@plt>
  4018d8:	mov	w0, #0x0                   	// #0
  4018dc:	bl	4012e0 <exit@plt>
  4018e0:	cmp	w0, #0x68
  4018e4:	b.ne	401bfc <ferror@plt+0x63c>  // b.any
  4018e8:	adrp	x3, 416000 <ferror@plt+0x14a40>
  4018ec:	mov	w2, #0x5                   	// #5
  4018f0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4018f4:	mov	x0, #0x0                   	// #0
  4018f8:	ldr	x19, [x3, #464]
  4018fc:	add	x1, x1, #0x158
  401900:	bl	401530 <dcgettext@plt>
  401904:	mov	x1, x19
  401908:	bl	4012d0 <fputs@plt>
  40190c:	mov	w2, #0x5                   	// #5
  401910:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401914:	mov	x0, #0x0                   	// #0
  401918:	add	x1, x1, #0x168
  40191c:	bl	401530 <dcgettext@plt>
  401920:	mov	x1, x0
  401924:	adrp	x2, 416000 <ferror@plt+0x14a40>
  401928:	mov	x0, x19
  40192c:	ldr	x2, [x2, #472]
  401930:	bl	401580 <fprintf@plt>
  401934:	mov	x1, x19
  401938:	mov	w0, #0xa                   	// #10
  40193c:	bl	401330 <fputc@plt>
  401940:	mov	w2, #0x5                   	// #5
  401944:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401948:	mov	x0, #0x0                   	// #0
  40194c:	add	x1, x1, #0x180
  401950:	bl	401530 <dcgettext@plt>
  401954:	mov	x1, x19
  401958:	bl	4012d0 <fputs@plt>
  40195c:	mov	w2, #0x5                   	// #5
  401960:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401964:	mov	x0, #0x0                   	// #0
  401968:	add	x1, x1, #0x1b0
  40196c:	bl	401530 <dcgettext@plt>
  401970:	mov	x1, x19
  401974:	bl	4012d0 <fputs@plt>
  401978:	mov	w2, #0x5                   	// #5
  40197c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401980:	mov	x0, #0x0                   	// #0
  401984:	add	x1, x1, #0x1c0
  401988:	bl	401530 <dcgettext@plt>
  40198c:	mov	x1, x19
  401990:	bl	4012d0 <fputs@plt>
  401994:	mov	w2, #0x5                   	// #5
  401998:	adrp	x1, 404000 <ferror@plt+0x2a40>
  40199c:	mov	x0, #0x0                   	// #0
  4019a0:	add	x1, x1, #0x1f8
  4019a4:	bl	401530 <dcgettext@plt>
  4019a8:	mov	x1, x19
  4019ac:	bl	4012d0 <fputs@plt>
  4019b0:	mov	w2, #0x5                   	// #5
  4019b4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4019b8:	mov	x0, #0x0                   	// #0
  4019bc:	add	x1, x1, #0x240
  4019c0:	bl	401530 <dcgettext@plt>
  4019c4:	mov	x1, x19
  4019c8:	bl	4012d0 <fputs@plt>
  4019cc:	mov	w2, #0x5                   	// #5
  4019d0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4019d4:	mov	x0, #0x0                   	// #0
  4019d8:	add	x1, x1, #0x288
  4019dc:	bl	401530 <dcgettext@plt>
  4019e0:	mov	x1, x19
  4019e4:	bl	4012d0 <fputs@plt>
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	add	x1, x1, #0x2b8
  4019f8:	bl	401530 <dcgettext@plt>
  4019fc:	mov	x1, x19
  401a00:	bl	4012d0 <fputs@plt>
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401a0c:	mov	x0, #0x0                   	// #0
  401a10:	add	x1, x1, #0x2f0
  401a14:	bl	401530 <dcgettext@plt>
  401a18:	mov	x1, x19
  401a1c:	bl	4012d0 <fputs@plt>
  401a20:	mov	x1, x19
  401a24:	mov	w0, #0xa                   	// #10
  401a28:	bl	401330 <fputc@plt>
  401a2c:	mov	w2, #0x5                   	// #5
  401a30:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401a34:	mov	x0, #0x0                   	// #0
  401a38:	add	x1, x1, #0x328
  401a3c:	bl	401530 <dcgettext@plt>
  401a40:	mov	x19, x0
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401a4c:	mov	x0, #0x0                   	// #0
  401a50:	add	x1, x1, #0x340
  401a54:	bl	401530 <dcgettext@plt>
  401a58:	mov	x4, x0
  401a5c:	adrp	x3, 404000 <ferror@plt+0x2a40>
  401a60:	add	x3, x3, #0x350
  401a64:	mov	x2, x19
  401a68:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401a6c:	adrp	x0, 404000 <ferror@plt+0x2a40>
  401a70:	add	x1, x1, #0x360
  401a74:	add	x0, x0, #0x370
  401a78:	bl	401560 <printf@plt>
  401a7c:	mov	w2, #0x5                   	// #5
  401a80:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401a84:	mov	x0, #0x0                   	// #0
  401a88:	add	x1, x1, #0x388
  401a8c:	bl	401530 <dcgettext@plt>
  401a90:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401a94:	add	x1, x1, #0x3a8
  401a98:	bl	401560 <printf@plt>
  401a9c:	mov	w0, #0x0                   	// #0
  401aa0:	bl	4012e0 <exit@plt>
  401aa4:	mov	w28, #0x1                   	// #1
  401aa8:	b	401670 <ferror@plt+0xb0>
  401aac:	ldr	x24, [x27, #448]
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	mov	x1, x26
  401ab8:	mov	x0, #0x0                   	// #0
  401abc:	bl	401530 <dcgettext@plt>
  401ac0:	mov	x1, x0
  401ac4:	mov	x0, x24
  401ac8:	bl	403028 <ferror@plt+0x1a68>
  401acc:	mov	x24, x0
  401ad0:	b	401670 <ferror@plt+0xb0>
  401ad4:	ldr	x3, [x27, #448]
  401ad8:	mov	x1, x25
  401adc:	mov	w2, #0x5                   	// #5
  401ae0:	mov	x0, #0x0                   	// #0
  401ae4:	str	x3, [sp, #104]
  401ae8:	bl	401530 <dcgettext@plt>
  401aec:	mov	x1, x0
  401af0:	ldr	x3, [sp, #104]
  401af4:	mov	x0, x3
  401af8:	bl	403028 <ferror@plt+0x1a68>
  401afc:	str	x0, [sp, #136]
  401b00:	b	401670 <ferror@plt+0xb0>
  401b04:	add	x0, sp, #0xa0
  401b08:	bl	4020b8 <ferror@plt+0xaf8>
  401b0c:	ldr	x1, [sp, #160]
  401b10:	ldr	x0, [sp, #176]
  401b14:	cmp	x1, x0
  401b18:	b.le	401b9c <ferror@plt+0x5dc>
  401b1c:	ldr	x3, [sp, #168]
  401b20:	ldr	x2, [sp, #184]
  401b24:	cmp	x3, x2
  401b28:	b.ge	401b38 <ferror@plt+0x578>  // b.tcont
  401b2c:	add	x0, x0, #0x1
  401b30:	cmp	x1, x0
  401b34:	b.le	401b9c <ferror@plt+0x5dc>
  401b38:	add	x2, sp, #0x90
  401b3c:	mov	x1, x21
  401b40:	mov	w0, w19
  401b44:	bl	401e70 <ferror@plt+0x8b0>
  401b48:	ldp	x2, x0, [sp, #136]
  401b4c:	ldr	x1, [sp, #152]
  401b50:	ldp	x4, x5, [sp, #160]
  401b54:	stp	x4, x5, [sp, #176]
  401b58:	add	x0, x0, x1
  401b5c:	stp	x0, xzr, [sp, #144]
  401b60:	b	401828 <ferror@plt+0x268>
  401b64:	add	x2, sp, #0x80
  401b68:	mov	w0, w20
  401b6c:	mov	x1, #0x127f                	// #4735
  401b70:	bl	4015a0 <ioctl@plt>
  401b74:	cbz	w0, 401814 <ferror@plt+0x254>
  401b78:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401b7c:	add	x1, x1, #0x558
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	mov	x0, #0x0                   	// #0
  401b88:	bl	401530 <dcgettext@plt>
  401b8c:	mov	x2, x21
  401b90:	mov	x1, x0
  401b94:	mov	w0, #0x1                   	// #1
  401b98:	bl	401590 <err@plt>
  401b9c:	ldr	x1, [sp, #128]
  401ba0:	ldr	x2, [sp, #136]
  401ba4:	add	x1, x2, x1
  401ba8:	str	x1, [sp, #128]
  401bac:	cmp	x1, x23
  401bb0:	b.cc	40183c <ferror@plt+0x27c>  // b.lo, b.ul, b.last
  401bb4:	cbz	w28, 401bc0 <ferror@plt+0x600>
  401bb8:	ldr	x0, [sp, #152]
  401bbc:	cbnz	x0, 401be8 <ferror@plt+0x628>
  401bc0:	mov	w0, w20
  401bc4:	bl	401420 <close@plt>
  401bc8:	mov	w0, #0x0                   	// #0
  401bcc:	ldp	x19, x20, [sp, #16]
  401bd0:	ldp	x21, x22, [sp, #32]
  401bd4:	ldp	x23, x24, [sp, #48]
  401bd8:	ldp	x25, x26, [sp, #64]
  401bdc:	ldp	x27, x28, [sp, #80]
  401be0:	ldp	x29, x30, [sp], #320
  401be4:	ret
  401be8:	mov	x1, x21
  401bec:	mov	w0, w19
  401bf0:	add	x2, sp, #0x90
  401bf4:	bl	401e70 <ferror@plt+0x8b0>
  401bf8:	b	401bc0 <ferror@plt+0x600>
  401bfc:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401c00:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c04:	add	x1, x1, #0x3e0
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	ldr	x19, [x0, #440]
  401c10:	mov	x0, #0x0                   	// #0
  401c14:	bl	401530 <dcgettext@plt>
  401c18:	mov	x1, x0
  401c1c:	adrp	x2, 416000 <ferror@plt+0x14a40>
  401c20:	mov	x0, x19
  401c24:	ldr	x2, [x2, #472]
  401c28:	bl	401580 <fprintf@plt>
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	4012e0 <exit@plt>
  401c34:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	add	x1, x1, #0x578
  401c40:	b	401b84 <ferror@plt+0x5c4>
  401c44:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c48:	add	x1, x1, #0x430
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	bl	401530 <dcgettext@plt>
  401c58:	bl	401510 <warnx@plt>
  401c5c:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401c60:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	add	x1, x1, #0x3e0
  401c6c:	ldr	x19, [x0, #440]
  401c70:	b	401c10 <ferror@plt+0x650>
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	add	x1, x1, #0x418
  401c84:	bl	401530 <dcgettext@plt>
  401c88:	mov	x1, x0
  401c8c:	mov	w0, #0x1                   	// #1
  401c90:	bl	401540 <errx@plt>
  401c94:	mov	w2, #0x5                   	// #5
  401c98:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c9c:	mov	x0, #0x0                   	// #0
  401ca0:	add	x1, x1, #0x528
  401ca4:	bl	401530 <dcgettext@plt>
  401ca8:	mov	x1, x0
  401cac:	ldr	w4, [sp, #116]
  401cb0:	mov	x2, x21
  401cb4:	ldr	x3, [sp, #136]
  401cb8:	mov	w0, #0x1                   	// #1
  401cbc:	bl	401540 <errx@plt>
  401cc0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401cc4:	add	x1, x1, #0x500
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	bl	401530 <dcgettext@plt>
  401cd4:	mov	x2, x21
  401cd8:	mov	x1, x0
  401cdc:	mov	w0, #0x1                   	// #1
  401ce0:	bl	401540 <errx@plt>
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	add	x1, x1, #0x4d0
  401cf4:	bl	401530 <dcgettext@plt>
  401cf8:	mov	x1, x0
  401cfc:	ldr	w4, [sp, #116]
  401d00:	mov	x2, x21
  401d04:	ldr	x3, [sp, #128]
  401d08:	mov	w0, #0x1                   	// #1
  401d0c:	bl	401540 <errx@plt>
  401d10:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	add	x1, x1, #0x4b0
  401d1c:	b	401b84 <ferror@plt+0x5c4>
  401d20:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d24:	mov	w2, #0x5                   	// #5
  401d28:	add	x1, x1, #0x490
  401d2c:	b	401b84 <ferror@plt+0x5c4>
  401d30:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	add	x1, x1, #0x478
  401d3c:	b	401ccc <ferror@plt+0x70c>
  401d40:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	add	x1, x1, #0x460
  401d4c:	b	401b84 <ferror@plt+0x5c4>
  401d50:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	add	x1, x1, #0x450
  401d5c:	b	401b84 <ferror@plt+0x5c4>
  401d60:	mov	x29, #0x0                   	// #0
  401d64:	mov	x30, #0x0                   	// #0
  401d68:	mov	x5, x0
  401d6c:	ldr	x1, [sp]
  401d70:	add	x2, sp, #0x8
  401d74:	mov	x6, sp
  401d78:	movz	x0, #0x0, lsl #48
  401d7c:	movk	x0, #0x0, lsl #32
  401d80:	movk	x0, #0x40, lsl #16
  401d84:	movk	x0, #0x15d0
  401d88:	movz	x3, #0x0, lsl #48
  401d8c:	movk	x3, #0x0, lsl #32
  401d90:	movk	x3, #0x40, lsl #16
  401d94:	movk	x3, #0x3fb0
  401d98:	movz	x4, #0x0, lsl #48
  401d9c:	movk	x4, #0x0, lsl #32
  401da0:	movk	x4, #0x40, lsl #16
  401da4:	movk	x4, #0x4030
  401da8:	bl	4013d0 <__libc_start_main@plt>
  401dac:	bl	401440 <abort@plt>
  401db0:	adrp	x0, 415000 <ferror@plt+0x13a40>
  401db4:	ldr	x0, [x0, #4064]
  401db8:	cbz	x0, 401dc0 <ferror@plt+0x800>
  401dbc:	b	401430 <__gmon_start__@plt>
  401dc0:	ret
  401dc4:	nop
  401dc8:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401dcc:	add	x0, x0, #0x1b8
  401dd0:	adrp	x1, 416000 <ferror@plt+0x14a40>
  401dd4:	add	x1, x1, #0x1b8
  401dd8:	cmp	x1, x0
  401ddc:	b.eq	401df4 <ferror@plt+0x834>  // b.none
  401de0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401de4:	ldr	x1, [x1, #104]
  401de8:	cbz	x1, 401df4 <ferror@plt+0x834>
  401dec:	mov	x16, x1
  401df0:	br	x16
  401df4:	ret
  401df8:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401dfc:	add	x0, x0, #0x1b8
  401e00:	adrp	x1, 416000 <ferror@plt+0x14a40>
  401e04:	add	x1, x1, #0x1b8
  401e08:	sub	x1, x1, x0
  401e0c:	lsr	x2, x1, #63
  401e10:	add	x1, x2, x1, asr #3
  401e14:	cmp	xzr, x1, asr #1
  401e18:	asr	x1, x1, #1
  401e1c:	b.eq	401e34 <ferror@plt+0x874>  // b.none
  401e20:	adrp	x2, 404000 <ferror@plt+0x2a40>
  401e24:	ldr	x2, [x2, #112]
  401e28:	cbz	x2, 401e34 <ferror@plt+0x874>
  401e2c:	mov	x16, x2
  401e30:	br	x16
  401e34:	ret
  401e38:	stp	x29, x30, [sp, #-32]!
  401e3c:	mov	x29, sp
  401e40:	str	x19, [sp, #16]
  401e44:	adrp	x19, 416000 <ferror@plt+0x14a40>
  401e48:	ldrb	w0, [x19, #480]
  401e4c:	cbnz	w0, 401e5c <ferror@plt+0x89c>
  401e50:	bl	401dc8 <ferror@plt+0x808>
  401e54:	mov	w0, #0x1                   	// #1
  401e58:	strb	w0, [x19, #480]
  401e5c:	ldr	x19, [sp, #16]
  401e60:	ldp	x29, x30, [sp], #32
  401e64:	ret
  401e68:	b	401df8 <ferror@plt+0x838>
  401e6c:	nop
  401e70:	stp	x29, x30, [sp, #-32]!
  401e74:	cmp	w0, #0x1
  401e78:	mov	x29, sp
  401e7c:	stp	x19, x20, [sp, #16]
  401e80:	mov	x20, x1
  401e84:	mov	x19, x2
  401e88:	b.eq	401ea0 <ferror@plt+0x8e0>  // b.none
  401e8c:	tst	w0, #0xfffffffd
  401e90:	b.eq	401ec8 <ferror@plt+0x908>  // b.none
  401e94:	ldp	x19, x20, [sp, #16]
  401e98:	ldp	x29, x30, [sp], #32
  401e9c:	ret
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	add	x1, x1, #0x78
  401eb0:	bl	401530 <dcgettext@plt>
  401eb4:	mov	x1, x20
  401eb8:	ldp	x3, x2, [x19]
  401ebc:	ldp	x19, x20, [sp, #16]
  401ec0:	ldp	x29, x30, [sp], #32
  401ec4:	b	401560 <printf@plt>
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401ed0:	mov	x0, #0x0                   	// #0
  401ed4:	add	x1, x1, #0xa8
  401ed8:	bl	401530 <dcgettext@plt>
  401edc:	mov	x1, x20
  401ee0:	ldp	x3, x2, [x19]
  401ee4:	ldp	x19, x20, [sp, #16]
  401ee8:	ldp	x29, x30, [sp], #32
  401eec:	b	401560 <printf@plt>
  401ef0:	stp	x29, x30, [sp, #-32]!
  401ef4:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401ef8:	mov	x29, sp
  401efc:	stp	x19, x20, [sp, #16]
  401f00:	ldr	x20, [x0, #464]
  401f04:	bl	401570 <__errno_location@plt>
  401f08:	mov	x19, x0
  401f0c:	mov	x0, x20
  401f10:	str	wzr, [x19]
  401f14:	bl	4015c0 <ferror@plt>
  401f18:	cbz	w0, 401fb8 <ferror@plt+0x9f8>
  401f1c:	ldr	w0, [x19]
  401f20:	cmp	w0, #0x9
  401f24:	b.ne	401f68 <ferror@plt+0x9a8>  // b.any
  401f28:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401f2c:	ldr	x20, [x0, #440]
  401f30:	str	wzr, [x19]
  401f34:	mov	x0, x20
  401f38:	bl	4015c0 <ferror@plt>
  401f3c:	cbnz	w0, 401f50 <ferror@plt+0x990>
  401f40:	mov	x0, x20
  401f44:	bl	401500 <fflush@plt>
  401f48:	cbz	w0, 401f98 <ferror@plt+0x9d8>
  401f4c:	nop
  401f50:	ldr	w0, [x19]
  401f54:	cmp	w0, #0x9
  401f58:	b.ne	401f90 <ferror@plt+0x9d0>  // b.any
  401f5c:	ldp	x19, x20, [sp, #16]
  401f60:	ldp	x29, x30, [sp], #32
  401f64:	ret
  401f68:	cmp	w0, #0x20
  401f6c:	b.eq	401f28 <ferror@plt+0x968>  // b.none
  401f70:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401f74:	mov	w2, #0x5                   	// #5
  401f78:	add	x1, x1, #0xd8
  401f7c:	cbz	w0, 401fe4 <ferror@plt+0xa24>
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	bl	401530 <dcgettext@plt>
  401f88:	bl	401480 <warn@plt>
  401f8c:	nop
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	bl	4012a0 <_exit@plt>
  401f98:	mov	x0, x20
  401f9c:	bl	401370 <fileno@plt>
  401fa0:	tbnz	w0, #31, 401f50 <ferror@plt+0x990>
  401fa4:	bl	4012f0 <dup@plt>
  401fa8:	tbnz	w0, #31, 401f50 <ferror@plt+0x990>
  401fac:	bl	401420 <close@plt>
  401fb0:	cbz	w0, 401f5c <ferror@plt+0x99c>
  401fb4:	b	401f50 <ferror@plt+0x990>
  401fb8:	mov	x0, x20
  401fbc:	bl	401500 <fflush@plt>
  401fc0:	cbnz	w0, 401f1c <ferror@plt+0x95c>
  401fc4:	mov	x0, x20
  401fc8:	bl	401370 <fileno@plt>
  401fcc:	tbnz	w0, #31, 401f1c <ferror@plt+0x95c>
  401fd0:	bl	4012f0 <dup@plt>
  401fd4:	tbnz	w0, #31, 401f1c <ferror@plt+0x95c>
  401fd8:	bl	401420 <close@plt>
  401fdc:	cbz	w0, 401f28 <ferror@plt+0x968>
  401fe0:	b	401f1c <ferror@plt+0x95c>
  401fe4:	mov	x0, #0x0                   	// #0
  401fe8:	bl	401530 <dcgettext@plt>
  401fec:	bl	401510 <warnx@plt>
  401ff0:	b	401f90 <ferror@plt+0x9d0>
  401ff4:	nop
  401ff8:	stp	x29, x30, [sp, #-176]!
  401ffc:	mov	x1, #0x0                   	// #0
  402000:	mov	x29, sp
  402004:	str	x19, [sp, #16]
  402008:	mov	x19, x0
  40200c:	add	x0, sp, #0x30
  402010:	bl	4013f0 <gettimeofday@plt>
  402014:	cbz	w0, 402030 <ferror@plt+0xa70>
  402018:	bl	401570 <__errno_location@plt>
  40201c:	ldr	w0, [x0]
  402020:	neg	w0, w0
  402024:	ldr	x19, [sp, #16]
  402028:	ldp	x29, x30, [sp], #176
  40202c:	ret
  402030:	add	x1, sp, #0x20
  402034:	mov	w0, #0x7                   	// #7
  402038:	bl	401340 <clock_gettime@plt>
  40203c:	cbnz	w0, 402090 <ferror@plt+0xad0>
  402040:	ldp	x5, x4, [sp, #32]
  402044:	mov	x2, #0xf7cf                	// #63439
  402048:	movk	x2, #0xe353, lsl #16
  40204c:	movk	x2, #0x9ba5, lsl #32
  402050:	movk	x2, #0x20c4, lsl #48
  402054:	ldp	x3, x1, [sp, #48]
  402058:	smulh	x2, x4, x2
  40205c:	asr	x2, x2, #7
  402060:	sub	x2, x2, x4, asr #63
  402064:	sub	x3, x3, x5
  402068:	sub	x1, x1, x2
  40206c:	stp	x3, x1, [x19]
  402070:	tbz	x1, #63, 402024 <ferror@plt+0xa64>
  402074:	add	x1, x1, #0xf4, lsl #12
  402078:	sub	x3, x3, #0x1
  40207c:	add	x1, x1, #0x240
  402080:	stp	x3, x1, [x19]
  402084:	ldr	x19, [sp, #16]
  402088:	ldp	x29, x30, [sp], #176
  40208c:	ret
  402090:	add	x0, sp, #0x40
  402094:	bl	401310 <sysinfo@plt>
  402098:	cbnz	w0, 402018 <ferror@plt+0xa58>
  40209c:	ldr	x1, [sp, #48]
  4020a0:	ldr	x2, [sp, #64]
  4020a4:	sub	x1, x1, x2
  4020a8:	stp	x1, xzr, [x19]
  4020ac:	ldr	x19, [sp, #16]
  4020b0:	ldp	x29, x30, [sp], #176
  4020b4:	ret
  4020b8:	stp	x29, x30, [sp, #-48]!
  4020bc:	mov	x29, sp
  4020c0:	add	x1, sp, #0x20
  4020c4:	str	x19, [sp, #16]
  4020c8:	mov	x19, x0
  4020cc:	mov	w0, #0x4                   	// #4
  4020d0:	bl	401340 <clock_gettime@plt>
  4020d4:	cbnz	w0, 4020fc <ferror@plt+0xb3c>
  4020d8:	ldp	x3, x2, [sp, #32]
  4020dc:	mov	x1, #0xf7cf                	// #63439
  4020e0:	movk	x1, #0xe353, lsl #16
  4020e4:	movk	x1, #0x9ba5, lsl #32
  4020e8:	movk	x1, #0x20c4, lsl #48
  4020ec:	smulh	x1, x2, x1
  4020f0:	asr	x1, x1, #7
  4020f4:	sub	x1, x1, x2, asr #63
  4020f8:	stp	x3, x1, [x19]
  4020fc:	ldr	x19, [sp, #16]
  402100:	ldp	x29, x30, [sp], #48
  402104:	ret
  402108:	stp	x29, x30, [sp, #-32]!
  40210c:	mov	x29, sp
  402110:	stp	x19, x20, [sp, #16]
  402114:	mov	x19, x1
  402118:	mov	x20, x0
  40211c:	bl	401570 <__errno_location@plt>
  402120:	mov	x4, x0
  402124:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402128:	mov	w5, #0x22                  	// #34
  40212c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402130:	mov	x3, x20
  402134:	ldr	w0, [x0, #432]
  402138:	mov	x2, x19
  40213c:	str	w5, [x4]
  402140:	add	x1, x1, #0x710
  402144:	bl	401590 <err@plt>
  402148:	adrp	x1, 416000 <ferror@plt+0x14a40>
  40214c:	str	w0, [x1, #432]
  402150:	ret
  402154:	nop
  402158:	stp	x29, x30, [sp, #-128]!
  40215c:	mov	x29, sp
  402160:	stp	x19, x20, [sp, #16]
  402164:	mov	x20, x0
  402168:	stp	x21, x22, [sp, #32]
  40216c:	mov	x22, x1
  402170:	stp	x23, x24, [sp, #48]
  402174:	mov	x23, x2
  402178:	str	xzr, [x1]
  40217c:	bl	401570 <__errno_location@plt>
  402180:	mov	x21, x0
  402184:	cbz	x20, 402420 <ferror@plt+0xe60>
  402188:	ldrsb	w19, [x20]
  40218c:	cbz	w19, 402420 <ferror@plt+0xe60>
  402190:	bl	401490 <__ctype_b_loc@plt>
  402194:	mov	x24, x0
  402198:	ldr	x0, [x0]
  40219c:	ubfiz	x1, x19, #1, #8
  4021a0:	ldrh	w1, [x0, x1]
  4021a4:	tbz	w1, #13, 4021c0 <ferror@plt+0xc00>
  4021a8:	mov	x1, x20
  4021ac:	nop
  4021b0:	ldrsb	w19, [x1, #1]!
  4021b4:	ubfiz	x2, x19, #1, #8
  4021b8:	ldrh	w2, [x0, x2]
  4021bc:	tbnz	w2, #13, 4021b0 <ferror@plt+0xbf0>
  4021c0:	cmp	w19, #0x2d
  4021c4:	b.eq	402420 <ferror@plt+0xe60>  // b.none
  4021c8:	stp	x25, x26, [sp, #64]
  4021cc:	mov	x0, x20
  4021d0:	mov	w3, #0x0                   	// #0
  4021d4:	stp	x27, x28, [sp, #80]
  4021d8:	add	x27, sp, #0x78
  4021dc:	mov	x1, x27
  4021e0:	str	wzr, [x21]
  4021e4:	mov	w2, #0x0                   	// #0
  4021e8:	str	xzr, [sp, #120]
  4021ec:	bl	401400 <__strtoul_internal@plt>
  4021f0:	mov	x25, x0
  4021f4:	ldr	x28, [sp, #120]
  4021f8:	ldr	w0, [x21]
  4021fc:	cmp	x28, x20
  402200:	b.eq	402410 <ferror@plt+0xe50>  // b.none
  402204:	cbnz	w0, 402440 <ferror@plt+0xe80>
  402208:	cbz	x28, 4024b4 <ferror@plt+0xef4>
  40220c:	ldrsb	w0, [x28]
  402210:	mov	w20, #0x0                   	// #0
  402214:	mov	x26, #0x0                   	// #0
  402218:	cbz	w0, 4024b4 <ferror@plt+0xef4>
  40221c:	nop
  402220:	ldrsb	w0, [x28, #1]
  402224:	cmp	w0, #0x69
  402228:	b.eq	4022d4 <ferror@plt+0xd14>  // b.none
  40222c:	and	w1, w0, #0xffffffdf
  402230:	cmp	w1, #0x42
  402234:	b.ne	4024a4 <ferror@plt+0xee4>  // b.any
  402238:	ldrsb	w0, [x28, #2]
  40223c:	cbz	w0, 4024ec <ferror@plt+0xf2c>
  402240:	bl	401360 <localeconv@plt>
  402244:	cbz	x0, 402418 <ferror@plt+0xe58>
  402248:	ldr	x1, [x0]
  40224c:	cbz	x1, 402418 <ferror@plt+0xe58>
  402250:	mov	x0, x1
  402254:	str	x1, [sp, #104]
  402258:	bl	4012c0 <strlen@plt>
  40225c:	mov	x19, x0
  402260:	cbnz	x26, 402418 <ferror@plt+0xe58>
  402264:	ldrsb	w0, [x28]
  402268:	cbz	w0, 402418 <ferror@plt+0xe58>
  40226c:	ldr	x1, [sp, #104]
  402270:	mov	x2, x19
  402274:	mov	x0, x1
  402278:	mov	x1, x28
  40227c:	bl	4013b0 <strncmp@plt>
  402280:	cbnz	w0, 402418 <ferror@plt+0xe58>
  402284:	ldrsb	w4, [x28, x19]
  402288:	add	x1, x28, x19
  40228c:	cmp	w4, #0x30
  402290:	b.ne	4024c8 <ferror@plt+0xf08>  // b.any
  402294:	add	w0, w20, #0x1
  402298:	mov	x19, x1
  40229c:	nop
  4022a0:	sub	w3, w19, w1
  4022a4:	ldrsb	w4, [x19, #1]!
  4022a8:	add	w20, w3, w0
  4022ac:	cmp	w4, #0x30
  4022b0:	b.eq	4022a0 <ferror@plt+0xce0>  // b.none
  4022b4:	ldr	x0, [x24]
  4022b8:	ldrh	w0, [x0, w4, sxtw #1]
  4022bc:	tbnz	w0, #11, 402454 <ferror@plt+0xe94>
  4022c0:	mov	x28, x19
  4022c4:	str	x19, [sp, #120]
  4022c8:	ldrsb	w0, [x28, #1]
  4022cc:	cmp	w0, #0x69
  4022d0:	b.ne	40222c <ferror@plt+0xc6c>  // b.any
  4022d4:	ldrsb	w0, [x28, #2]
  4022d8:	and	w0, w0, #0xffffffdf
  4022dc:	cmp	w0, #0x42
  4022e0:	b.ne	402240 <ferror@plt+0xc80>  // b.any
  4022e4:	ldrsb	w0, [x28, #3]
  4022e8:	cbnz	w0, 402240 <ferror@plt+0xc80>
  4022ec:	mov	x19, #0x400                 	// #1024
  4022f0:	ldrsb	w27, [x28]
  4022f4:	adrp	x24, 404000 <ferror@plt+0x2a40>
  4022f8:	add	x24, x24, #0x720
  4022fc:	mov	x0, x24
  402300:	mov	w1, w27
  402304:	bl	4014f0 <strchr@plt>
  402308:	cbz	x0, 4024f4 <ferror@plt+0xf34>
  40230c:	sub	x1, x0, x24
  402310:	add	w1, w1, #0x1
  402314:	cbz	w1, 402510 <ferror@plt+0xf50>
  402318:	umulh	x0, x25, x19
  40231c:	cbnz	x0, 4024e0 <ferror@plt+0xf20>
  402320:	sub	w0, w1, #0x2
  402324:	b	402334 <ferror@plt+0xd74>
  402328:	umulh	x2, x25, x19
  40232c:	sub	w0, w0, #0x1
  402330:	cbnz	x2, 4024e0 <ferror@plt+0xf20>
  402334:	mul	x25, x25, x19
  402338:	cmn	w0, #0x1
  40233c:	b.ne	402328 <ferror@plt+0xd68>  // b.any
  402340:	mov	w0, #0x0                   	// #0
  402344:	cbz	x23, 40234c <ferror@plt+0xd8c>
  402348:	str	w1, [x23]
  40234c:	cmp	x26, #0x0
  402350:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402354:	b.eq	4023fc <ferror@plt+0xe3c>  // b.none
  402358:	sub	w1, w1, #0x2
  40235c:	mov	x5, #0x1                   	// #1
  402360:	b	402370 <ferror@plt+0xdb0>
  402364:	umulh	x2, x5, x19
  402368:	sub	w1, w1, #0x1
  40236c:	cbnz	x2, 40237c <ferror@plt+0xdbc>
  402370:	mul	x5, x5, x19
  402374:	cmn	w1, #0x1
  402378:	b.ne	402364 <ferror@plt+0xda4>  // b.any
  40237c:	cmp	x26, #0xa
  402380:	mov	x1, #0xa                   	// #10
  402384:	b.ls	402398 <ferror@plt+0xdd8>  // b.plast
  402388:	add	x1, x1, x1, lsl #2
  40238c:	cmp	x26, x1, lsl #1
  402390:	lsl	x1, x1, #1
  402394:	b.hi	402388 <ferror@plt+0xdc8>  // b.pmore
  402398:	cbz	w20, 4023b4 <ferror@plt+0xdf4>
  40239c:	mov	w2, #0x0                   	// #0
  4023a0:	add	x1, x1, x1, lsl #2
  4023a4:	add	w2, w2, #0x1
  4023a8:	cmp	w20, w2
  4023ac:	lsl	x1, x1, #1
  4023b0:	b.ne	4023a0 <ferror@plt+0xde0>  // b.any
  4023b4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4023b8:	mov	x4, #0x1                   	// #1
  4023bc:	movk	x8, #0xcccd
  4023c0:	umulh	x6, x26, x8
  4023c4:	add	x7, x4, x4, lsl #2
  4023c8:	mov	x3, x4
  4023cc:	cmp	x26, #0x9
  4023d0:	lsl	x4, x7, #1
  4023d4:	lsr	x2, x6, #3
  4023d8:	add	x2, x2, x2, lsl #2
  4023dc:	sub	x2, x26, x2, lsl #1
  4023e0:	lsr	x26, x6, #3
  4023e4:	cbz	x2, 4023f8 <ferror@plt+0xe38>
  4023e8:	udiv	x3, x1, x3
  4023ec:	udiv	x2, x3, x2
  4023f0:	udiv	x2, x5, x2
  4023f4:	add	x25, x25, x2
  4023f8:	b.hi	4023c0 <ferror@plt+0xe00>  // b.pmore
  4023fc:	str	x25, [x22]
  402400:	tbnz	w0, #31, 4024d0 <ferror@plt+0xf10>
  402404:	ldp	x25, x26, [sp, #64]
  402408:	ldp	x27, x28, [sp, #80]
  40240c:	b	40242c <ferror@plt+0xe6c>
  402410:	cbnz	w0, 40244c <ferror@plt+0xe8c>
  402414:	nop
  402418:	ldp	x25, x26, [sp, #64]
  40241c:	ldp	x27, x28, [sp, #80]
  402420:	mov	w1, #0x16                  	// #22
  402424:	mov	w0, #0xffffffea            	// #-22
  402428:	str	w1, [x21]
  40242c:	ldp	x19, x20, [sp, #16]
  402430:	ldp	x21, x22, [sp, #32]
  402434:	ldp	x23, x24, [sp, #48]
  402438:	ldp	x29, x30, [sp], #128
  40243c:	ret
  402440:	sub	x1, x25, #0x1
  402444:	cmn	x1, #0x3
  402448:	b.ls	402208 <ferror@plt+0xc48>  // b.plast
  40244c:	neg	w0, w0
  402450:	b	402400 <ferror@plt+0xe40>
  402454:	str	wzr, [x21]
  402458:	mov	x1, x27
  40245c:	mov	x0, x19
  402460:	mov	w3, #0x0                   	// #0
  402464:	mov	w2, #0x0                   	// #0
  402468:	str	xzr, [sp, #120]
  40246c:	bl	401400 <__strtoul_internal@plt>
  402470:	mov	x26, x0
  402474:	ldr	x28, [sp, #120]
  402478:	ldr	w0, [x21]
  40247c:	cmp	x28, x19
  402480:	b.eq	402410 <ferror@plt+0xe50>  // b.none
  402484:	cbz	w0, 4024ac <ferror@plt+0xeec>
  402488:	sub	x1, x26, #0x1
  40248c:	cmn	x1, #0x3
  402490:	b.hi	40244c <ferror@plt+0xe8c>  // b.pmore
  402494:	cbz	x28, 402418 <ferror@plt+0xe58>
  402498:	ldrsb	w0, [x28]
  40249c:	cbnz	w0, 402220 <ferror@plt+0xc60>
  4024a0:	b	402418 <ferror@plt+0xe58>
  4024a4:	cbnz	w0, 402240 <ferror@plt+0xc80>
  4024a8:	b	4022ec <ferror@plt+0xd2c>
  4024ac:	cbnz	x26, 402494 <ferror@plt+0xed4>
  4024b0:	b	402220 <ferror@plt+0xc60>
  4024b4:	mov	w0, #0x0                   	// #0
  4024b8:	ldp	x27, x28, [sp, #80]
  4024bc:	str	x25, [x22]
  4024c0:	ldp	x25, x26, [sp, #64]
  4024c4:	b	40242c <ferror@plt+0xe6c>
  4024c8:	mov	x19, x1
  4024cc:	b	4022b4 <ferror@plt+0xcf4>
  4024d0:	neg	w1, w0
  4024d4:	ldp	x25, x26, [sp, #64]
  4024d8:	ldp	x27, x28, [sp, #80]
  4024dc:	b	402428 <ferror@plt+0xe68>
  4024e0:	mov	w0, #0xffffffde            	// #-34
  4024e4:	cbnz	x23, 402348 <ferror@plt+0xd88>
  4024e8:	b	40234c <ferror@plt+0xd8c>
  4024ec:	mov	x19, #0x3e8                 	// #1000
  4024f0:	b	4022f0 <ferror@plt+0xd30>
  4024f4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4024f8:	add	x24, x1, #0x730
  4024fc:	mov	x0, x24
  402500:	mov	w1, w27
  402504:	bl	4014f0 <strchr@plt>
  402508:	cbnz	x0, 40230c <ferror@plt+0xd4c>
  40250c:	b	402418 <ferror@plt+0xe58>
  402510:	mov	w0, #0x0                   	// #0
  402514:	cbnz	x23, 402348 <ferror@plt+0xd88>
  402518:	ldp	x27, x28, [sp, #80]
  40251c:	str	x25, [x22]
  402520:	ldp	x25, x26, [sp, #64]
  402524:	b	40242c <ferror@plt+0xe6c>
  402528:	mov	x2, #0x0                   	// #0
  40252c:	b	402158 <ferror@plt+0xb98>
  402530:	stp	x29, x30, [sp, #-48]!
  402534:	mov	x29, sp
  402538:	stp	x21, x22, [sp, #32]
  40253c:	mov	x22, x1
  402540:	cbz	x0, 4025a0 <ferror@plt+0xfe0>
  402544:	mov	x21, x0
  402548:	stp	x19, x20, [sp, #16]
  40254c:	mov	x20, x0
  402550:	b	40256c <ferror@plt+0xfac>
  402554:	bl	401490 <__ctype_b_loc@plt>
  402558:	ubfiz	x19, x19, #1, #8
  40255c:	ldr	x2, [x0]
  402560:	ldrh	w2, [x2, x19]
  402564:	tbz	w2, #11, 402574 <ferror@plt+0xfb4>
  402568:	add	x20, x20, #0x1
  40256c:	ldrsb	w19, [x20]
  402570:	cbnz	w19, 402554 <ferror@plt+0xf94>
  402574:	cbz	x22, 40257c <ferror@plt+0xfbc>
  402578:	str	x20, [x22]
  40257c:	cmp	x20, x21
  402580:	b.ls	4025b8 <ferror@plt+0xff8>  // b.plast
  402584:	ldrsb	w1, [x20]
  402588:	mov	w0, #0x1                   	// #1
  40258c:	ldp	x19, x20, [sp, #16]
  402590:	cbnz	w1, 4025a8 <ferror@plt+0xfe8>
  402594:	ldp	x21, x22, [sp, #32]
  402598:	ldp	x29, x30, [sp], #48
  40259c:	ret
  4025a0:	cbz	x1, 4025a8 <ferror@plt+0xfe8>
  4025a4:	str	xzr, [x1]
  4025a8:	mov	w0, #0x0                   	// #0
  4025ac:	ldp	x21, x22, [sp, #32]
  4025b0:	ldp	x29, x30, [sp], #48
  4025b4:	ret
  4025b8:	mov	w0, #0x0                   	// #0
  4025bc:	ldp	x19, x20, [sp, #16]
  4025c0:	b	4025ac <ferror@plt+0xfec>
  4025c4:	nop
  4025c8:	stp	x29, x30, [sp, #-48]!
  4025cc:	mov	x29, sp
  4025d0:	stp	x21, x22, [sp, #32]
  4025d4:	mov	x22, x1
  4025d8:	cbz	x0, 402638 <ferror@plt+0x1078>
  4025dc:	mov	x21, x0
  4025e0:	stp	x19, x20, [sp, #16]
  4025e4:	mov	x20, x0
  4025e8:	b	402604 <ferror@plt+0x1044>
  4025ec:	bl	401490 <__ctype_b_loc@plt>
  4025f0:	ubfiz	x19, x19, #1, #8
  4025f4:	ldr	x2, [x0]
  4025f8:	ldrh	w2, [x2, x19]
  4025fc:	tbz	w2, #12, 40260c <ferror@plt+0x104c>
  402600:	add	x20, x20, #0x1
  402604:	ldrsb	w19, [x20]
  402608:	cbnz	w19, 4025ec <ferror@plt+0x102c>
  40260c:	cbz	x22, 402614 <ferror@plt+0x1054>
  402610:	str	x20, [x22]
  402614:	cmp	x20, x21
  402618:	b.ls	402650 <ferror@plt+0x1090>  // b.plast
  40261c:	ldrsb	w1, [x20]
  402620:	mov	w0, #0x1                   	// #1
  402624:	ldp	x19, x20, [sp, #16]
  402628:	cbnz	w1, 402640 <ferror@plt+0x1080>
  40262c:	ldp	x21, x22, [sp, #32]
  402630:	ldp	x29, x30, [sp], #48
  402634:	ret
  402638:	cbz	x1, 402640 <ferror@plt+0x1080>
  40263c:	str	xzr, [x1]
  402640:	mov	w0, #0x0                   	// #0
  402644:	ldp	x21, x22, [sp, #32]
  402648:	ldp	x29, x30, [sp], #48
  40264c:	ret
  402650:	mov	w0, #0x0                   	// #0
  402654:	ldp	x19, x20, [sp, #16]
  402658:	b	402644 <ferror@plt+0x1084>
  40265c:	nop
  402660:	stp	x29, x30, [sp, #-128]!
  402664:	mov	x29, sp
  402668:	stp	x19, x20, [sp, #16]
  40266c:	mov	x19, x0
  402670:	mov	x20, x1
  402674:	mov	w0, #0xffffffd0            	// #-48
  402678:	add	x1, sp, #0x50
  40267c:	stp	x21, x22, [sp, #32]
  402680:	add	x21, sp, #0x80
  402684:	stp	x21, x21, [sp, #48]
  402688:	str	x1, [sp, #64]
  40268c:	stp	w0, wzr, [sp, #72]
  402690:	stp	x2, x3, [sp, #80]
  402694:	stp	x4, x5, [sp, #96]
  402698:	stp	x6, x7, [sp, #112]
  40269c:	b	4026e4 <ferror@plt+0x1124>
  4026a0:	ldr	x1, [x0]
  4026a4:	add	x2, x0, #0xf
  4026a8:	and	x2, x2, #0xfffffffffffffff8
  4026ac:	str	x2, [sp, #48]
  4026b0:	cbz	x1, 402730 <ferror@plt+0x1170>
  4026b4:	add	x0, x2, #0xf
  4026b8:	and	x0, x0, #0xfffffffffffffff8
  4026bc:	str	x0, [sp, #48]
  4026c0:	ldr	x22, [x2]
  4026c4:	cbz	x22, 402730 <ferror@plt+0x1170>
  4026c8:	mov	x0, x19
  4026cc:	bl	401470 <strcmp@plt>
  4026d0:	cbz	w0, 402754 <ferror@plt+0x1194>
  4026d4:	mov	x1, x22
  4026d8:	mov	x0, x19
  4026dc:	bl	401470 <strcmp@plt>
  4026e0:	cbz	w0, 402758 <ferror@plt+0x1198>
  4026e4:	ldr	w3, [sp, #72]
  4026e8:	ldr	x0, [sp, #48]
  4026ec:	tbz	w3, #31, 4026a0 <ferror@plt+0x10e0>
  4026f0:	add	w2, w3, #0x8
  4026f4:	str	w2, [sp, #72]
  4026f8:	cmp	w2, #0x0
  4026fc:	b.gt	4026a0 <ferror@plt+0x10e0>
  402700:	ldr	x1, [x21, w3, sxtw]
  402704:	cbz	x1, 402730 <ferror@plt+0x1170>
  402708:	cbz	w2, 402768 <ferror@plt+0x11a8>
  40270c:	add	w3, w3, #0x10
  402710:	str	w3, [sp, #72]
  402714:	cmp	w3, #0x0
  402718:	b.le	40274c <ferror@plt+0x118c>
  40271c:	add	x3, x0, #0xf
  402720:	mov	x2, x0
  402724:	and	x0, x3, #0xfffffffffffffff8
  402728:	str	x0, [sp, #48]
  40272c:	b	4026c0 <ferror@plt+0x1100>
  402730:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402734:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402738:	mov	x3, x19
  40273c:	mov	x2, x20
  402740:	ldr	w0, [x0, #432]
  402744:	add	x1, x1, #0x710
  402748:	bl	401540 <errx@plt>
  40274c:	add	x2, x21, w2, sxtw
  402750:	b	4026c0 <ferror@plt+0x1100>
  402754:	mov	w0, #0x1                   	// #1
  402758:	ldp	x19, x20, [sp, #16]
  40275c:	ldp	x21, x22, [sp, #32]
  402760:	ldp	x29, x30, [sp], #128
  402764:	ret
  402768:	mov	x2, x0
  40276c:	b	4026b4 <ferror@plt+0x10f4>
  402770:	cbz	x1, 40279c <ferror@plt+0x11dc>
  402774:	add	x3, x0, x1
  402778:	sxtb	w2, w2
  40277c:	b	402790 <ferror@plt+0x11d0>
  402780:	b.eq	4027a0 <ferror@plt+0x11e0>  // b.none
  402784:	add	x0, x0, #0x1
  402788:	cmp	x3, x0
  40278c:	b.eq	40279c <ferror@plt+0x11dc>  // b.none
  402790:	ldrsb	w1, [x0]
  402794:	cmp	w2, w1
  402798:	cbnz	w1, 402780 <ferror@plt+0x11c0>
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	ret
  4027a4:	nop
  4027a8:	stp	x29, x30, [sp, #-64]!
  4027ac:	mov	x29, sp
  4027b0:	stp	x19, x20, [sp, #16]
  4027b4:	mov	x19, x0
  4027b8:	stp	x21, x22, [sp, #32]
  4027bc:	mov	x21, x1
  4027c0:	adrp	x22, 416000 <ferror@plt+0x14a40>
  4027c4:	str	xzr, [sp, #56]
  4027c8:	bl	401570 <__errno_location@plt>
  4027cc:	str	wzr, [x0]
  4027d0:	cbz	x19, 4027e4 <ferror@plt+0x1224>
  4027d4:	mov	x20, x0
  4027d8:	ldrsb	w0, [x19]
  4027dc:	adrp	x22, 416000 <ferror@plt+0x14a40>
  4027e0:	cbnz	w0, 4027fc <ferror@plt+0x123c>
  4027e4:	ldr	w0, [x22, #432]
  4027e8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4027ec:	mov	x3, x19
  4027f0:	mov	x2, x21
  4027f4:	add	x1, x1, #0x710
  4027f8:	bl	401540 <errx@plt>
  4027fc:	add	x1, sp, #0x38
  402800:	mov	x0, x19
  402804:	mov	w3, #0x0                   	// #0
  402808:	mov	w2, #0xa                   	// #10
  40280c:	bl	401400 <__strtoul_internal@plt>
  402810:	ldr	w1, [x20]
  402814:	cbnz	w1, 402858 <ferror@plt+0x1298>
  402818:	ldr	x1, [sp, #56]
  40281c:	cmp	x19, x1
  402820:	b.eq	4027e4 <ferror@plt+0x1224>  // b.none
  402824:	cbz	x1, 402830 <ferror@plt+0x1270>
  402828:	ldrsb	w1, [x1]
  40282c:	cbnz	w1, 4027e4 <ferror@plt+0x1224>
  402830:	mov	x1, #0xffffffff            	// #4294967295
  402834:	cmp	x0, x1
  402838:	b.hi	402878 <ferror@plt+0x12b8>  // b.pmore
  40283c:	mov	x1, #0xffff                	// #65535
  402840:	cmp	x0, x1
  402844:	b.hi	402884 <ferror@plt+0x12c4>  // b.pmore
  402848:	ldp	x19, x20, [sp, #16]
  40284c:	ldp	x21, x22, [sp, #32]
  402850:	ldp	x29, x30, [sp], #64
  402854:	ret
  402858:	ldr	w0, [x22, #432]
  40285c:	cmp	w1, #0x22
  402860:	b.ne	4027e4 <ferror@plt+0x1224>  // b.any
  402864:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402868:	mov	x3, x19
  40286c:	mov	x2, x21
  402870:	add	x1, x1, #0x710
  402874:	bl	401590 <err@plt>
  402878:	mov	x1, x21
  40287c:	mov	x0, x19
  402880:	bl	402108 <ferror@plt+0xb48>
  402884:	mov	x1, x21
  402888:	mov	x0, x19
  40288c:	bl	402108 <ferror@plt+0xb48>
  402890:	stp	x29, x30, [sp, #-64]!
  402894:	mov	x29, sp
  402898:	stp	x19, x20, [sp, #16]
  40289c:	mov	x19, x0
  4028a0:	stp	x21, x22, [sp, #32]
  4028a4:	mov	x21, x1
  4028a8:	adrp	x22, 416000 <ferror@plt+0x14a40>
  4028ac:	str	xzr, [sp, #56]
  4028b0:	bl	401570 <__errno_location@plt>
  4028b4:	str	wzr, [x0]
  4028b8:	cbz	x19, 4028cc <ferror@plt+0x130c>
  4028bc:	mov	x20, x0
  4028c0:	ldrsb	w0, [x19]
  4028c4:	adrp	x22, 416000 <ferror@plt+0x14a40>
  4028c8:	cbnz	w0, 4028e4 <ferror@plt+0x1324>
  4028cc:	ldr	w0, [x22, #432]
  4028d0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4028d4:	mov	x3, x19
  4028d8:	mov	x2, x21
  4028dc:	add	x1, x1, #0x710
  4028e0:	bl	401540 <errx@plt>
  4028e4:	add	x1, sp, #0x38
  4028e8:	mov	x0, x19
  4028ec:	mov	w3, #0x0                   	// #0
  4028f0:	mov	w2, #0x10                  	// #16
  4028f4:	bl	401400 <__strtoul_internal@plt>
  4028f8:	ldr	w1, [x20]
  4028fc:	cbnz	w1, 402940 <ferror@plt+0x1380>
  402900:	ldr	x1, [sp, #56]
  402904:	cmp	x19, x1
  402908:	b.eq	4028cc <ferror@plt+0x130c>  // b.none
  40290c:	cbz	x1, 402918 <ferror@plt+0x1358>
  402910:	ldrsb	w1, [x1]
  402914:	cbnz	w1, 4028cc <ferror@plt+0x130c>
  402918:	mov	x1, #0xffffffff            	// #4294967295
  40291c:	cmp	x0, x1
  402920:	b.hi	402960 <ferror@plt+0x13a0>  // b.pmore
  402924:	mov	x1, #0xffff                	// #65535
  402928:	cmp	x0, x1
  40292c:	b.hi	40296c <ferror@plt+0x13ac>  // b.pmore
  402930:	ldp	x19, x20, [sp, #16]
  402934:	ldp	x21, x22, [sp, #32]
  402938:	ldp	x29, x30, [sp], #64
  40293c:	ret
  402940:	ldr	w0, [x22, #432]
  402944:	cmp	w1, #0x22
  402948:	b.ne	4028cc <ferror@plt+0x130c>  // b.any
  40294c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402950:	mov	x3, x19
  402954:	mov	x2, x21
  402958:	add	x1, x1, #0x710
  40295c:	bl	401590 <err@plt>
  402960:	mov	x1, x21
  402964:	mov	x0, x19
  402968:	bl	402108 <ferror@plt+0xb48>
  40296c:	mov	x1, x21
  402970:	mov	x0, x19
  402974:	bl	402108 <ferror@plt+0xb48>
  402978:	stp	x29, x30, [sp, #-64]!
  40297c:	mov	x29, sp
  402980:	stp	x19, x20, [sp, #16]
  402984:	mov	x19, x0
  402988:	stp	x21, x22, [sp, #32]
  40298c:	mov	x21, x1
  402990:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402994:	str	xzr, [sp, #56]
  402998:	bl	401570 <__errno_location@plt>
  40299c:	str	wzr, [x0]
  4029a0:	cbz	x19, 4029b4 <ferror@plt+0x13f4>
  4029a4:	mov	x20, x0
  4029a8:	ldrsb	w0, [x19]
  4029ac:	adrp	x22, 416000 <ferror@plt+0x14a40>
  4029b0:	cbnz	w0, 4029cc <ferror@plt+0x140c>
  4029b4:	ldr	w0, [x22, #432]
  4029b8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4029bc:	mov	x3, x19
  4029c0:	mov	x2, x21
  4029c4:	add	x1, x1, #0x710
  4029c8:	bl	401540 <errx@plt>
  4029cc:	add	x1, sp, #0x38
  4029d0:	mov	x0, x19
  4029d4:	mov	w3, #0x0                   	// #0
  4029d8:	mov	w2, #0xa                   	// #10
  4029dc:	bl	401400 <__strtoul_internal@plt>
  4029e0:	ldr	w1, [x20]
  4029e4:	cbnz	w1, 402a1c <ferror@plt+0x145c>
  4029e8:	ldr	x1, [sp, #56]
  4029ec:	cmp	x19, x1
  4029f0:	b.eq	4029b4 <ferror@plt+0x13f4>  // b.none
  4029f4:	cbz	x1, 402a00 <ferror@plt+0x1440>
  4029f8:	ldrsb	w1, [x1]
  4029fc:	cbnz	w1, 4029b4 <ferror@plt+0x13f4>
  402a00:	mov	x1, #0xffffffff            	// #4294967295
  402a04:	cmp	x0, x1
  402a08:	b.hi	402a3c <ferror@plt+0x147c>  // b.pmore
  402a0c:	ldp	x19, x20, [sp, #16]
  402a10:	ldp	x21, x22, [sp, #32]
  402a14:	ldp	x29, x30, [sp], #64
  402a18:	ret
  402a1c:	ldr	w0, [x22, #432]
  402a20:	cmp	w1, #0x22
  402a24:	b.ne	4029b4 <ferror@plt+0x13f4>  // b.any
  402a28:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402a2c:	mov	x3, x19
  402a30:	mov	x2, x21
  402a34:	add	x1, x1, #0x710
  402a38:	bl	401590 <err@plt>
  402a3c:	mov	x1, x21
  402a40:	mov	x0, x19
  402a44:	bl	402108 <ferror@plt+0xb48>
  402a48:	stp	x29, x30, [sp, #-64]!
  402a4c:	mov	x29, sp
  402a50:	stp	x19, x20, [sp, #16]
  402a54:	mov	x19, x0
  402a58:	stp	x21, x22, [sp, #32]
  402a5c:	mov	x21, x1
  402a60:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402a64:	str	xzr, [sp, #56]
  402a68:	bl	401570 <__errno_location@plt>
  402a6c:	str	wzr, [x0]
  402a70:	cbz	x19, 402a84 <ferror@plt+0x14c4>
  402a74:	mov	x20, x0
  402a78:	ldrsb	w0, [x19]
  402a7c:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402a80:	cbnz	w0, 402a9c <ferror@plt+0x14dc>
  402a84:	ldr	w0, [x22, #432]
  402a88:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402a8c:	mov	x3, x19
  402a90:	mov	x2, x21
  402a94:	add	x1, x1, #0x710
  402a98:	bl	401540 <errx@plt>
  402a9c:	add	x1, sp, #0x38
  402aa0:	mov	x0, x19
  402aa4:	mov	w3, #0x0                   	// #0
  402aa8:	mov	w2, #0x10                  	// #16
  402aac:	bl	401400 <__strtoul_internal@plt>
  402ab0:	ldr	w1, [x20]
  402ab4:	cbnz	w1, 402aec <ferror@plt+0x152c>
  402ab8:	ldr	x1, [sp, #56]
  402abc:	cmp	x19, x1
  402ac0:	b.eq	402a84 <ferror@plt+0x14c4>  // b.none
  402ac4:	cbz	x1, 402ad0 <ferror@plt+0x1510>
  402ac8:	ldrsb	w1, [x1]
  402acc:	cbnz	w1, 402a84 <ferror@plt+0x14c4>
  402ad0:	mov	x1, #0xffffffff            	// #4294967295
  402ad4:	cmp	x0, x1
  402ad8:	b.hi	402b0c <ferror@plt+0x154c>  // b.pmore
  402adc:	ldp	x19, x20, [sp, #16]
  402ae0:	ldp	x21, x22, [sp, #32]
  402ae4:	ldp	x29, x30, [sp], #64
  402ae8:	ret
  402aec:	ldr	w0, [x22, #432]
  402af0:	cmp	w1, #0x22
  402af4:	b.ne	402a84 <ferror@plt+0x14c4>  // b.any
  402af8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402afc:	mov	x3, x19
  402b00:	mov	x2, x21
  402b04:	add	x1, x1, #0x710
  402b08:	bl	401590 <err@plt>
  402b0c:	mov	x1, x21
  402b10:	mov	x0, x19
  402b14:	bl	402108 <ferror@plt+0xb48>
  402b18:	stp	x29, x30, [sp, #-64]!
  402b1c:	mov	x29, sp
  402b20:	stp	x19, x20, [sp, #16]
  402b24:	mov	x19, x0
  402b28:	stp	x21, x22, [sp, #32]
  402b2c:	mov	x21, x1
  402b30:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402b34:	str	xzr, [sp, #56]
  402b38:	bl	401570 <__errno_location@plt>
  402b3c:	str	wzr, [x0]
  402b40:	cbz	x19, 402b54 <ferror@plt+0x1594>
  402b44:	mov	x20, x0
  402b48:	ldrsb	w0, [x19]
  402b4c:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402b50:	cbnz	w0, 402b6c <ferror@plt+0x15ac>
  402b54:	ldr	w0, [x22, #432]
  402b58:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402b5c:	mov	x3, x19
  402b60:	mov	x2, x21
  402b64:	add	x1, x1, #0x710
  402b68:	bl	401540 <errx@plt>
  402b6c:	add	x1, sp, #0x38
  402b70:	mov	x0, x19
  402b74:	mov	w3, #0x0                   	// #0
  402b78:	mov	w2, #0xa                   	// #10
  402b7c:	bl	4013a0 <__strtol_internal@plt>
  402b80:	ldr	w1, [x20]
  402b84:	cbnz	w1, 402bb0 <ferror@plt+0x15f0>
  402b88:	ldr	x1, [sp, #56]
  402b8c:	cmp	x1, x19
  402b90:	b.eq	402b54 <ferror@plt+0x1594>  // b.none
  402b94:	cbz	x1, 402ba0 <ferror@plt+0x15e0>
  402b98:	ldrsb	w1, [x1]
  402b9c:	cbnz	w1, 402b54 <ferror@plt+0x1594>
  402ba0:	ldp	x19, x20, [sp, #16]
  402ba4:	ldp	x21, x22, [sp, #32]
  402ba8:	ldp	x29, x30, [sp], #64
  402bac:	ret
  402bb0:	ldr	w0, [x22, #432]
  402bb4:	cmp	w1, #0x22
  402bb8:	b.ne	402b54 <ferror@plt+0x1594>  // b.any
  402bbc:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402bc0:	mov	x3, x19
  402bc4:	mov	x2, x21
  402bc8:	add	x1, x1, #0x710
  402bcc:	bl	401590 <err@plt>
  402bd0:	stp	x29, x30, [sp, #-32]!
  402bd4:	mov	x29, sp
  402bd8:	stp	x19, x20, [sp, #16]
  402bdc:	mov	x19, x1
  402be0:	mov	x20, x0
  402be4:	bl	402b18 <ferror@plt+0x1558>
  402be8:	mov	x2, #0x80000000            	// #2147483648
  402bec:	add	x2, x0, x2
  402bf0:	mov	x1, #0xffffffff            	// #4294967295
  402bf4:	cmp	x2, x1
  402bf8:	b.hi	402c08 <ferror@plt+0x1648>  // b.pmore
  402bfc:	ldp	x19, x20, [sp, #16]
  402c00:	ldp	x29, x30, [sp], #32
  402c04:	ret
  402c08:	bl	401570 <__errno_location@plt>
  402c0c:	mov	x4, x0
  402c10:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402c14:	mov	w5, #0x22                  	// #34
  402c18:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402c1c:	mov	x3, x20
  402c20:	ldr	w0, [x0, #432]
  402c24:	mov	x2, x19
  402c28:	str	w5, [x4]
  402c2c:	add	x1, x1, #0x710
  402c30:	bl	401590 <err@plt>
  402c34:	nop
  402c38:	stp	x29, x30, [sp, #-32]!
  402c3c:	mov	x29, sp
  402c40:	stp	x19, x20, [sp, #16]
  402c44:	mov	x19, x1
  402c48:	mov	x20, x0
  402c4c:	bl	402bd0 <ferror@plt+0x1610>
  402c50:	add	w2, w0, #0x8, lsl #12
  402c54:	mov	w1, #0xffff                	// #65535
  402c58:	cmp	w2, w1
  402c5c:	b.hi	402c6c <ferror@plt+0x16ac>  // b.pmore
  402c60:	ldp	x19, x20, [sp, #16]
  402c64:	ldp	x29, x30, [sp], #32
  402c68:	ret
  402c6c:	bl	401570 <__errno_location@plt>
  402c70:	mov	x4, x0
  402c74:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402c78:	mov	w5, #0x22                  	// #34
  402c7c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402c80:	mov	x3, x20
  402c84:	ldr	w0, [x0, #432]
  402c88:	mov	x2, x19
  402c8c:	str	w5, [x4]
  402c90:	add	x1, x1, #0x710
  402c94:	bl	401590 <err@plt>
  402c98:	stp	x29, x30, [sp, #-64]!
  402c9c:	mov	x29, sp
  402ca0:	stp	x19, x20, [sp, #16]
  402ca4:	mov	x19, x0
  402ca8:	stp	x21, x22, [sp, #32]
  402cac:	mov	x21, x1
  402cb0:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402cb4:	str	xzr, [sp, #56]
  402cb8:	bl	401570 <__errno_location@plt>
  402cbc:	str	wzr, [x0]
  402cc0:	cbz	x19, 402cd4 <ferror@plt+0x1714>
  402cc4:	mov	x20, x0
  402cc8:	ldrsb	w0, [x19]
  402ccc:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402cd0:	cbnz	w0, 402cec <ferror@plt+0x172c>
  402cd4:	ldr	w0, [x22, #432]
  402cd8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402cdc:	mov	x3, x19
  402ce0:	mov	x2, x21
  402ce4:	add	x1, x1, #0x710
  402ce8:	bl	401540 <errx@plt>
  402cec:	add	x1, sp, #0x38
  402cf0:	mov	x0, x19
  402cf4:	mov	w3, #0x0                   	// #0
  402cf8:	mov	w2, #0xa                   	// #10
  402cfc:	bl	401400 <__strtoul_internal@plt>
  402d00:	ldr	w1, [x20]
  402d04:	cbnz	w1, 402d30 <ferror@plt+0x1770>
  402d08:	ldr	x1, [sp, #56]
  402d0c:	cmp	x19, x1
  402d10:	b.eq	402cd4 <ferror@plt+0x1714>  // b.none
  402d14:	cbz	x1, 402d20 <ferror@plt+0x1760>
  402d18:	ldrsb	w1, [x1]
  402d1c:	cbnz	w1, 402cd4 <ferror@plt+0x1714>
  402d20:	ldp	x19, x20, [sp, #16]
  402d24:	ldp	x21, x22, [sp, #32]
  402d28:	ldp	x29, x30, [sp], #64
  402d2c:	ret
  402d30:	ldr	w0, [x22, #432]
  402d34:	cmp	w1, #0x22
  402d38:	b.ne	402cd4 <ferror@plt+0x1714>  // b.any
  402d3c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402d40:	mov	x3, x19
  402d44:	mov	x2, x21
  402d48:	add	x1, x1, #0x710
  402d4c:	bl	401590 <err@plt>
  402d50:	stp	x29, x30, [sp, #-64]!
  402d54:	mov	x29, sp
  402d58:	stp	x19, x20, [sp, #16]
  402d5c:	mov	x19, x0
  402d60:	stp	x21, x22, [sp, #32]
  402d64:	mov	x21, x1
  402d68:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402d6c:	str	xzr, [sp, #56]
  402d70:	bl	401570 <__errno_location@plt>
  402d74:	str	wzr, [x0]
  402d78:	cbz	x19, 402d8c <ferror@plt+0x17cc>
  402d7c:	mov	x20, x0
  402d80:	ldrsb	w0, [x19]
  402d84:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402d88:	cbnz	w0, 402da4 <ferror@plt+0x17e4>
  402d8c:	ldr	w0, [x22, #432]
  402d90:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402d94:	mov	x3, x19
  402d98:	mov	x2, x21
  402d9c:	add	x1, x1, #0x710
  402da0:	bl	401540 <errx@plt>
  402da4:	add	x1, sp, #0x38
  402da8:	mov	x0, x19
  402dac:	mov	w3, #0x0                   	// #0
  402db0:	mov	w2, #0x10                  	// #16
  402db4:	bl	401400 <__strtoul_internal@plt>
  402db8:	ldr	w1, [x20]
  402dbc:	cbnz	w1, 402de8 <ferror@plt+0x1828>
  402dc0:	ldr	x1, [sp, #56]
  402dc4:	cmp	x19, x1
  402dc8:	b.eq	402d8c <ferror@plt+0x17cc>  // b.none
  402dcc:	cbz	x1, 402dd8 <ferror@plt+0x1818>
  402dd0:	ldrsb	w1, [x1]
  402dd4:	cbnz	w1, 402d8c <ferror@plt+0x17cc>
  402dd8:	ldp	x19, x20, [sp, #16]
  402ddc:	ldp	x21, x22, [sp, #32]
  402de0:	ldp	x29, x30, [sp], #64
  402de4:	ret
  402de8:	ldr	w0, [x22, #432]
  402dec:	cmp	w1, #0x22
  402df0:	b.ne	402d8c <ferror@plt+0x17cc>  // b.any
  402df4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402df8:	mov	x3, x19
  402dfc:	mov	x2, x21
  402e00:	add	x1, x1, #0x710
  402e04:	bl	401590 <err@plt>
  402e08:	stp	x29, x30, [sp, #-64]!
  402e0c:	mov	x29, sp
  402e10:	stp	x19, x20, [sp, #16]
  402e14:	mov	x19, x0
  402e18:	stp	x21, x22, [sp, #32]
  402e1c:	mov	x21, x1
  402e20:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402e24:	str	xzr, [sp, #56]
  402e28:	bl	401570 <__errno_location@plt>
  402e2c:	str	wzr, [x0]
  402e30:	cbz	x19, 402e44 <ferror@plt+0x1884>
  402e34:	mov	x20, x0
  402e38:	ldrsb	w0, [x19]
  402e3c:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402e40:	cbnz	w0, 402e5c <ferror@plt+0x189c>
  402e44:	ldr	w0, [x22, #432]
  402e48:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402e4c:	mov	x3, x19
  402e50:	mov	x2, x21
  402e54:	add	x1, x1, #0x710
  402e58:	bl	401540 <errx@plt>
  402e5c:	mov	x0, x19
  402e60:	add	x1, sp, #0x38
  402e64:	bl	401300 <strtod@plt>
  402e68:	ldr	w0, [x20]
  402e6c:	cbnz	w0, 402e98 <ferror@plt+0x18d8>
  402e70:	ldr	x0, [sp, #56]
  402e74:	cmp	x0, x19
  402e78:	b.eq	402e44 <ferror@plt+0x1884>  // b.none
  402e7c:	cbz	x0, 402e88 <ferror@plt+0x18c8>
  402e80:	ldrsb	w0, [x0]
  402e84:	cbnz	w0, 402e44 <ferror@plt+0x1884>
  402e88:	ldp	x19, x20, [sp, #16]
  402e8c:	ldp	x21, x22, [sp, #32]
  402e90:	ldp	x29, x30, [sp], #64
  402e94:	ret
  402e98:	cmp	w0, #0x22
  402e9c:	ldr	w0, [x22, #432]
  402ea0:	b.ne	402e44 <ferror@plt+0x1884>  // b.any
  402ea4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402ea8:	mov	x3, x19
  402eac:	mov	x2, x21
  402eb0:	add	x1, x1, #0x710
  402eb4:	bl	401590 <err@plt>
  402eb8:	stp	x29, x30, [sp, #-64]!
  402ebc:	mov	x29, sp
  402ec0:	stp	x19, x20, [sp, #16]
  402ec4:	mov	x19, x0
  402ec8:	stp	x21, x22, [sp, #32]
  402ecc:	mov	x21, x1
  402ed0:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402ed4:	str	xzr, [sp, #56]
  402ed8:	bl	401570 <__errno_location@plt>
  402edc:	str	wzr, [x0]
  402ee0:	cbz	x19, 402ef4 <ferror@plt+0x1934>
  402ee4:	mov	x20, x0
  402ee8:	ldrsb	w0, [x19]
  402eec:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402ef0:	cbnz	w0, 402f0c <ferror@plt+0x194c>
  402ef4:	ldr	w0, [x22, #432]
  402ef8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402efc:	mov	x3, x19
  402f00:	mov	x2, x21
  402f04:	add	x1, x1, #0x710
  402f08:	bl	401540 <errx@plt>
  402f0c:	add	x1, sp, #0x38
  402f10:	mov	x0, x19
  402f14:	mov	w2, #0xa                   	// #10
  402f18:	bl	4014a0 <strtol@plt>
  402f1c:	ldr	w1, [x20]
  402f20:	cbnz	w1, 402f4c <ferror@plt+0x198c>
  402f24:	ldr	x1, [sp, #56]
  402f28:	cmp	x1, x19
  402f2c:	b.eq	402ef4 <ferror@plt+0x1934>  // b.none
  402f30:	cbz	x1, 402f3c <ferror@plt+0x197c>
  402f34:	ldrsb	w1, [x1]
  402f38:	cbnz	w1, 402ef4 <ferror@plt+0x1934>
  402f3c:	ldp	x19, x20, [sp, #16]
  402f40:	ldp	x21, x22, [sp, #32]
  402f44:	ldp	x29, x30, [sp], #64
  402f48:	ret
  402f4c:	ldr	w0, [x22, #432]
  402f50:	cmp	w1, #0x22
  402f54:	b.ne	402ef4 <ferror@plt+0x1934>  // b.any
  402f58:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402f5c:	mov	x3, x19
  402f60:	mov	x2, x21
  402f64:	add	x1, x1, #0x710
  402f68:	bl	401590 <err@plt>
  402f6c:	nop
  402f70:	stp	x29, x30, [sp, #-64]!
  402f74:	mov	x29, sp
  402f78:	stp	x19, x20, [sp, #16]
  402f7c:	mov	x19, x0
  402f80:	stp	x21, x22, [sp, #32]
  402f84:	mov	x21, x1
  402f88:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402f8c:	str	xzr, [sp, #56]
  402f90:	bl	401570 <__errno_location@plt>
  402f94:	str	wzr, [x0]
  402f98:	cbz	x19, 402fac <ferror@plt+0x19ec>
  402f9c:	mov	x20, x0
  402fa0:	ldrsb	w0, [x19]
  402fa4:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402fa8:	cbnz	w0, 402fc4 <ferror@plt+0x1a04>
  402fac:	ldr	w0, [x22, #432]
  402fb0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402fb4:	mov	x3, x19
  402fb8:	mov	x2, x21
  402fbc:	add	x1, x1, #0x710
  402fc0:	bl	401540 <errx@plt>
  402fc4:	add	x1, sp, #0x38
  402fc8:	mov	x0, x19
  402fcc:	mov	w2, #0xa                   	// #10
  402fd0:	bl	4012b0 <strtoul@plt>
  402fd4:	ldr	w1, [x20]
  402fd8:	cbnz	w1, 403004 <ferror@plt+0x1a44>
  402fdc:	ldr	x1, [sp, #56]
  402fe0:	cmp	x1, x19
  402fe4:	b.eq	402fac <ferror@plt+0x19ec>  // b.none
  402fe8:	cbz	x1, 402ff4 <ferror@plt+0x1a34>
  402fec:	ldrsb	w1, [x1]
  402ff0:	cbnz	w1, 402fac <ferror@plt+0x19ec>
  402ff4:	ldp	x19, x20, [sp, #16]
  402ff8:	ldp	x21, x22, [sp, #32]
  402ffc:	ldp	x29, x30, [sp], #64
  403000:	ret
  403004:	ldr	w0, [x22, #432]
  403008:	cmp	w1, #0x22
  40300c:	b.ne	402fac <ferror@plt+0x19ec>  // b.any
  403010:	adrp	x1, 404000 <ferror@plt+0x2a40>
  403014:	mov	x3, x19
  403018:	mov	x2, x21
  40301c:	add	x1, x1, #0x710
  403020:	bl	401590 <err@plt>
  403024:	nop
  403028:	stp	x29, x30, [sp, #-48]!
  40302c:	mov	x29, sp
  403030:	stp	x19, x20, [sp, #16]
  403034:	mov	x19, x1
  403038:	mov	x20, x0
  40303c:	add	x1, sp, #0x28
  403040:	bl	402528 <ferror@plt+0xf68>
  403044:	cbz	w0, 40307c <ferror@plt+0x1abc>
  403048:	bl	401570 <__errno_location@plt>
  40304c:	ldr	w1, [x0]
  403050:	adrp	x2, 416000 <ferror@plt+0x14a40>
  403054:	mov	x3, x20
  403058:	ldr	w0, [x2, #432]
  40305c:	mov	x2, x19
  403060:	cbz	w1, 403070 <ferror@plt+0x1ab0>
  403064:	adrp	x1, 404000 <ferror@plt+0x2a40>
  403068:	add	x1, x1, #0x710
  40306c:	bl	401590 <err@plt>
  403070:	adrp	x1, 404000 <ferror@plt+0x2a40>
  403074:	add	x1, x1, #0x710
  403078:	bl	401540 <errx@plt>
  40307c:	ldp	x19, x20, [sp, #16]
  403080:	ldr	x0, [sp, #40]
  403084:	ldp	x29, x30, [sp], #48
  403088:	ret
  40308c:	nop
  403090:	stp	x29, x30, [sp, #-32]!
  403094:	mov	x29, sp
  403098:	str	x19, [sp, #16]
  40309c:	mov	x19, x1
  4030a0:	mov	x1, x2
  4030a4:	bl	402e08 <ferror@plt+0x1848>
  4030a8:	fcvtzs	d2, d0
  4030ac:	mov	x0, #0x848000000000        	// #145685290680320
  4030b0:	movk	x0, #0x412e, lsl #48
  4030b4:	fmov	d1, x0
  4030b8:	scvtf	d3, d2
  4030bc:	fsub	d0, d0, d3
  4030c0:	fmul	d0, d0, d1
  4030c4:	fcvtzs	d0, d0
  4030c8:	stp	d2, d0, [x19]
  4030cc:	ldr	x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	mov	w2, w0
  4030dc:	mov	x0, x1
  4030e0:	and	w1, w2, #0xf000
  4030e4:	add	x14, x0, #0x1
  4030e8:	cmp	w1, #0x4, lsl #12
  4030ec:	add	x13, x0, #0x2
  4030f0:	add	x12, x0, #0x3
  4030f4:	add	x11, x0, #0x4
  4030f8:	add	x10, x0, #0x5
  4030fc:	add	x9, x0, #0x6
  403100:	add	x8, x0, #0x7
  403104:	add	x7, x0, #0x8
  403108:	add	x6, x0, #0x9
  40310c:	b.eq	403278 <ferror@plt+0x1cb8>  // b.none
  403110:	cmp	w1, #0xa, lsl #12
  403114:	b.eq	40316c <ferror@plt+0x1bac>  // b.none
  403118:	cmp	w1, #0x2, lsl #12
  40311c:	b.eq	403298 <ferror@plt+0x1cd8>  // b.none
  403120:	cmp	w1, #0x6, lsl #12
  403124:	b.eq	403288 <ferror@plt+0x1cc8>  // b.none
  403128:	cmp	w1, #0xc, lsl #12
  40312c:	b.eq	4032a8 <ferror@plt+0x1ce8>  // b.none
  403130:	cmp	w1, #0x1, lsl #12
  403134:	b.eq	4032b8 <ferror@plt+0x1cf8>  // b.none
  403138:	cmp	w1, #0x8, lsl #12
  40313c:	b.eq	4032c8 <ferror@plt+0x1d08>  // b.none
  403140:	mov	x4, x6
  403144:	mov	x6, x7
  403148:	mov	x7, x8
  40314c:	mov	x8, x9
  403150:	mov	x9, x10
  403154:	mov	x10, x11
  403158:	mov	x11, x12
  40315c:	mov	x12, x13
  403160:	mov	x13, x14
  403164:	mov	x14, x0
  403168:	b	403178 <ferror@plt+0x1bb8>
  40316c:	mov	x4, x0
  403170:	mov	w1, #0x6c                  	// #108
  403174:	strb	w1, [x4], #10
  403178:	tst	x2, #0x100
  40317c:	mov	w5, #0x2d                  	// #45
  403180:	mov	w3, #0x72                  	// #114
  403184:	csel	w3, w3, w5, ne  // ne = any
  403188:	tst	x2, #0x80
  40318c:	strb	w3, [x14]
  403190:	mov	w3, #0x77                  	// #119
  403194:	csel	w3, w3, w5, ne  // ne = any
  403198:	strb	w3, [x13]
  40319c:	and	w1, w2, #0x40
  4031a0:	tbz	w2, #11, 403240 <ferror@plt+0x1c80>
  4031a4:	cmp	w1, #0x0
  4031a8:	mov	w3, #0x53                  	// #83
  4031ac:	mov	w1, #0x73                  	// #115
  4031b0:	csel	w1, w1, w3, ne  // ne = any
  4031b4:	tst	x2, #0x20
  4031b8:	strb	w1, [x12]
  4031bc:	mov	w5, #0x2d                  	// #45
  4031c0:	mov	w3, #0x72                  	// #114
  4031c4:	csel	w3, w3, w5, ne  // ne = any
  4031c8:	tst	x2, #0x10
  4031cc:	strb	w3, [x11]
  4031d0:	mov	w3, #0x77                  	// #119
  4031d4:	csel	w3, w3, w5, ne  // ne = any
  4031d8:	strb	w3, [x10]
  4031dc:	and	w1, w2, #0x8
  4031e0:	tbz	w2, #10, 403268 <ferror@plt+0x1ca8>
  4031e4:	cmp	w1, #0x0
  4031e8:	mov	w3, #0x53                  	// #83
  4031ec:	mov	w1, #0x73                  	// #115
  4031f0:	csel	w1, w1, w3, ne  // ne = any
  4031f4:	tst	x2, #0x4
  4031f8:	strb	w1, [x9]
  4031fc:	mov	w5, #0x2d                  	// #45
  403200:	mov	w3, #0x72                  	// #114
  403204:	csel	w3, w3, w5, ne  // ne = any
  403208:	tst	x2, #0x2
  40320c:	strb	w3, [x8]
  403210:	mov	w3, #0x77                  	// #119
  403214:	csel	w3, w3, w5, ne  // ne = any
  403218:	strb	w3, [x7]
  40321c:	and	w1, w2, #0x1
  403220:	tbz	w2, #9, 403250 <ferror@plt+0x1c90>
  403224:	cmp	w1, #0x0
  403228:	mov	w2, #0x54                  	// #84
  40322c:	mov	w1, #0x74                  	// #116
  403230:	csel	w1, w1, w2, ne  // ne = any
  403234:	strb	w1, [x6]
  403238:	strb	wzr, [x4]
  40323c:	ret
  403240:	cmp	w1, #0x0
  403244:	mov	w1, #0x78                  	// #120
  403248:	csel	w1, w1, w5, ne  // ne = any
  40324c:	b	4031b4 <ferror@plt+0x1bf4>
  403250:	cmp	w1, #0x0
  403254:	mov	w1, #0x78                  	// #120
  403258:	csel	w1, w1, w5, ne  // ne = any
  40325c:	strb	w1, [x6]
  403260:	strb	wzr, [x4]
  403264:	ret
  403268:	cmp	w1, #0x0
  40326c:	mov	w1, #0x78                  	// #120
  403270:	csel	w1, w1, w5, ne  // ne = any
  403274:	b	4031f4 <ferror@plt+0x1c34>
  403278:	mov	x4, x0
  40327c:	mov	w1, #0x64                  	// #100
  403280:	strb	w1, [x4], #10
  403284:	b	403178 <ferror@plt+0x1bb8>
  403288:	mov	x4, x0
  40328c:	mov	w1, #0x62                  	// #98
  403290:	strb	w1, [x4], #10
  403294:	b	403178 <ferror@plt+0x1bb8>
  403298:	mov	x4, x0
  40329c:	mov	w1, #0x63                  	// #99
  4032a0:	strb	w1, [x4], #10
  4032a4:	b	403178 <ferror@plt+0x1bb8>
  4032a8:	mov	x4, x0
  4032ac:	mov	w1, #0x73                  	// #115
  4032b0:	strb	w1, [x4], #10
  4032b4:	b	403178 <ferror@plt+0x1bb8>
  4032b8:	mov	x4, x0
  4032bc:	mov	w1, #0x70                  	// #112
  4032c0:	strb	w1, [x4], #10
  4032c4:	b	403178 <ferror@plt+0x1bb8>
  4032c8:	mov	x4, x0
  4032cc:	mov	w1, #0x2d                  	// #45
  4032d0:	strb	w1, [x4], #10
  4032d4:	b	403178 <ferror@plt+0x1bb8>
  4032d8:	stp	x29, x30, [sp, #-96]!
  4032dc:	mov	x29, sp
  4032e0:	stp	x19, x20, [sp, #16]
  4032e4:	add	x20, sp, #0x38
  4032e8:	mov	x4, x20
  4032ec:	stp	x21, x22, [sp, #32]
  4032f0:	tbz	w0, #1, 403300 <ferror@plt+0x1d40>
  4032f4:	add	x4, x20, #0x1
  4032f8:	mov	w2, #0x20                  	// #32
  4032fc:	strb	w2, [sp, #56]
  403300:	cmp	x1, #0x3ff
  403304:	b.ls	40344c <ferror@plt+0x1e8c>  // b.plast
  403308:	mov	x2, #0xfffff               	// #1048575
  40330c:	cmp	x1, x2
  403310:	b.ls	4034c8 <ferror@plt+0x1f08>  // b.plast
  403314:	mov	x2, #0x3fffffff            	// #1073741823
  403318:	cmp	x1, x2
  40331c:	b.ls	4034d4 <ferror@plt+0x1f14>  // b.plast
  403320:	mov	x2, #0xffffffffff          	// #1099511627775
  403324:	cmp	x1, x2
  403328:	b.ls	4034e0 <ferror@plt+0x1f20>  // b.plast
  40332c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403330:	cmp	x1, x2
  403334:	b.ls	4034ec <ferror@plt+0x1f2c>  // b.plast
  403338:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40333c:	cmp	x1, x2
  403340:	b.ls	4034f8 <ferror@plt+0x1f38>  // b.plast
  403344:	mov	w3, #0x3c                  	// #60
  403348:	mov	w6, #0x46                  	// #70
  40334c:	mov	w7, #0xcccd                	// #52429
  403350:	adrp	x8, 404000 <ferror@plt+0x2a40>
  403354:	movk	w7, #0xcccc, lsl #16
  403358:	add	x8, x8, #0x748
  40335c:	mov	x2, #0xffffffffffffffff    	// #-1
  403360:	lsr	x22, x1, x3
  403364:	umull	x7, w3, w7
  403368:	lsl	x2, x2, x3
  40336c:	bic	x2, x1, x2
  403370:	and	w5, w0, #0x1
  403374:	mov	w3, w22
  403378:	lsr	x7, x7, #35
  40337c:	ldrsb	w1, [x8, w7, sxtw]
  403380:	strb	w1, [x4]
  403384:	cmp	w1, #0x42
  403388:	add	x1, x4, #0x1
  40338c:	csel	w5, w5, wzr, ne  // ne = any
  403390:	cbz	w5, 4033a0 <ferror@plt+0x1de0>
  403394:	add	x1, x4, #0x3
  403398:	mov	w5, #0x4269                	// #17001
  40339c:	sturh	w5, [x4, #1]
  4033a0:	strb	wzr, [x1]
  4033a4:	cbz	x2, 403458 <ferror@plt+0x1e98>
  4033a8:	sub	w6, w6, #0x14
  4033ac:	lsr	x2, x2, x6
  4033b0:	tbz	w0, #2, 40348c <ferror@plt+0x1ecc>
  4033b4:	add	x2, x2, #0x5
  4033b8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4033bc:	movk	x0, #0xcccd
  4033c0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4033c4:	movk	x4, #0x1999, lsl #48
  4033c8:	umulh	x19, x2, x0
  4033cc:	lsr	x19, x19, #3
  4033d0:	mul	x1, x19, x0
  4033d4:	umulh	x0, x19, x0
  4033d8:	ror	x1, x1, #1
  4033dc:	lsr	x0, x0, #3
  4033e0:	cmp	x1, x4
  4033e4:	csel	x19, x19, x0, hi  // hi = pmore
  4033e8:	cbz	x19, 403458 <ferror@plt+0x1e98>
  4033ec:	bl	401360 <localeconv@plt>
  4033f0:	cbz	x0, 4034bc <ferror@plt+0x1efc>
  4033f4:	ldr	x4, [x0]
  4033f8:	cbz	x4, 4034bc <ferror@plt+0x1efc>
  4033fc:	ldrsb	w1, [x4]
  403400:	adrp	x0, 404000 <ferror@plt+0x2a40>
  403404:	add	x0, x0, #0x740
  403408:	cmp	w1, #0x0
  40340c:	csel	x4, x0, x4, eq  // eq = none
  403410:	mov	x6, x20
  403414:	mov	x5, x19
  403418:	mov	w3, w22
  40341c:	adrp	x2, 404000 <ferror@plt+0x2a40>
  403420:	add	x2, x2, #0x750
  403424:	add	x21, sp, #0x40
  403428:	mov	x1, #0x20                  	// #32
  40342c:	mov	x0, x21
  403430:	bl	401350 <snprintf@plt>
  403434:	mov	x0, x21
  403438:	bl	401410 <strdup@plt>
  40343c:	ldp	x19, x20, [sp, #16]
  403440:	ldp	x21, x22, [sp, #32]
  403444:	ldp	x29, x30, [sp], #96
  403448:	ret
  40344c:	mov	w3, w1
  403450:	mov	w0, #0x42                  	// #66
  403454:	strh	w0, [x4]
  403458:	mov	x4, x20
  40345c:	adrp	x2, 404000 <ferror@plt+0x2a40>
  403460:	add	x2, x2, #0x760
  403464:	add	x21, sp, #0x40
  403468:	mov	x1, #0x20                  	// #32
  40346c:	mov	x0, x21
  403470:	bl	401350 <snprintf@plt>
  403474:	mov	x0, x21
  403478:	bl	401410 <strdup@plt>
  40347c:	ldp	x19, x20, [sp, #16]
  403480:	ldp	x21, x22, [sp, #32]
  403484:	ldp	x29, x30, [sp], #96
  403488:	ret
  40348c:	add	x2, x2, #0x32
  403490:	mov	x5, #0xf5c3                	// #62915
  403494:	movk	x5, #0x5c28, lsl #16
  403498:	lsr	x19, x2, #2
  40349c:	movk	x5, #0xc28f, lsl #32
  4034a0:	movk	x5, #0x28f5, lsl #48
  4034a4:	umulh	x19, x19, x5
  4034a8:	lsr	x19, x19, #2
  4034ac:	cmp	x19, #0xa
  4034b0:	b.ne	4033e8 <ferror@plt+0x1e28>  // b.any
  4034b4:	add	w3, w22, #0x1
  4034b8:	b	403458 <ferror@plt+0x1e98>
  4034bc:	adrp	x4, 404000 <ferror@plt+0x2a40>
  4034c0:	add	x4, x4, #0x740
  4034c4:	b	403410 <ferror@plt+0x1e50>
  4034c8:	mov	w6, #0x14                  	// #20
  4034cc:	sub	w3, w6, #0xa
  4034d0:	b	40334c <ferror@plt+0x1d8c>
  4034d4:	mov	w6, #0x1e                  	// #30
  4034d8:	sub	w3, w6, #0xa
  4034dc:	b	40334c <ferror@plt+0x1d8c>
  4034e0:	mov	w6, #0x28                  	// #40
  4034e4:	sub	w3, w6, #0xa
  4034e8:	b	40334c <ferror@plt+0x1d8c>
  4034ec:	mov	w6, #0x32                  	// #50
  4034f0:	sub	w3, w6, #0xa
  4034f4:	b	40334c <ferror@plt+0x1d8c>
  4034f8:	mov	w6, #0x3c                  	// #60
  4034fc:	sub	w3, w6, #0xa
  403500:	b	40334c <ferror@plt+0x1d8c>
  403504:	nop
  403508:	cbz	x0, 403604 <ferror@plt+0x2044>
  40350c:	stp	x29, x30, [sp, #-64]!
  403510:	mov	x29, sp
  403514:	stp	x19, x20, [sp, #16]
  403518:	mov	x20, x0
  40351c:	ldrsb	w4, [x0]
  403520:	cbz	w4, 4035f4 <ferror@plt+0x2034>
  403524:	cmp	x1, #0x0
  403528:	stp	x21, x22, [sp, #32]
  40352c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403530:	stp	x23, x24, [sp, #48]
  403534:	mov	x21, x2
  403538:	mov	x23, x1
  40353c:	mov	x22, x3
  403540:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403544:	b.eq	4035ec <ferror@plt+0x202c>  // b.none
  403548:	mov	x19, #0x0                   	// #0
  40354c:	nop
  403550:	cmp	w4, #0x2c
  403554:	ldrsb	w4, [x20, #1]
  403558:	b.eq	403584 <ferror@plt+0x1fc4>  // b.none
  40355c:	cbz	w4, 40358c <ferror@plt+0x1fcc>
  403560:	add	x20, x20, #0x1
  403564:	cmp	x21, x19
  403568:	b.hi	403550 <ferror@plt+0x1f90>  // b.pmore
  40356c:	mov	w0, #0xfffffffe            	// #-2
  403570:	ldp	x19, x20, [sp, #16]
  403574:	ldp	x21, x22, [sp, #32]
  403578:	ldp	x23, x24, [sp, #48]
  40357c:	ldp	x29, x30, [sp], #64
  403580:	ret
  403584:	mov	x24, x20
  403588:	cbnz	w4, 403590 <ferror@plt+0x1fd0>
  40358c:	add	x24, x20, #0x1
  403590:	cmp	x0, x24
  403594:	b.cs	4035ec <ferror@plt+0x202c>  // b.hs, b.nlast
  403598:	sub	x1, x24, x0
  40359c:	blr	x22
  4035a0:	cmn	w0, #0x1
  4035a4:	b.eq	4035ec <ferror@plt+0x202c>  // b.none
  4035a8:	str	w0, [x23, x19, lsl #2]
  4035ac:	add	x19, x19, #0x1
  4035b0:	ldrsb	w0, [x24]
  4035b4:	cbz	w0, 4035d4 <ferror@plt+0x2014>
  4035b8:	mov	x0, x20
  4035bc:	ldrsb	w4, [x0, #1]!
  4035c0:	cbz	w4, 4035d4 <ferror@plt+0x2014>
  4035c4:	cmp	x21, x19
  4035c8:	b.ls	40356c <ferror@plt+0x1fac>  // b.plast
  4035cc:	mov	x20, x0
  4035d0:	b	403550 <ferror@plt+0x1f90>
  4035d4:	mov	w0, w19
  4035d8:	ldp	x19, x20, [sp, #16]
  4035dc:	ldp	x21, x22, [sp, #32]
  4035e0:	ldp	x23, x24, [sp, #48]
  4035e4:	ldp	x29, x30, [sp], #64
  4035e8:	ret
  4035ec:	ldp	x21, x22, [sp, #32]
  4035f0:	ldp	x23, x24, [sp, #48]
  4035f4:	mov	w0, #0xffffffff            	// #-1
  4035f8:	ldp	x19, x20, [sp, #16]
  4035fc:	ldp	x29, x30, [sp], #64
  403600:	ret
  403604:	mov	w0, #0xffffffff            	// #-1
  403608:	ret
  40360c:	nop
  403610:	cbz	x0, 40368c <ferror@plt+0x20cc>
  403614:	stp	x29, x30, [sp, #-32]!
  403618:	mov	x29, sp
  40361c:	str	x19, [sp, #16]
  403620:	mov	x19, x3
  403624:	mov	x3, x4
  403628:	cmp	x19, #0x0
  40362c:	ldrsb	w4, [x0]
  403630:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403634:	b.eq	403684 <ferror@plt+0x20c4>  // b.none
  403638:	ldr	x5, [x19]
  40363c:	cmp	x5, x2
  403640:	b.hi	403684 <ferror@plt+0x20c4>  // b.pmore
  403644:	cmp	w4, #0x2b
  403648:	b.eq	403674 <ferror@plt+0x20b4>  // b.none
  40364c:	str	xzr, [x19]
  403650:	bl	403508 <ferror@plt+0x1f48>
  403654:	cmp	w0, #0x0
  403658:	b.le	403668 <ferror@plt+0x20a8>
  40365c:	ldr	x1, [x19]
  403660:	add	x1, x1, w0, sxtw
  403664:	str	x1, [x19]
  403668:	ldr	x19, [sp, #16]
  40366c:	ldp	x29, x30, [sp], #32
  403670:	ret
  403674:	add	x0, x0, #0x1
  403678:	add	x1, x1, x5, lsl #2
  40367c:	sub	x2, x2, x5
  403680:	b	403650 <ferror@plt+0x2090>
  403684:	mov	w0, #0xffffffff            	// #-1
  403688:	b	403668 <ferror@plt+0x20a8>
  40368c:	mov	w0, #0xffffffff            	// #-1
  403690:	ret
  403694:	nop
  403698:	cmp	x2, #0x0
  40369c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4036a0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4036a4:	b.eq	403780 <ferror@plt+0x21c0>  // b.none
  4036a8:	stp	x29, x30, [sp, #-64]!
  4036ac:	mov	x29, sp
  4036b0:	stp	x19, x20, [sp, #16]
  4036b4:	mov	x20, x2
  4036b8:	mov	x19, x0
  4036bc:	stp	x21, x22, [sp, #32]
  4036c0:	mov	w21, #0x1                   	// #1
  4036c4:	str	x23, [sp, #48]
  4036c8:	mov	x23, x1
  4036cc:	ldrsb	w3, [x0]
  4036d0:	cbz	w3, 403768 <ferror@plt+0x21a8>
  4036d4:	nop
  4036d8:	cmp	w3, #0x2c
  4036dc:	ldrsb	w3, [x19, #1]
  4036e0:	b.eq	4036f8 <ferror@plt+0x2138>  // b.none
  4036e4:	cbz	w3, 403744 <ferror@plt+0x2184>
  4036e8:	add	x19, x19, #0x1
  4036ec:	cmp	w3, #0x2c
  4036f0:	ldrsb	w3, [x19, #1]
  4036f4:	b.ne	4036e4 <ferror@plt+0x2124>  // b.any
  4036f8:	mov	x22, x19
  4036fc:	cbz	w3, 403744 <ferror@plt+0x2184>
  403700:	cmp	x0, x22
  403704:	b.cs	403750 <ferror@plt+0x2190>  // b.hs, b.nlast
  403708:	sub	x1, x22, x0
  40370c:	blr	x20
  403710:	tbnz	w0, #31, 403754 <ferror@plt+0x2194>
  403714:	asr	w2, w0, #3
  403718:	and	w0, w0, #0x7
  40371c:	lsl	w0, w21, w0
  403720:	ldrb	w1, [x23, w2, sxtw]
  403724:	orr	w0, w0, w1
  403728:	strb	w0, [x23, w2, sxtw]
  40372c:	ldrsb	w0, [x22]
  403730:	cbz	w0, 403768 <ferror@plt+0x21a8>
  403734:	ldrsb	w3, [x19, #1]!
  403738:	cbz	w3, 403768 <ferror@plt+0x21a8>
  40373c:	mov	x0, x19
  403740:	b	4036d8 <ferror@plt+0x2118>
  403744:	add	x22, x19, #0x1
  403748:	cmp	x0, x22
  40374c:	b.cc	403708 <ferror@plt+0x2148>  // b.lo, b.ul, b.last
  403750:	mov	w0, #0xffffffff            	// #-1
  403754:	ldp	x19, x20, [sp, #16]
  403758:	ldp	x21, x22, [sp, #32]
  40375c:	ldr	x23, [sp, #48]
  403760:	ldp	x29, x30, [sp], #64
  403764:	ret
  403768:	mov	w0, #0x0                   	// #0
  40376c:	ldp	x19, x20, [sp, #16]
  403770:	ldp	x21, x22, [sp, #32]
  403774:	ldr	x23, [sp, #48]
  403778:	ldp	x29, x30, [sp], #64
  40377c:	ret
  403780:	mov	w0, #0xffffffea            	// #-22
  403784:	ret
  403788:	cmp	x2, #0x0
  40378c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403790:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403794:	b.eq	403854 <ferror@plt+0x2294>  // b.none
  403798:	stp	x29, x30, [sp, #-48]!
  40379c:	mov	x29, sp
  4037a0:	stp	x19, x20, [sp, #16]
  4037a4:	mov	x19, x0
  4037a8:	stp	x21, x22, [sp, #32]
  4037ac:	mov	x21, x2
  4037b0:	mov	x22, x1
  4037b4:	ldrsb	w3, [x0]
  4037b8:	cbz	w3, 403840 <ferror@plt+0x2280>
  4037bc:	nop
  4037c0:	cmp	w3, #0x2c
  4037c4:	ldrsb	w3, [x19, #1]
  4037c8:	b.eq	4037e0 <ferror@plt+0x2220>  // b.none
  4037cc:	cbz	w3, 403820 <ferror@plt+0x2260>
  4037d0:	add	x19, x19, #0x1
  4037d4:	cmp	w3, #0x2c
  4037d8:	ldrsb	w3, [x19, #1]
  4037dc:	b.ne	4037cc <ferror@plt+0x220c>  // b.any
  4037e0:	mov	x20, x19
  4037e4:	cbz	w3, 403820 <ferror@plt+0x2260>
  4037e8:	cmp	x0, x20
  4037ec:	b.cs	40382c <ferror@plt+0x226c>  // b.hs, b.nlast
  4037f0:	sub	x1, x20, x0
  4037f4:	blr	x21
  4037f8:	tbnz	x0, #63, 403830 <ferror@plt+0x2270>
  4037fc:	ldr	x2, [x22]
  403800:	orr	x0, x2, x0
  403804:	str	x0, [x22]
  403808:	ldrsb	w0, [x20]
  40380c:	cbz	w0, 403840 <ferror@plt+0x2280>
  403810:	ldrsb	w3, [x19, #1]!
  403814:	cbz	w3, 403840 <ferror@plt+0x2280>
  403818:	mov	x0, x19
  40381c:	b	4037c0 <ferror@plt+0x2200>
  403820:	add	x20, x19, #0x1
  403824:	cmp	x0, x20
  403828:	b.cc	4037f0 <ferror@plt+0x2230>  // b.lo, b.ul, b.last
  40382c:	mov	w0, #0xffffffff            	// #-1
  403830:	ldp	x19, x20, [sp, #16]
  403834:	ldp	x21, x22, [sp, #32]
  403838:	ldp	x29, x30, [sp], #48
  40383c:	ret
  403840:	mov	w0, #0x0                   	// #0
  403844:	ldp	x19, x20, [sp, #16]
  403848:	ldp	x21, x22, [sp, #32]
  40384c:	ldp	x29, x30, [sp], #48
  403850:	ret
  403854:	mov	w0, #0xffffffea            	// #-22
  403858:	ret
  40385c:	nop
  403860:	stp	x29, x30, [sp, #-80]!
  403864:	mov	x29, sp
  403868:	str	xzr, [sp, #72]
  40386c:	cbz	x0, 403900 <ferror@plt+0x2340>
  403870:	stp	x19, x20, [sp, #16]
  403874:	mov	x19, x0
  403878:	mov	x20, x2
  40387c:	stp	x21, x22, [sp, #32]
  403880:	mov	w21, w3
  403884:	stp	x23, x24, [sp, #48]
  403888:	mov	x23, x1
  40388c:	str	w3, [x1]
  403890:	str	w3, [x2]
  403894:	bl	401570 <__errno_location@plt>
  403898:	str	wzr, [x0]
  40389c:	mov	x22, x0
  4038a0:	ldrsb	w0, [x19]
  4038a4:	cmp	w0, #0x3a
  4038a8:	b.eq	40390c <ferror@plt+0x234c>  // b.none
  4038ac:	add	x24, sp, #0x48
  4038b0:	mov	x0, x19
  4038b4:	mov	x1, x24
  4038b8:	mov	w2, #0xa                   	// #10
  4038bc:	bl	4014a0 <strtol@plt>
  4038c0:	str	w0, [x23]
  4038c4:	str	w0, [x20]
  4038c8:	ldr	w0, [x22]
  4038cc:	cbnz	w0, 403944 <ferror@plt+0x2384>
  4038d0:	ldr	x2, [sp, #72]
  4038d4:	cmp	x2, #0x0
  4038d8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4038dc:	b.eq	403944 <ferror@plt+0x2384>  // b.none
  4038e0:	ldrsb	w3, [x2]
  4038e4:	cmp	w3, #0x3a
  4038e8:	b.eq	403958 <ferror@plt+0x2398>  // b.none
  4038ec:	cmp	w3, #0x2d
  4038f0:	b.eq	403974 <ferror@plt+0x23b4>  // b.none
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldp	x21, x22, [sp, #32]
  4038fc:	ldp	x23, x24, [sp, #48]
  403900:	mov	w0, #0x0                   	// #0
  403904:	ldp	x29, x30, [sp], #80
  403908:	ret
  40390c:	add	x19, x19, #0x1
  403910:	add	x1, sp, #0x48
  403914:	mov	x0, x19
  403918:	mov	w2, #0xa                   	// #10
  40391c:	bl	4014a0 <strtol@plt>
  403920:	str	w0, [x20]
  403924:	ldr	w0, [x22]
  403928:	cbnz	w0, 403944 <ferror@plt+0x2384>
  40392c:	ldr	x0, [sp, #72]
  403930:	cbz	x0, 403944 <ferror@plt+0x2384>
  403934:	ldrsb	w1, [x0]
  403938:	cmp	w1, #0x0
  40393c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403940:	b.ne	4038f4 <ferror@plt+0x2334>  // b.any
  403944:	mov	w0, #0xffffffff            	// #-1
  403948:	ldp	x19, x20, [sp, #16]
  40394c:	ldp	x21, x22, [sp, #32]
  403950:	ldp	x23, x24, [sp, #48]
  403954:	b	403904 <ferror@plt+0x2344>
  403958:	ldrsb	w1, [x2, #1]
  40395c:	cbnz	w1, 403974 <ferror@plt+0x23b4>
  403960:	ldp	x23, x24, [sp, #48]
  403964:	str	w21, [x20]
  403968:	ldp	x19, x20, [sp, #16]
  40396c:	ldp	x21, x22, [sp, #32]
  403970:	b	403904 <ferror@plt+0x2344>
  403974:	str	wzr, [x22]
  403978:	add	x19, x2, #0x1
  40397c:	mov	x1, x24
  403980:	mov	x0, x19
  403984:	mov	w2, #0xa                   	// #10
  403988:	str	xzr, [sp, #72]
  40398c:	bl	4014a0 <strtol@plt>
  403990:	str	w0, [x20]
  403994:	ldr	w0, [x22]
  403998:	cbz	w0, 40392c <ferror@plt+0x236c>
  40399c:	b	403944 <ferror@plt+0x2384>
  4039a0:	cmp	x1, #0x0
  4039a4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4039a8:	b.eq	403b34 <ferror@plt+0x2574>  // b.none
  4039ac:	stp	x29, x30, [sp, #-48]!
  4039b0:	mov	x29, sp
  4039b4:	stp	x19, x20, [sp, #16]
  4039b8:	mov	x19, x0
  4039bc:	mov	x20, x1
  4039c0:	stp	x21, x22, [sp, #32]
  4039c4:	ldrsb	w0, [x19]
  4039c8:	cmp	w0, #0x2f
  4039cc:	b.eq	4039d8 <ferror@plt+0x2418>  // b.none
  4039d0:	b	403a9c <ferror@plt+0x24dc>
  4039d4:	add	x19, x19, #0x1
  4039d8:	ldrsb	w0, [x19, #1]
  4039dc:	cmp	w0, #0x2f
  4039e0:	b.eq	4039d4 <ferror@plt+0x2414>  // b.none
  4039e4:	ldrsb	w0, [x19, #1]
  4039e8:	mov	x21, #0x1                   	// #1
  4039ec:	cmp	w0, #0x2f
  4039f0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4039f4:	b.eq	403a0c <ferror@plt+0x244c>  // b.none
  4039f8:	add	x21, x21, #0x1
  4039fc:	ldrsb	w0, [x19, x21]
  403a00:	cmp	w0, #0x2f
  403a04:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403a08:	b.ne	4039f8 <ferror@plt+0x2438>  // b.any
  403a0c:	ldrsb	w0, [x20]
  403a10:	cmp	w0, #0x2f
  403a14:	b.eq	403a20 <ferror@plt+0x2460>  // b.none
  403a18:	b	403ab8 <ferror@plt+0x24f8>
  403a1c:	add	x20, x20, #0x1
  403a20:	ldrsb	w0, [x20, #1]
  403a24:	cmp	w0, #0x2f
  403a28:	b.eq	403a1c <ferror@plt+0x245c>  // b.none
  403a2c:	ldrsb	w0, [x20, #1]
  403a30:	cmp	w0, #0x2f
  403a34:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403a38:	b.eq	403b28 <ferror@plt+0x2568>  // b.none
  403a3c:	mov	x22, #0x1                   	// #1
  403a40:	add	x22, x22, #0x1
  403a44:	ldrsb	w0, [x20, x22]
  403a48:	cmp	w0, #0x2f
  403a4c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403a50:	b.ne	403a40 <ferror@plt+0x2480>  // b.any
  403a54:	add	x0, x22, x21
  403a58:	cbz	x0, 403ad0 <ferror@plt+0x2510>
  403a5c:	cmp	x0, #0x1
  403a60:	b.eq	403ae4 <ferror@plt+0x2524>  // b.none
  403a64:	cmp	x20, #0x0
  403a68:	ccmp	x21, x22, #0x0, ne  // ne = any
  403a6c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403a70:	b.eq	403b14 <ferror@plt+0x2554>  // b.none
  403a74:	mov	x2, x21
  403a78:	mov	x1, x20
  403a7c:	mov	x0, x19
  403a80:	bl	4013b0 <strncmp@plt>
  403a84:	cbnz	w0, 403b14 <ferror@plt+0x2554>
  403a88:	add	x19, x19, x21
  403a8c:	add	x20, x20, x22
  403a90:	ldrsb	w0, [x19]
  403a94:	cmp	w0, #0x2f
  403a98:	b.eq	4039d8 <ferror@plt+0x2418>  // b.none
  403a9c:	cbnz	w0, 4039e4 <ferror@plt+0x2424>
  403aa0:	ldrsb	w0, [x20]
  403aa4:	mov	x21, #0x0                   	// #0
  403aa8:	mov	x19, #0x0                   	// #0
  403aac:	cmp	w0, #0x2f
  403ab0:	b.eq	403a20 <ferror@plt+0x2460>  // b.none
  403ab4:	nop
  403ab8:	cbnz	w0, 403a2c <ferror@plt+0x246c>
  403abc:	mov	x0, x21
  403ac0:	mov	x22, #0x0                   	// #0
  403ac4:	mov	x20, #0x0                   	// #0
  403ac8:	cbnz	x0, 403a5c <ferror@plt+0x249c>
  403acc:	nop
  403ad0:	mov	w0, #0x1                   	// #1
  403ad4:	ldp	x19, x20, [sp, #16]
  403ad8:	ldp	x21, x22, [sp, #32]
  403adc:	ldp	x29, x30, [sp], #48
  403ae0:	ret
  403ae4:	cbz	x19, 403af4 <ferror@plt+0x2534>
  403ae8:	ldrsb	w1, [x19]
  403aec:	cmp	w1, #0x2f
  403af0:	b.eq	403ad4 <ferror@plt+0x2514>  // b.none
  403af4:	cbz	x20, 403b14 <ferror@plt+0x2554>
  403af8:	ldrsb	w0, [x20]
  403afc:	cmp	w0, #0x2f
  403b00:	b.eq	403ad0 <ferror@plt+0x2510>  // b.none
  403b04:	cmp	x20, #0x0
  403b08:	ccmp	x21, x22, #0x0, ne  // ne = any
  403b0c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403b10:	b.ne	403a74 <ferror@plt+0x24b4>  // b.any
  403b14:	mov	w0, #0x0                   	// #0
  403b18:	ldp	x19, x20, [sp, #16]
  403b1c:	ldp	x21, x22, [sp, #32]
  403b20:	ldp	x29, x30, [sp], #48
  403b24:	ret
  403b28:	add	x0, x21, #0x1
  403b2c:	mov	x22, #0x1                   	// #1
  403b30:	b	403a58 <ferror@plt+0x2498>
  403b34:	mov	w0, #0x0                   	// #0
  403b38:	ret
  403b3c:	nop
  403b40:	stp	x29, x30, [sp, #-64]!
  403b44:	mov	x29, sp
  403b48:	stp	x19, x20, [sp, #16]
  403b4c:	mov	x19, x1
  403b50:	orr	x1, x0, x1
  403b54:	cbz	x1, 403bd4 <ferror@plt+0x2614>
  403b58:	stp	x21, x22, [sp, #32]
  403b5c:	mov	x20, x0
  403b60:	mov	x21, x2
  403b64:	cbz	x0, 403be8 <ferror@plt+0x2628>
  403b68:	cbz	x19, 403c00 <ferror@plt+0x2640>
  403b6c:	stp	x23, x24, [sp, #48]
  403b70:	bl	4012c0 <strlen@plt>
  403b74:	mov	x23, x0
  403b78:	mvn	x0, x0
  403b7c:	mov	x22, #0x0                   	// #0
  403b80:	cmp	x21, x0
  403b84:	b.hi	403bbc <ferror@plt+0x25fc>  // b.pmore
  403b88:	add	x24, x21, x23
  403b8c:	add	x0, x24, #0x1
  403b90:	bl	401380 <malloc@plt>
  403b94:	mov	x22, x0
  403b98:	cbz	x0, 403bbc <ferror@plt+0x25fc>
  403b9c:	mov	x1, x20
  403ba0:	mov	x2, x23
  403ba4:	bl	401290 <memcpy@plt>
  403ba8:	mov	x2, x21
  403bac:	mov	x1, x19
  403bb0:	add	x0, x22, x23
  403bb4:	bl	401290 <memcpy@plt>
  403bb8:	strb	wzr, [x22, x24]
  403bbc:	mov	x0, x22
  403bc0:	ldp	x19, x20, [sp, #16]
  403bc4:	ldp	x21, x22, [sp, #32]
  403bc8:	ldp	x23, x24, [sp, #48]
  403bcc:	ldp	x29, x30, [sp], #64
  403bd0:	ret
  403bd4:	ldp	x19, x20, [sp, #16]
  403bd8:	adrp	x0, 404000 <ferror@plt+0x2a40>
  403bdc:	ldp	x29, x30, [sp], #64
  403be0:	add	x0, x0, #0x160
  403be4:	b	401410 <strdup@plt>
  403be8:	mov	x0, x19
  403bec:	mov	x1, x2
  403bf0:	ldp	x19, x20, [sp, #16]
  403bf4:	ldp	x21, x22, [sp, #32]
  403bf8:	ldp	x29, x30, [sp], #64
  403bfc:	b	4014d0 <strndup@plt>
  403c00:	ldp	x19, x20, [sp, #16]
  403c04:	ldp	x21, x22, [sp, #32]
  403c08:	ldp	x29, x30, [sp], #64
  403c0c:	b	401410 <strdup@plt>
  403c10:	stp	x29, x30, [sp, #-32]!
  403c14:	mov	x2, #0x0                   	// #0
  403c18:	mov	x29, sp
  403c1c:	stp	x19, x20, [sp, #16]
  403c20:	mov	x20, x0
  403c24:	mov	x19, x1
  403c28:	cbz	x1, 403c38 <ferror@plt+0x2678>
  403c2c:	mov	x0, x1
  403c30:	bl	4012c0 <strlen@plt>
  403c34:	mov	x2, x0
  403c38:	mov	x1, x19
  403c3c:	mov	x0, x20
  403c40:	ldp	x19, x20, [sp, #16]
  403c44:	ldp	x29, x30, [sp], #32
  403c48:	b	403b40 <ferror@plt+0x2580>
  403c4c:	nop
  403c50:	stp	x29, x30, [sp, #-288]!
  403c54:	mov	w9, #0xffffffd0            	// #-48
  403c58:	mov	w8, #0xffffff80            	// #-128
  403c5c:	mov	x29, sp
  403c60:	add	x10, sp, #0xf0
  403c64:	add	x11, sp, #0x120
  403c68:	stp	x11, x11, [sp, #80]
  403c6c:	str	x10, [sp, #96]
  403c70:	stp	w9, w8, [sp, #104]
  403c74:	ldp	x10, x11, [sp, #80]
  403c78:	str	x19, [sp, #16]
  403c7c:	ldp	x8, x9, [sp, #96]
  403c80:	mov	x19, x0
  403c84:	add	x0, sp, #0x48
  403c88:	stp	x10, x11, [sp, #32]
  403c8c:	stp	x8, x9, [sp, #48]
  403c90:	str	q0, [sp, #112]
  403c94:	str	q1, [sp, #128]
  403c98:	str	q2, [sp, #144]
  403c9c:	str	q3, [sp, #160]
  403ca0:	str	q4, [sp, #176]
  403ca4:	str	q5, [sp, #192]
  403ca8:	str	q6, [sp, #208]
  403cac:	str	q7, [sp, #224]
  403cb0:	stp	x2, x3, [sp, #240]
  403cb4:	add	x2, sp, #0x20
  403cb8:	stp	x4, x5, [sp, #256]
  403cbc:	stp	x6, x7, [sp, #272]
  403cc0:	bl	4014c0 <vasprintf@plt>
  403cc4:	tbnz	w0, #31, 403cf4 <ferror@plt+0x2734>
  403cc8:	ldr	x1, [sp, #72]
  403ccc:	sxtw	x2, w0
  403cd0:	mov	x0, x19
  403cd4:	bl	403b40 <ferror@plt+0x2580>
  403cd8:	mov	x19, x0
  403cdc:	ldr	x0, [sp, #72]
  403ce0:	bl	4014b0 <free@plt>
  403ce4:	mov	x0, x19
  403ce8:	ldr	x19, [sp, #16]
  403cec:	ldp	x29, x30, [sp], #288
  403cf0:	ret
  403cf4:	mov	x19, #0x0                   	// #0
  403cf8:	mov	x0, x19
  403cfc:	ldr	x19, [sp, #16]
  403d00:	ldp	x29, x30, [sp], #288
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-96]!
  403d0c:	mov	x29, sp
  403d10:	stp	x19, x20, [sp, #16]
  403d14:	ldr	x19, [x0]
  403d18:	stp	x21, x22, [sp, #32]
  403d1c:	stp	x23, x24, [sp, #48]
  403d20:	mov	x23, x0
  403d24:	ldrsb	w0, [x19]
  403d28:	cbz	w0, 403e80 <ferror@plt+0x28c0>
  403d2c:	mov	x24, x1
  403d30:	mov	x22, x2
  403d34:	mov	x1, x2
  403d38:	mov	x0, x19
  403d3c:	stp	x25, x26, [sp, #64]
  403d40:	mov	w25, w3
  403d44:	bl	4014e0 <strspn@plt>
  403d48:	ldrsb	w20, [x19, x0]
  403d4c:	add	x21, x19, x0
  403d50:	cbz	w20, 403e3c <ferror@plt+0x287c>
  403d54:	cbz	w25, 403e08 <ferror@plt+0x2848>
  403d58:	adrp	x0, 404000 <ferror@plt+0x2a40>
  403d5c:	mov	w1, w20
  403d60:	add	x0, x0, #0x768
  403d64:	bl	4014f0 <strchr@plt>
  403d68:	cbz	x0, 403e9c <ferror@plt+0x28dc>
  403d6c:	ldrsb	w1, [x21, #1]
  403d70:	add	x25, x21, #0x1
  403d74:	strb	w20, [sp, #88]
  403d78:	add	x26, sp, #0x58
  403d7c:	strb	wzr, [sp, #89]
  403d80:	mov	w19, #0x0                   	// #0
  403d84:	cbz	w1, 403f54 <ferror@plt+0x2994>
  403d88:	cmp	w1, #0x5c
  403d8c:	b.eq	403e60 <ferror@plt+0x28a0>  // b.none
  403d90:	mov	x0, x26
  403d94:	bl	4014f0 <strchr@plt>
  403d98:	cbnz	x0, 403f40 <ferror@plt+0x2980>
  403d9c:	add	w19, w19, #0x1
  403da0:	sxtw	x0, w19
  403da4:	ldrsb	w1, [x25, w19, sxtw]
  403da8:	cbnz	w1, 403d88 <ferror@plt+0x27c8>
  403dac:	add	x1, x0, #0x1
  403db0:	add	x1, x21, x1
  403db4:	str	x0, [x24]
  403db8:	ldrsb	w1, [x1]
  403dbc:	cmp	w1, #0x0
  403dc0:	ccmp	w20, w1, #0x0, ne  // ne = any
  403dc4:	b.ne	403e3c <ferror@plt+0x287c>  // b.any
  403dc8:	add	x0, x0, #0x2
  403dcc:	add	x19, x21, x0
  403dd0:	ldrsb	w1, [x21, x0]
  403dd4:	cbz	w1, 403de4 <ferror@plt+0x2824>
  403dd8:	mov	x0, x22
  403ddc:	bl	4014f0 <strchr@plt>
  403de0:	cbz	x0, 403e3c <ferror@plt+0x287c>
  403de4:	mov	x21, x25
  403de8:	ldp	x25, x26, [sp, #64]
  403dec:	str	x19, [x23]
  403df0:	mov	x0, x21
  403df4:	ldp	x19, x20, [sp, #16]
  403df8:	ldp	x21, x22, [sp, #32]
  403dfc:	ldp	x23, x24, [sp, #48]
  403e00:	ldp	x29, x30, [sp], #96
  403e04:	ret
  403e08:	mov	x1, x22
  403e0c:	mov	x0, x21
  403e10:	bl	401550 <strcspn@plt>
  403e14:	ldp	x25, x26, [sp, #64]
  403e18:	str	x0, [x24]
  403e1c:	add	x0, x21, x0
  403e20:	str	x0, [x23]
  403e24:	mov	x0, x21
  403e28:	ldp	x19, x20, [sp, #16]
  403e2c:	ldp	x21, x22, [sp, #32]
  403e30:	ldp	x23, x24, [sp, #48]
  403e34:	ldp	x29, x30, [sp], #96
  403e38:	ret
  403e3c:	ldp	x25, x26, [sp, #64]
  403e40:	str	x21, [x23]
  403e44:	mov	x21, #0x0                   	// #0
  403e48:	mov	x0, x21
  403e4c:	ldp	x19, x20, [sp, #16]
  403e50:	ldp	x21, x22, [sp, #32]
  403e54:	ldp	x23, x24, [sp, #48]
  403e58:	ldp	x29, x30, [sp], #96
  403e5c:	ret
  403e60:	add	w0, w19, #0x1
  403e64:	ldrsb	w0, [x25, w0, sxtw]
  403e68:	cbz	w0, 403f40 <ferror@plt+0x2980>
  403e6c:	add	w19, w19, #0x2
  403e70:	sxtw	x0, w19
  403e74:	ldrsb	w1, [x25, w19, sxtw]
  403e78:	cbnz	w1, 403d88 <ferror@plt+0x27c8>
  403e7c:	b	403dac <ferror@plt+0x27ec>
  403e80:	mov	x21, #0x0                   	// #0
  403e84:	mov	x0, x21
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x21, x22, [sp, #32]
  403e90:	ldp	x23, x24, [sp, #48]
  403e94:	ldp	x29, x30, [sp], #96
  403e98:	ret
  403e9c:	sub	x25, x21, #0x1
  403ea0:	mov	w0, #0x0                   	// #0
  403ea4:	add	w19, w0, #0x1
  403ea8:	cmp	w20, #0x5c
  403eac:	sxtw	x19, w19
  403eb0:	sub	w26, w19, #0x1
  403eb4:	b.eq	403ee8 <ferror@plt+0x2928>  // b.none
  403eb8:	mov	w1, w20
  403ebc:	mov	x0, x22
  403ec0:	bl	4014f0 <strchr@plt>
  403ec4:	add	x1, x19, #0x1
  403ec8:	cbnz	x0, 403f48 <ferror@plt+0x2988>
  403ecc:	ldrsb	w20, [x25, x1]
  403ed0:	add	x26, x21, x19
  403ed4:	cbz	w20, 403f08 <ferror@plt+0x2948>
  403ed8:	mov	x19, x1
  403edc:	cmp	w20, #0x5c
  403ee0:	sub	w26, w19, #0x1
  403ee4:	b.ne	403eb8 <ferror@plt+0x28f8>  // b.any
  403ee8:	ldrsb	w1, [x21, w19, sxtw]
  403eec:	cbz	w1, 403f48 <ferror@plt+0x2988>
  403ef0:	add	w0, w19, #0x1
  403ef4:	sxtw	x19, w0
  403ef8:	ldrsb	w20, [x21, w0, sxtw]
  403efc:	add	x26, x21, x19
  403f00:	cbnz	w20, 403ea4 <ferror@plt+0x28e4>
  403f04:	nop
  403f08:	str	x19, [x24]
  403f0c:	ldrsb	w1, [x26]
  403f10:	cbz	w1, 403f20 <ferror@plt+0x2960>
  403f14:	mov	x0, x22
  403f18:	bl	4014f0 <strchr@plt>
  403f1c:	cbz	x0, 403e3c <ferror@plt+0x287c>
  403f20:	str	x26, [x23]
  403f24:	mov	x0, x21
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	ldp	x23, x24, [sp, #48]
  403f34:	ldp	x25, x26, [sp, #64]
  403f38:	ldp	x29, x30, [sp], #96
  403f3c:	ret
  403f40:	sxtw	x0, w19
  403f44:	b	403dac <ferror@plt+0x27ec>
  403f48:	sxtw	x19, w26
  403f4c:	add	x26, x21, x19
  403f50:	b	403f08 <ferror@plt+0x2948>
  403f54:	mov	x1, x25
  403f58:	mov	x0, #0x0                   	// #0
  403f5c:	b	403db4 <ferror@plt+0x27f4>
  403f60:	stp	x29, x30, [sp, #-32]!
  403f64:	mov	x29, sp
  403f68:	str	x19, [sp, #16]
  403f6c:	mov	x19, x0
  403f70:	b	403f7c <ferror@plt+0x29bc>
  403f74:	cmp	w0, #0xa
  403f78:	b.eq	403f9c <ferror@plt+0x29dc>  // b.none
  403f7c:	mov	x0, x19
  403f80:	bl	4013e0 <fgetc@plt>
  403f84:	cmn	w0, #0x1
  403f88:	b.ne	403f74 <ferror@plt+0x29b4>  // b.any
  403f8c:	mov	w0, #0x1                   	// #1
  403f90:	ldr	x19, [sp, #16]
  403f94:	ldp	x29, x30, [sp], #32
  403f98:	ret
  403f9c:	mov	w0, #0x0                   	// #0
  403fa0:	ldr	x19, [sp, #16]
  403fa4:	ldp	x29, x30, [sp], #32
  403fa8:	ret
  403fac:	nop
  403fb0:	stp	x29, x30, [sp, #-64]!
  403fb4:	mov	x29, sp
  403fb8:	stp	x19, x20, [sp, #16]
  403fbc:	adrp	x20, 415000 <ferror@plt+0x13a40>
  403fc0:	add	x20, x20, #0xde0
  403fc4:	stp	x21, x22, [sp, #32]
  403fc8:	adrp	x21, 415000 <ferror@plt+0x13a40>
  403fcc:	add	x21, x21, #0xdd8
  403fd0:	sub	x20, x20, x21
  403fd4:	mov	w22, w0
  403fd8:	stp	x23, x24, [sp, #48]
  403fdc:	mov	x23, x1
  403fe0:	mov	x24, x2
  403fe4:	bl	401258 <memcpy@plt-0x38>
  403fe8:	cmp	xzr, x20, asr #3
  403fec:	b.eq	404018 <ferror@plt+0x2a58>  // b.none
  403ff0:	asr	x20, x20, #3
  403ff4:	mov	x19, #0x0                   	// #0
  403ff8:	ldr	x3, [x21, x19, lsl #3]
  403ffc:	mov	x2, x24
  404000:	add	x19, x19, #0x1
  404004:	mov	x1, x23
  404008:	mov	w0, w22
  40400c:	blr	x3
  404010:	cmp	x20, x19
  404014:	b.ne	403ff8 <ferror@plt+0x2a38>  // b.any
  404018:	ldp	x19, x20, [sp, #16]
  40401c:	ldp	x21, x22, [sp, #32]
  404020:	ldp	x23, x24, [sp, #48]
  404024:	ldp	x29, x30, [sp], #64
  404028:	ret
  40402c:	nop
  404030:	ret
  404034:	nop
  404038:	adrp	x2, 416000 <ferror@plt+0x14a40>
  40403c:	mov	x1, #0x0                   	// #0
  404040:	ldr	x2, [x2, #424]
  404044:	b	401320 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404048 <.fini>:
  404048:	stp	x29, x30, [sp, #-16]!
  40404c:	mov	x29, sp
  404050:	ldp	x29, x30, [sp], #16
  404054:	ret
