# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Muxpp_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Teresa/Documents/PLDS/Multiplexor para 2 buses de 4 bits/Muxpp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:11 on Mar 29,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Teresa/Documents/PLDS/Multiplexor para 2 buses de 4 bits/Muxpp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Muxpp
# -- Compiling architecture act of Muxpp
# End time: 15:54:12 on Mar 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim rtl_work.muxpp
# vsim rtl_work.muxpp 
# Start time: 15:54:22 on Mar 29,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.muxpp(act)
vsim rtl_work.muxpp
# End time: 15:54:34 on Mar 29,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim rtl_work.muxpp 
# Start time: 15:54:34 on Mar 29,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.muxpp(act)
add wave -position insertpoint  \
sim:/muxpp/A
add wave -position insertpoint  \
sim:/muxpp/B
add wave -position insertpoint  \
sim:/muxpp/P
add wave -position insertpoint  \
sim:/muxpp/S
force -freeze sim:/muxpp/A 0000 0
force -freeze sim:/muxpp/B 1111 0
force -freeze sim:/muxpp/S 0 0
run
force -freeze sim:/muxpp/S 1 0
run
run
force -freeze sim:/muxpp/S 0 0
run
# End time: 15:58:30 on Mar 29,2025, Elapsed time: 0:03:56
# Errors: 0, Warnings: 0
