{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:53:56 2010 " "Info: Processing started: Mon Aug 30 01:53:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seg1 -c seg1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg1 -c seg1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "third_over " "Info: Detected ripple clock \"third_over\" as buffer" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 28 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "third_over" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "first_over " "Info: Detected ripple clock \"first_over\" as buffer" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 26 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "first_over" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "second_over " "Info: Detected ripple clock \"second_over\" as buffer" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 27 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "second_over" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div_cnt\[24\] " "Info: Detected ripple clock \"div_cnt\[24\]\" as buffer" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_cnt\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register last_over register first_over 94.69 MHz 10.561 ns Internal " "Info: Clock \"clk\" has Internal fmax of 94.69 MHz between source register \"last_over\" and destination register \"first_over\" (period= 10.561 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.257 ns + Longest register register " "Info: + Longest register to register delay is 2.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns last_over 1 REG LCFF_X24_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'last_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.206 ns) 1.385 ns process_1~0 2 COMB LCCOMB_X24_Y5_N24 4 " "Info: 2: + IC(1.179 ns) + CELL(0.206 ns) = 1.385 ns; Loc. = LCCOMB_X24_Y5_N24; Fanout = 4; COMB Node = 'process_1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { last_over process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.460 ns) 2.257 ns first_over 3 REG LCFF_X24_Y5_N7 2 " "Info: 3: + IC(0.412 ns) + CELL(0.460 ns) = 2.257 ns; Loc. = LCFF_X24_Y5_N7; Fanout = 2; REG Node = 'first_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { process_1~0 first_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 29.51 % ) " "Info: Total cell delay = 0.666 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.591 ns ( 70.49 % ) " "Info: Total interconnect delay = 1.591 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { last_over process_1~0 first_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.257 ns" { last_over {} process_1~0 {} first_over {} } { 0.000ns 1.179ns 0.412ns } { 0.000ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.040 ns - Smallest " "Info: - Smallest clock skew is -8.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.714 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.970 ns) 3.818 ns div_cnt\[24\] 2 REG LCFF_X14_Y4_N23 3 " "Info: 2: + IC(1.708 ns) + CELL(0.970 ns) = 3.818 ns; Loc. = LCFF_X14_Y4_N23; Fanout = 3; REG Node = 'div_cnt\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk div_cnt[24] } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.666 ns) 6.714 ns first_over 3 REG LCFF_X24_Y5_N7 2 " "Info: 3: + IC(2.230 ns) + CELL(0.666 ns) = 6.714 ns; Loc. = LCFF_X24_Y5_N7; Fanout = 2; REG Node = 'first_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { div_cnt[24] first_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 41.35 % ) " "Info: Total cell delay = 2.776 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.938 ns ( 58.65 % ) " "Info: Total interconnect delay = 3.938 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { clk div_cnt[24] first_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} } { 0.000ns 0.000ns 1.708ns 2.230ns } { 0.000ns 1.140ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.754 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.970 ns) 3.818 ns div_cnt\[24\] 2 REG LCFF_X14_Y4_N23 3 " "Info: 2: + IC(1.708 ns) + CELL(0.970 ns) = 3.818 ns; Loc. = LCFF_X14_Y4_N23; Fanout = 3; REG Node = 'div_cnt\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk div_cnt[24] } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.970 ns) 7.018 ns first_over 3 REG LCFF_X24_Y5_N7 2 " "Info: 3: + IC(2.230 ns) + CELL(0.970 ns) = 7.018 ns; Loc. = LCFF_X24_Y5_N7; Fanout = 2; REG Node = 'first_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { div_cnt[24] first_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 9.420 ns second_over 4 REG LCFF_X18_Y5_N1 2 " "Info: 4: + IC(1.432 ns) + CELL(0.970 ns) = 9.420 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 2; REG Node = 'second_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { first_over second_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.970 ns) 11.436 ns third_over 5 REG LCFF_X15_Y6_N27 1 " "Info: 5: + IC(1.046 ns) + CELL(0.970 ns) = 11.436 ns; Loc. = LCFF_X15_Y6_N27; Fanout = 1; REG Node = 'third_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { second_over third_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 13.246 ns third_over~clkctrl 6 COMB CLKCTRL_G0 5 " "Info: 6: + IC(1.810 ns) + CELL(0.000 ns) = 13.246 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'third_over~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { third_over third_over~clkctrl } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 14.754 ns last_over 7 REG LCFF_X24_Y8_N1 2 " "Info: 7: + IC(0.842 ns) + CELL(0.666 ns) = 14.754 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'last_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { third_over~clkctrl last_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.686 ns ( 38.54 % ) " "Info: Total cell delay = 5.686 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.068 ns ( 61.46 % ) " "Info: Total interconnect delay = 9.068 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.754 ns" { clk div_cnt[24] first_over second_over third_over third_over~clkctrl last_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.754 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} second_over {} third_over {} third_over~clkctrl {} last_over {} } { 0.000ns 0.000ns 1.708ns 2.230ns 1.432ns 1.046ns 1.810ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { clk div_cnt[24] first_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} } { 0.000ns 0.000ns 1.708ns 2.230ns } { 0.000ns 1.140ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.754 ns" { clk div_cnt[24] first_over second_over third_over third_over~clkctrl last_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.754 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} second_over {} third_over {} third_over~clkctrl {} last_over {} } { 0.000ns 0.000ns 1.708ns 2.230ns 1.432ns 1.046ns 1.810ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { last_over process_1~0 first_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.257 ns" { last_over {} process_1~0 {} first_over {} } { 0.000ns 1.179ns 0.412ns } { 0.000ns 0.206ns 0.460ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { clk div_cnt[24] first_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} } { 0.000ns 0.000ns 1.708ns 2.230ns } { 0.000ns 1.140ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.754 ns" { clk div_cnt[24] first_over second_over third_over third_over~clkctrl last_over } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.754 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} second_over {} third_over {} third_over~clkctrl {} last_over {} } { 0.000ns 0.000ns 1.708ns 2.230ns 1.432ns 1.046ns 1.810ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataout\[4\] cntlast\[1\] 25.892 ns register " "Info: tco from clock \"clk\" to destination pin \"dataout\[4\]\" through register \"cntlast\[1\]\" is 25.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.970 ns) 3.818 ns div_cnt\[24\] 2 REG LCFF_X14_Y4_N23 3 " "Info: 2: + IC(1.708 ns) + CELL(0.970 ns) = 3.818 ns; Loc. = LCFF_X14_Y4_N23; Fanout = 3; REG Node = 'div_cnt\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk div_cnt[24] } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.970 ns) 7.018 ns first_over 3 REG LCFF_X24_Y5_N7 2 " "Info: 3: + IC(2.230 ns) + CELL(0.970 ns) = 7.018 ns; Loc. = LCFF_X24_Y5_N7; Fanout = 2; REG Node = 'first_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { div_cnt[24] first_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 9.420 ns second_over 4 REG LCFF_X18_Y5_N1 2 " "Info: 4: + IC(1.432 ns) + CELL(0.970 ns) = 9.420 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 2; REG Node = 'second_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { first_over second_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.970 ns) 11.436 ns third_over 5 REG LCFF_X15_Y6_N27 1 " "Info: 5: + IC(1.046 ns) + CELL(0.970 ns) = 11.436 ns; Loc. = LCFF_X15_Y6_N27; Fanout = 1; REG Node = 'third_over'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { second_over third_over } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 13.246 ns third_over~clkctrl 6 COMB CLKCTRL_G0 5 " "Info: 6: + IC(1.810 ns) + CELL(0.000 ns) = 13.246 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'third_over~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { third_over third_over~clkctrl } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 14.754 ns cntlast\[1\] 7 REG LCFF_X24_Y8_N27 5 " "Info: 7: + IC(0.842 ns) + CELL(0.666 ns) = 14.754 ns; Loc. = LCFF_X24_Y8_N27; Fanout = 5; REG Node = 'cntlast\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { third_over~clkctrl cntlast[1] } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.686 ns ( 38.54 % ) " "Info: Total cell delay = 5.686 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.068 ns ( 61.46 % ) " "Info: Total interconnect delay = 9.068 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.754 ns" { clk div_cnt[24] first_over second_over third_over third_over~clkctrl cntlast[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.754 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} second_over {} third_over {} third_over~clkctrl {} cntlast[1] {} } { 0.000ns 0.000ns 1.708ns 2.230ns 1.432ns 1.046ns 1.810ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.834 ns + Longest register pin " "Info: + Longest register to pin delay is 10.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cntlast\[1\] 1 REG LCFF_X24_Y8_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N27; Fanout = 5; REG Node = 'cntlast\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntlast[1] } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.651 ns) 2.938 ns Mux6~2 2 COMB LCCOMB_X15_Y6_N4 1 " "Info: 2: + IC(2.287 ns) + CELL(0.651 ns) = 2.938 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 1; COMB Node = 'Mux6~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { cntlast[1] Mux6~2 } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.319 ns) 3.953 ns Mux6~3 3 COMB LCCOMB_X15_Y6_N18 8 " "Info: 3: + IC(0.696 ns) + CELL(0.319 ns) = 3.953 ns; Loc. = LCCOMB_X15_Y6_N18; Fanout = 8; COMB Node = 'Mux6~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { Mux6~2 Mux6~3 } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.206 ns) 6.117 ns Mux11~0 4 COMB LCCOMB_X10_Y1_N10 1 " "Info: 4: + IC(1.958 ns) + CELL(0.206 ns) = 6.117 ns; Loc. = LCCOMB_X10_Y1_N10; Fanout = 1; COMB Node = 'Mux11~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { Mux6~3 Mux11~0 } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(3.525 ns) 10.834 ns dataout\[4\] 5 PIN PIN_68 0 " "Info: 5: + IC(1.192 ns) + CELL(3.525 ns) = 10.834 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'dataout\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.717 ns" { Mux11~0 dataout[4] } "NODE_NAME" } } { "seg1.vhd" "" { Text "E:/ep2c5q208/demo2-seg1/seg1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.701 ns ( 43.39 % ) " "Info: Total cell delay = 4.701 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.133 ns ( 56.61 % ) " "Info: Total interconnect delay = 6.133 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { cntlast[1] Mux6~2 Mux6~3 Mux11~0 dataout[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { cntlast[1] {} Mux6~2 {} Mux6~3 {} Mux11~0 {} dataout[4] {} } { 0.000ns 2.287ns 0.696ns 1.958ns 1.192ns } { 0.000ns 0.651ns 0.319ns 0.206ns 3.525ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.754 ns" { clk div_cnt[24] first_over second_over third_over third_over~clkctrl cntlast[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.754 ns" { clk {} clk~combout {} div_cnt[24] {} first_over {} second_over {} third_over {} third_over~clkctrl {} cntlast[1] {} } { 0.000ns 0.000ns 1.708ns 2.230ns 1.432ns 1.046ns 1.810ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { cntlast[1] Mux6~2 Mux6~3 Mux11~0 dataout[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { cntlast[1] {} Mux6~2 {} Mux6~3 {} Mux11~0 {} dataout[4] {} } { 0.000ns 2.287ns 0.696ns 1.958ns 1.192ns } { 0.000ns 0.651ns 0.319ns 0.206ns 3.525ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:53:57 2010 " "Info: Processing ended: Mon Aug 30 01:53:57 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
