#include "opcodes.h"

struct opcode op_table[] = {
{ .op = (cpu_opcode)NOP, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x0*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_BC, .arg1 = ARG_TYPE_DATA16, .i1 = REG_A, .size = 3, .success = 12, .fail = 0}/*opcode 0x1*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_BC, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x2*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_BC, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x3*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x4*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x5*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0x6*/,
{ .op = (cpu_opcode)RLCA, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x7*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_DATA16_UNSIGNED_INDIRECT, .i0 = REG_A, .arg1 = ARG_TYPE_REG16, .i1 = REG16_SP, .size = 3, .success = 20, .fail = 0}/*opcode 0x8*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG16, .i1 = REG16_BC, .size = 1, .success = 8, .fail = 0}/*opcode 0x9*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_BC, .size = 1, .success = 8, .fail = 0}/*opcode 0xa*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_BC, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0xb*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xc*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xd*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xe*/,
{ .op = (cpu_opcode)RRCA, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xf*/,
{ .op = (cpu_opcode)STOP, .arg0 = ARG_TYPE_DATA8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 4, .fail = 0}/*opcode 0x10*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_DE, .arg1 = ARG_TYPE_DATA16, .i1 = REG_A, .size = 3, .success = 12, .fail = 0}/*opcode 0x11*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_DE, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x12*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_DE, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x13*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x14*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x15*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0x16*/,
{ .op = (cpu_opcode)RLA, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x17*/,
{ .op = (cpu_opcode)JR, .arg0 = ARG_TYPE_REL8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 12, .fail = 0}/*opcode 0x18*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG16, .i1 = REG16_DE, .size = 1, .success = 8, .fail = 0}/*opcode 0x19*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_DE, .size = 1, .success = 8, .fail = 0}/*opcode 0x1a*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_DE, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x1b*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x1c*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x1d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0x1e*/,
{ .op = (cpu_opcode)RRA, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x1f*/,
{ .op = (cpu_opcode)JR, .arg0 = ARG_TYPE_NZ, .i0 = REG_A, .arg1 = ARG_TYPE_REL8, .i1 = REG_A, .size = 2, .success = 12, .fail = 8}/*opcode 0x20*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_DATA16, .i1 = REG_A, .size = 3, .success = 12, .fail = 0}/*opcode 0x21*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_HL_INDIRECT_INC, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x22*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x23*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x24*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x25*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0x26*/,
{ .op = (cpu_opcode)DAA, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x27*/,
{ .op = (cpu_opcode)JR, .arg0 = ARG_TYPE_Z, .i0 = REG_A, .arg1 = ARG_TYPE_REL8, .i1 = REG_A, .size = 2, .success = 12, .fail = 8}/*opcode 0x28*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG16, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x29*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_HL_INDIRECT_INC, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x2a*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x2b*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x2c*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x2d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0x2e*/,
{ .op = (cpu_opcode)CPL, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x2f*/,
{ .op = (cpu_opcode)JR, .arg0 = ARG_TYPE_NC, .i0 = REG_A, .arg1 = ARG_TYPE_REL8, .i1 = REG_A, .size = 2, .success = 12, .fail = 8}/*opcode 0x30*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_SP, .arg1 = ARG_TYPE_DATA16, .i1 = REG_A, .size = 3, .success = 12, .fail = 0}/*opcode 0x31*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_HL_INDIRECT_DEC, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x32*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_SP, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x33*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 12, .fail = 0}/*opcode 0x34*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 12, .fail = 0}/*opcode 0x35*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 12, .fail = 0}/*opcode 0x36*/,
{ .op = (cpu_opcode)SCF, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x37*/,
{ .op = (cpu_opcode)JR, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REL8, .i1 = REG_A, .size = 2, .success = 12, .fail = 8}/*opcode 0x38*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG16, .i1 = REG16_SP, .size = 1, .success = 8, .fail = 0}/*opcode 0x39*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_HL_INDIRECT_DEC, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x3a*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG16, .i0 = REG16_SP, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x3b*/,
{ .op = (cpu_opcode)INC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x3c*/,
{ .op = (cpu_opcode)DEC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x3d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0x3e*/,
{ .op = (cpu_opcode)CCF, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x3f*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x40*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x41*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x42*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x43*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x44*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x45*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x46*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x47*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x48*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x49*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x4a*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x4b*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x4c*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x4d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x4e*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x4f*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x50*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x51*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x52*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x53*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x54*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x55*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x56*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x57*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x58*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x59*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x5a*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x5b*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x5c*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x5d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x5e*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x5f*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x60*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x61*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x62*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x63*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x64*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x65*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x66*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x67*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x68*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x69*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x6a*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x6b*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x6c*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x6d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x6e*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x6f*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 8, .fail = 0}/*opcode 0x70*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 8, .fail = 0}/*opcode 0x71*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 8, .fail = 0}/*opcode 0x72*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 8, .fail = 0}/*opcode 0x73*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 8, .fail = 0}/*opcode 0x74*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 8, .fail = 0}/*opcode 0x75*/,
{ .op = (cpu_opcode)HALT, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x76*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x77*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x78*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x79*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x7a*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x7b*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x7c*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x7d*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x7e*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x7f*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x80*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x81*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x82*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x83*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x84*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x85*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x86*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x87*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x88*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x89*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x8a*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x8b*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x8c*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x8d*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x8e*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x8f*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x90*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x91*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x92*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x93*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x94*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x95*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0x96*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x97*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_B, .size = 1, .success = 4, .fail = 0}/*opcode 0x98*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_C, .size = 1, .success = 4, .fail = 0}/*opcode 0x99*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_D, .size = 1, .success = 4, .fail = 0}/*opcode 0x9a*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_E, .size = 1, .success = 4, .fail = 0}/*opcode 0x9b*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_H, .size = 1, .success = 4, .fail = 0}/*opcode 0x9c*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_L, .size = 1, .success = 4, .fail = 0}/*opcode 0x9d*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG16_INDIRECT, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0x9e*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0x9f*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa0*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa1*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa2*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa3*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa4*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa5*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0xa6*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa7*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa8*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xa9*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xaa*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xab*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xac*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xad*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0xae*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xaf*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb0*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb1*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb2*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb3*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb4*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb5*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0xb6*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb7*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_B, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb8*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xb9*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_D, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xba*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_E, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xbb*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_H, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xbc*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_L, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xbd*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 8, .fail = 0}/*opcode 0xbe*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xbf*/,
{ .op = (cpu_opcode)RET, .arg0 = ARG_TYPE_NZ, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 20, .fail = 8}/*opcode 0xc0*/,
{ .op = (cpu_opcode)POP, .arg0 = ARG_TYPE_REG16, .i0 = REG16_BC, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 12, .fail = 0}/*opcode 0xc1*/,
{ .op = (cpu_opcode)JP, .arg0 = ARG_TYPE_NZ, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 16, .fail = 12}/*opcode 0xc2*/,
{ .op = (cpu_opcode)JP, .arg0 = ARG_TYPE_DATA16_UNSIGNED, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 3, .success = 16, .fail = 0}/*opcode 0xc3*/,
{ .op = (cpu_opcode)CALL, .arg0 = ARG_TYPE_NZ, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 24, .fail = 12}/*opcode 0xc4*/,
{ .op = (cpu_opcode)PUSH, .arg0 = ARG_TYPE_REG16, .i0 = REG16_BC, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xc5*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xc6*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_00H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xc7*/,
{ .op = (cpu_opcode)RET, .arg0 = ARG_TYPE_Z, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 20, .fail = 8}/*opcode 0xc8*/,
{ .op = (cpu_opcode)RET, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xc9*/,
{ .op = (cpu_opcode)JP, .arg0 = ARG_TYPE_Z, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 16, .fail = 12}/*opcode 0xca*/,
{ .op = (cpu_opcode)PREFIX_CB, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xcb*/,
{ .op = (cpu_opcode)CALL, .arg0 = ARG_TYPE_Z, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 24, .fail = 12}/*opcode 0xcc*/,
{ .op = (cpu_opcode)CALL, .arg0 = ARG_TYPE_DATA16_UNSIGNED, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 3, .success = 24, .fail = 0}/*opcode 0xcd*/,
{ .op = (cpu_opcode)ADC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xce*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_08H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xcf*/,
{ .op = (cpu_opcode)RET, .arg0 = ARG_TYPE_NC, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 20, .fail = 8}/*opcode 0xd0*/,
{ .op = (cpu_opcode)POP, .arg0 = ARG_TYPE_REG16, .i0 = REG16_DE, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 12, .fail = 0}/*opcode 0xd1*/,
{ .op = (cpu_opcode)JP, .arg0 = ARG_TYPE_NC, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 16, .fail = 12}/*opcode 0xd2*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xd3*/,
{ .op = (cpu_opcode)CALL, .arg0 = ARG_TYPE_NC, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 24, .fail = 12}/*opcode 0xd4*/,
{ .op = (cpu_opcode)PUSH, .arg0 = ARG_TYPE_REG16, .i0 = REG16_DE, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xd5*/,
{ .op = (cpu_opcode)SUB, .arg0 = ARG_TYPE_DATA8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xd6*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_10H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xd7*/,
{ .op = (cpu_opcode)RET, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 20, .fail = 8}/*opcode 0xd8*/,
{ .op = (cpu_opcode)RETI, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xd9*/,
{ .op = (cpu_opcode)JP, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 16, .fail = 12}/*opcode 0xda*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xdb*/,
{ .op = (cpu_opcode)CALL, .arg0 = ARG_TYPE_REG8, .i0 = REG_C, .arg1 = ARG_TYPE_DATA16_UNSIGNED, .i1 = REG_A, .size = 3, .success = 24, .fail = 12}/*opcode 0xdc*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xdd*/,
{ .op = (cpu_opcode)SBC, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_DATA8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xde*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_18H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xdf*/,
{ .op = (cpu_opcode)LDH, .arg0 = ARG_TYPE_DATA8_UNSIGNED_INDIRECT, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 2, .success = 12, .fail = 0}/*opcode 0xe0*/,
{ .op = (cpu_opcode)POP, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 12, .fail = 0}/*opcode 0xe1*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8_INDIRECT, .i0 = REG_C, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xe2*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xe3*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xe4*/,
{ .op = (cpu_opcode)PUSH, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xe5*/,
{ .op = (cpu_opcode)AND, .arg0 = ARG_TYPE_DATA8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xe6*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_20H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xe7*/,
{ .op = (cpu_opcode)ADD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_SP, .arg1 = ARG_TYPE_REL8, .i1 = REG_A, .size = 2, .success = 16, .fail = 0}/*opcode 0xe8*/,
{ .op = (cpu_opcode)JP, .arg0 = ARG_TYPE_REG16_INDIRECT, .i0 = REG16_HL, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xe9*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_DATA16_UNSIGNED_INDIRECT, .i0 = REG_A, .arg1 = ARG_TYPE_REG8, .i1 = REG_A, .size = 3, .success = 16, .fail = 0}/*opcode 0xea*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xeb*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xec*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xed*/,
{ .op = (cpu_opcode)XOR, .arg0 = ARG_TYPE_DATA8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xee*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_28H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xef*/,
{ .op = (cpu_opcode)LDH, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_DATA8_UNSIGNED_INDIRECT, .i1 = REG_A, .size = 2, .success = 12, .fail = 0}/*opcode 0xf0*/,
{ .op = (cpu_opcode)POP, .arg0 = ARG_TYPE_REG16, .i0 = REG16_AF, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 12, .fail = 0}/*opcode 0xf1*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_REG8_INDIRECT, .i1 = REG_C, .size = 2, .success = 8, .fail = 0}/*opcode 0xf2*/,
{ .op = (cpu_opcode)DI, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xf3*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xf4*/,
{ .op = (cpu_opcode)PUSH, .arg0 = ARG_TYPE_REG16, .i0 = REG16_AF, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xf5*/,
{ .op = (cpu_opcode)OR, .arg0 = ARG_TYPE_DATA8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xf6*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_30H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xf7*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_HL, .arg1 = ARG_TYPE_REL8_ADD_SP, .i1 = REG_A, .size = 2, .success = 12, .fail = 0}/*opcode 0xf8*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG16, .i0 = REG16_SP, .arg1 = ARG_TYPE_REG16, .i1 = REG16_HL, .size = 1, .success = 8, .fail = 0}/*opcode 0xf9*/,
{ .op = (cpu_opcode)LD, .arg0 = ARG_TYPE_REG8, .i0 = REG_A, .arg1 = ARG_TYPE_DATA16_UNSIGNED_INDIRECT, .i1 = REG_A, .size = 3, .success = 16, .fail = 0}/*opcode 0xfa*/,
{ .op = (cpu_opcode)EI, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 4, .fail = 0}/*opcode 0xfb*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xfc*/,
{ .op = (cpu_opcode)INVALID, .arg0 = ARG_TYPE_NONE, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 0, .success = 0, .fail = 0}/*opcode 0xfd*/,
{ .op = (cpu_opcode)CP, .arg0 = ARG_TYPE_DATA8, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 2, .success = 8, .fail = 0}/*opcode 0xfe*/,
{ .op = (cpu_opcode)RST, .arg0 = ARG_TYPE_38H, .i0 = REG_A, .arg1 = ARG_TYPE_NONE, .i1 = REG_A, .size = 1, .success = 16, .fail = 0}/*opcode 0xff*/,

};