INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dingceng
INFO: [VRFC 10-311] analyzing module threeone
INFO: [VRFC 10-311] analyzing module zcA
INFO: [VRFC 10-311] analyzing module zcB
INFO: [VRFC 10-311] analyzing module zcF
INFO: [VRFC 10-311] analyzing module jcqFR
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module fpq
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Vivado/shudianzuoye/ALU/ALU.srcs/sources_1/new/ALU.v:176]
INFO: [VRFC 10-311] analyzing module smgsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/ALU/ALU.srcs/sim_1/new/ALUfz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUfz
