#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 18 12:32:53 2020
# Process ID: 3455
# Current directory: /home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.runs/synth_1
# Command line: vivado -log eth_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eth_driver.tcl
# Log file: /home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.runs/synth_1/eth_driver.vds
# Journal file: /home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source eth_driver.tcl -notrace
Command: synth_design -top eth_driver -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3477 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1731.805 ; gain = 149.715 ; free physical = 564 ; free virtual = 4360
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'eth_driver' [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/sources_1/new/ETHTest.vhd:22]
WARNING: [Synth 8-614] signal 'clk_ena' is read in the process but is not in the sensitivity list [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/sources_1/new/ETHTest.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element debug_start_reg was removed.  [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/sources_1/new/ETHTest.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element debug_tmp_reg was removed.  [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/sources_1/new/ETHTest.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'eth_driver' (1#1) [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/sources_1/new/ETHTest.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.555 ; gain = 204.465 ; free physical = 577 ; free virtual = 4375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1790.523 ; gain = 208.434 ; free physical = 567 ; free virtual = 4365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1790.523 ; gain = 208.434 ; free physical = 567 ; free virtual = 4365
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/constrs_1/imports/pynq/pynq.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/constrs_1/imports/pynq/pynq.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.srcs/constrs_1/imports/pynq/pynq.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.148 ; gain = 0.000 ; free physical = 446 ; free virtual = 4258
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.148 ; gain = 0.000 ; free physical = 446 ; free virtual = 4258
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 533 ; free virtual = 4346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 533 ; free virtual = 4346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 533 ; free virtual = 4346
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'eth_driver'
INFO: [Synth 8-802] inferred FSM for state register 'comm_state_reg' in module 'eth_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   init0 | 000000000000000000000000000000000000000000000000000000000000000000000000001 |                          0000000
                  init0a | 000000000000000000000000000000000000000000000000000000000000000000000000010 |                          0111110
                   init1 | 000000000000000000000000000000000000000000000000000000000000000000000000100 |                          0000001
                   init2 | 000000000000000000000000000000000000000000000000000000000000000000000001000 |                          0000010
                   init3 | 000000000000000000000000000000000000000000000000000000000000000000000010000 |                          0000011
                  init3a | 000000000000000000000000000000000000000000000000000000000000000000000100000 |                          0100000
                   init4 | 000000000000000000000000000000000000000000000000000000000000000000001000000 |                          0000100
                 init4aa | 000000000000000000000000000000000000000000000000000000000000000000010000000 |                          1000001
                  init4a | 000000000000000000000000000000000000000000000000000000000000000000100000000 |                          0100001
                   init5 | 000000000000000000000000000000000000000000000000000000000000000001000000000 |                          0000101
                   init6 | 000000000000000000000000000000000000000000000000000000000000000010000000000 |                          0000110
                   init7 | 000000000000000000000000000000000000000000000000000000000000000100000000000 |                          0000111
                   init8 | 000000000000000000000000000000000000000000000000000000000000001000000000000 |                          0001000
                 init8aa | 000000000000000000000000000000000000000000000000000000000000010000000000000 |                          0111111
                  init8a | 000000000000000000000000000000000000000000000000000000000000100000000000000 |                          0100010
                   init9 | 000000000000000000000000000000000000000000000000000000000001000000000000000 |                          0001001
                  init10 | 000000000000000000000000000000000000000000000000000000000010000000000000000 |                          0001010
                  init11 | 000000000000000000000000000000000000000000000000000000000100000000000000000 |                          0001011
                  init12 | 000000000000000000000000000000000000000000000000000000001000000000000000000 |                          0001100
                  init13 | 000000000000000000000000000000000000000000000000000000010000000000000000000 |                          0001101
                  init14 | 000000000000000000000000000000000000000000000000000000100000000000000000000 |                          0001110
                 init14a | 000000000000000000000000000000000000000000000000000001000000000000000000000 |                          0100011
                  init15 | 000000000000000000000000000000000000000000000000000010000000000000000000000 |                          0001111
                  init16 | 000000000000000000000000000000000000000000000000000100000000000000000000000 |                          0010000
                init16aa | 000000000000000000000000000000000000000000000000001000000000000000000000000 |                          1000000
                 init16a | 000000000000000000000000000000000000000000000000010000000000000000000000000 |                          0100100
                  init17 | 000000000000000000000000000000000000000000000000100000000000000000000000000 |                          0010001
                  init18 | 000000000000000000000000000000000000000000000001000000000000000000000000000 |                          0010010
                  init19 | 000000000000000000000000000000000000000000000010000000000000000000000000000 |                          0010011
                  init20 | 000000000000000000000000000000000000000000000100000000000000000000000000000 |                          0010100
                  init21 | 000000000000000000000000000000000000000000001000000000000000000000000000000 |                          0010101
                  init22 | 000000000000000000000000000000000000000000010000000000000000000000000000000 |                          0010110
                  init23 | 000000000000000000000000000000000000000000100000000000000000000000000000000 |                          0010111
                  init24 | 000000000000000000000000000000000000000001000000000000000000000000000000000 |                          0011000
                  init25 | 000000000000000000000000000000000000000010000000000000000000000000000000000 |                          0011001
                  init26 | 000000000000000000000000000000000000000100000000000000000000000000000000000 |                          0011010
                  init27 | 000000000000000000000000000000000000001000000000000000000000000000000000000 |                          0011011
                  init28 | 000000000000000000000000000000000000010000000000000000000000000000000000000 |                          0011100
                  init29 | 000000000000000000000000000000000000100000000000000000000000000000000000000 |                          0011101
                  init30 | 000000000000000000000000000000000001000000000000000000000000000000000000000 |                          0011110
                  init31 | 000000000000000000000000000000000010000000000000000000000000000000000000000 |                          0011111
                  debug0 | 000000000000000000000000000000000100000000000000000000000000000000000000000 |                          1001111
                  debug1 | 000000000000000000000000000000001000000000000000000000000000000000000000000 |                          1010000
                  build0 | 000000000000000000000000000000010000000000000000000000000000000000000000000 |                          0100101
                  build1 | 000000000000000000000000000000100000000000000000000000000000000000000000000 |                          0100110
                  build2 | 000000000000000000000000000001000000000000000000000000000000000000000000000 |                          0100111
                  build3 | 000000000000000000000000000010000000000000000000000000000000000000000000000 |                          0101000
                  build4 | 000000000000000000000000000100000000000000000000000000000000000000000000000 |                          0101001
                  build5 | 000000000000000000000000001000000000000000000000000000000000000000000000000 |                          0101010
                  build6 | 000000000000000000000000010000000000000000000000000000000000000000000000000 |                          0101011
                 build6a | 000000000000000000000000100000000000000000000000000000000000000000000000000 |                          0111101
                  build7 | 000000000000000000000001000000000000000000000000000000000000000000000000000 |                          0101100
                 build7a | 000000000000000000000010000000000000000000000000000000000000000000000000000 |                          1000010
                  build8 | 000000000000000000000100000000000000000000000000000000000000000000000000000 |                          0101101
                  build9 | 000000000000000000001000000000000000000000000000000000000000000000000000000 |                          0101110
                 build10 | 000000000000000000010000000000000000000000000000000000000000000000000000000 |                          0101111
                build10a | 000000000000000000100000000000000000000000000000000000000000000000000000000 |                          0111001
                 build11 | 000000000000000001000000000000000000000000000000000000000000000000000000000 |                          0110000
                 build12 | 000000000000000010000000000000000000000000000000000000000000000000000000000 |                          0110001
                 build13 | 000000000000000100000000000000000000000000000000000000000000000000000000000 |                          0110010
                 build14 | 000000000000001000000000000000000000000000000000000000000000000000000000000 |                          0110011
                 build23 | 000000000000010000000000000000000000000000000000000000000000000000000000000 |                          0111000
                 build24 | 000000000000100000000000000000000000000000000000000000000000000000000000000 |                          0111011
                 build25 | 000000000001000000000000000000000000000000000000000000000000000000000000000 |                          0111100
                 verify0 | 000000000010000000000000000000000000000000000000000000000000000000000000000 |                          1000100
                verify0a | 000000000100000000000000000000000000000000000000000000000000000000000000000 |                          1000011
                 verify1 | 000000001000000000000000000000000000000000000000000000000000000000000000000 |                          1000101
                 verify2 | 000000010000000000000000000000000000000000000000000000000000000000000000000 |                          1000110
                 verify3 | 000000100000000000000000000000000000000000000000000000000000000000000000000 |                          1000111
                 verify4 | 000001000000000000000000000000000000000000000000000000000000000000000000000 |                          1001000
                 verify5 | 000010000000000000000000000000000000000000000000000000000000000000000000000 |                          1001001
                 verify6 | 000100000000000000000000000000000000000000000000000000000000000000000000000 |                          1001010
                 verify7 | 001000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001011
                 verify8 | 010000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001100
                 verify9 | 100000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'one-hot' in module 'eth_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 writing |                               01 |                               10
                 reading |                               10 |                               01
                   delay |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'comm_state_reg' using encoding 'sequential' in module 'eth_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 519 ; free virtual = 4333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  75 Input     75 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 6     
	  75 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  75 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  75 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	  75 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eth_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  75 Input     75 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 6     
	  75 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  75 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  75 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	  75 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'debug_len_reg[0]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[1]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[2]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[5]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[6]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[7]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[8]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[9]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[10]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[11]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[12]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[13]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[14]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[15]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[16]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[17]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[18]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[19]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[20]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[21]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[22]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[23]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[24]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[25]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[26]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[27]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[28]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[29]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'debug_len_reg[30]' (FDCE) to 'debug_len_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_len_reg[31] )
INFO: [Synth 8-3886] merging instance 'debug_reg[5]' (FDE) to 'debug_reg[6]'
INFO: [Synth 8-3886] merging instance 'debug_reg[6]' (FDE) to 'debug_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 503 ; free virtual = 4321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|eth_driver  | packet[41] | 64x8          | LUT            | 
|eth_driver  | packet[41] | 64x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 361 ; free virtual = 4187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 360 ; free virtual = 4186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    96|
|4     |LUT2   |   101|
|5     |LUT3   |    35|
|6     |LUT4   |    75|
|7     |LUT5   |    42|
|8     |LUT6   |    78|
|9     |FDCE   |   259|
|10    |FDPE   |    19|
|11    |FDRE   |     5|
|12    |IBUF   |     3|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   767|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 367 ; free virtual = 4194
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1960.148 ; gain = 208.434 ; free physical = 424 ; free virtual = 4250
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.148 ; gain = 378.059 ; free physical = 424 ; free virtual = 4250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.055 ; gain = 0.000 ; free physical = 369 ; free virtual = 4196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1971.055 ; gain = 569.289 ; free physical = 466 ; free virtual = 4293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.055 ; gain = 0.000 ; free physical = 466 ; free virtual = 4293
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/PmodEnetRef/PmodEnetRef.runs/synth_1/eth_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eth_driver_utilization_synth.rpt -pb eth_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 12:33:29 2020...
