<stg><name>forward_node1_Pipeline_VITIS_LOOP_67_5</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v12, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc48:0 %i = load i4 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc48:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48:2 %icmp_ln67 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48:4 %add_ln67 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48:5 %br_ln67 = br i1 %icmp_ln67, void %for.inc48.split, void %for.end50.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc48.split:0 %i_9_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.split:3 %p_R_addr = getelementptr i32 %p_R, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="p_R_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc48.split:4 %p_R_load = load i4 %p_R_addr

]]></Node>
<StgValue><ssdm name="p_R_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.split:6 %store_ln67 = store i4 %add_ln67, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.end50.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.split:1 %v12_addr = getelementptr i32 %v12, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="v12_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.split:2 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc48.split:4 %p_R_load = load i4 %p_R_addr

]]></Node>
<StgValue><ssdm name="p_R_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc48.split:5 %store_ln68 = store i32 %p_R_load, i4 %v12_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.split:7 %br_ln67 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="v12" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="v12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="p_R" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="i_7" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="v12" to="specmemcore_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specmemcore_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="i_7" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="50" from="i_7" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="i" to="icmp_ln67" fromId="9" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln67" fromId="62" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="70" from="i" to="add_ln67" fromId="9" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="add_ln67" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="icmp_ln67" to="br_ln67" fromId="11" toId="14">
</dataflow>
<dataflow id="74" from="i" to="i_9_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="75" from="p_R" to="p_R_addr" fromId="35" toId="16">
</dataflow>
<dataflow id="77" from="StgValue_76" to="p_R_addr" fromId="76" toId="16">
</dataflow>
<dataflow id="78" from="i_9_cast" to="p_R_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="79" from="p_R_addr" to="p_R_load" fromId="16" toId="17">
</dataflow>
<dataflow id="80" from="add_ln67" to="store_ln67" fromId="13" toId="18">
</dataflow>
<dataflow id="81" from="i_7" to="store_ln67" fromId="5" toId="18">
</dataflow>
<dataflow id="82" from="v12" to="v12_addr" fromId="34" toId="19">
</dataflow>
<dataflow id="83" from="StgValue_76" to="v12_addr" fromId="76" toId="19">
</dataflow>
<dataflow id="84" from="i_9_cast" to="v12_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="85" toId="20">
</dataflow>
<dataflow id="88" from="empty_10" to="specloopname_ln67" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="p_R_addr" to="p_R_load" fromId="16" toId="21">
</dataflow>
<dataflow id="90" from="p_R_load" to="store_ln68" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="v12_addr" to="store_ln68" fromId="19" toId="22">
</dataflow>
<dataflow id="92" from="icmp_ln67" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
