architecture:
  name: "NeuraCGRA"
  version: "1.0"

multi_cgra_defaults:
  base_topology: "mesh"
  rows: 2
  columns: 2
  memory:
    capacity: 2048

cgra_defaults:
  rows: 4
  columns: 4
  ctrl_mem_rows: 20
  base_topology: "mesh"
  memory:
    banks: 4

tile_defaults:
  num_registers: 128
  default_ports: ["N", "S", "W", "E"]
  operations: ["add", "mul", "sub", "div", "rem", "fadd", "fmul", "fsub", "fdiv", "or", "not", "icmp", "fcmp", "sel", "cast", "sext", "zext", "shl", "vfmul", "fadd_fadd", "fmul_fadd", "data_mov", "ctrl_mov", "reserve", "grant_predicate", "grant_once", "grant_always", "loop_control", "phi", "constant"]  # comprehensive operation set

link_defaults:
  latency: 1
  bandwidth: 32

link_overrides:
  - id: 1
    latency: 2
    bandwidth: 32
    src_tile_id: 0
    dst_tile_id: 9
    cgra_id: 0
    cgra_x: 0
    cgra_y: 0
    existence: true

  - id: 2
    latency: 3
    bandwidth: 32
    src_tile_id: 0
    dst_tile_id: 8
    cgra_id: 0
    cgra_x: 0
    cgra_y: 0
    existence: true

  - id: 3
    latency: 3
    bandwidth: 32
    src_tile_id: 0
    dst_tile_id: 1
    cgra_id: 1
    cgra_x: 1
    cgra_y: 0
    existence: true

tile_overrides:
  - id: 0
    x: 0
    y: 0
    cgra_id: 0
    cgra_x: 0
    cgra_y: 0
    operations: ["load"]
    num_registers: 32
    ports: ["S", "E"]

  - id: 3
    x: 3
    y: 0
    cgra_id: 1
    cgra_x: 1
    cgra_y: 0
    operations: ["store"]
    num_registers: 32
    ports: ["W"]

  - id: 5
    x: 1
    y: 1
    cgra_id: 2
    cgra_x: 2
    cgra_y: 0
    operations: ["add", "mul"]
    num_registers: 32
    ports: ["N", "S", "E", "W"]  # optional: matches defaults

  - id: 6
    x: 2
    y: 1
    cgra_id: 2
    cgra_x: 2
    cgra_y: 0
    operations: []
    num_registers: 32
    ports: ["E", "W"]

extensions:
  placeholder: false

simulator:
  execution_model: "serial"

  logging:
    enabled: true
    file: "output.log"

  driver:
    name: "Driver"
    frequency: "1GHz"

  device:
    name: "Device"
    frequency: "1GHz"
    bind_to_architecture: true
