// Seed: 160594150
module module_0;
  wire id_1;
  ;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_1 = 32'd23
) (
    input tri1 _id_0,
    output wor _id_1,
    output wire id_2,
    input tri1 id_3,
    output supply0 id_4
);
  logic [id_1 : id_0] id_6;
  ;
  wire [{  id_0  {  1  }  } : 1  ==  -1 'b0] id_7;
  xor primCall (id_2, id_3, id_6, id_7);
  module_0 modCall_1 ();
  wire id_8, id_9;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply0 id_15,
    output wire id_16
);
  wire id_18;
  assign id_16 = id_8;
  module_0 modCall_1 ();
endmodule
