{"cursor":"5455","size":15,"audio":[],"currentlang":"en","article":"\n\n'Supplemental Streaming SIMD Extensions 3' ('SSSE3' or 'SSE3S') is a SIMD\ninstruction set created by Intel and is the fourth iteration of the SSE\ntechnology.\n","linknr":170,"url":"SSSE3","recorded":1375054900,"links":["/w/index.php?title=SSSE3&action=edit","/w/index.php?title=SSSE3&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","/wiki/SSE3","/wiki/File:Question_book-new.svg","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","/wiki/Wikipedia:Citing_sources","/wiki/Wikipedia:Verifiability","//en.wikipedia.org/w/index.php?title=SSSE3&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Wikipedia:Verifiability#Burden_of_evidence","/wiki/SIMD","/wiki/Intel_Corporation","/wiki/Streaming_SIMD_Extensions","#History","#Functionality","#CPUs_with_SSSE3","#New_Instructions","#See_also","#References","#External_links","/w/index.php?title=SSSE3&action=edit&section=1","/wiki/Core_(microarchitecture)","/wiki/Tejas_and_Jayhawk","/wiki/Intel_Core_2#Merom","/w/index.php?title=SSSE3&action=edit&section=2","/wiki/MMX_(instruction_set)","/w/index.php?title=SSSE3&action=edit&section=3","/wiki/Advanced_Micro_Devices","/wiki/Bobcat_(processor)","/wiki/Bulldozer_(processor)","/wiki/Piledriver_(processor)","/wiki/Intel","/wiki/Xeon","/wiki/Xeon","/wiki/Xeon","/wiki/Core_2_Duo","/wiki/Core_2_Extreme","/wiki/Core_2_Quad","/wiki/Core_i7","/wiki/Core_i5","/wiki/Core_i3","/wiki/Pentium_Dual_Core","/wiki/Celeron#Celeron_.28Core.29","/wiki/Celeron_M#Celeron_Dual-Core_.28Core.29","/wiki/Celeron#Merom-1024","/wiki/Intel_Atom","/wiki/VIA_Technologies","/wiki/VIA_Nano","/w/index.php?title=SSSE3&action=edit&section=4","/w/index.php?title=SSSE3&action=edit&section=5","/wiki/SIMD","/wiki/SSE3","/wiki/Intel_Core_2","/wiki/Tejas_and_Jayhawk","/wiki/X86_instruction_listings","/w/index.php?title=SSSE3&action=edit&section=6","/w/index.php?title=SSSE3&action=edit&section=7","http://download.intel.com/design/mobile/datashts/31407801.pdf","ftp://download.intel.com/technology/architecture/new-instructions-paper.pdf","http://www.intel.com/design/processor/manuals/253667.pdf","/wiki/Template:Multimedia_extensions","/wiki/Template_talk:Multimedia_extensions","//en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&action=edit","/wiki/Reduced_instruction_set_computing","/wiki/PA-RISC","/wiki/Multimedia_Acceleration_eXtensions","/wiki/SPARC","/wiki/Visual_Instruction_Set","/wiki/MIPS_architecture","/wiki/MDMX","/wiki/MIPS-3D","/wiki/DEC_Alpha","/wiki/DEC_Alpha#Motion_Video_Instructions_.28MVI.29","/wiki/Power_Architecture","/wiki/AltiVec","/wiki/ARM_architecture","/wiki/ARM_architecture#Advanced_SIMD_.28NEON.29","/wiki/X86","/wiki/MMX_(instruction_set)","/wiki/3DNow!","/wiki/Streaming_SIMD_Extensions","/wiki/SSE2","/wiki/SSE3","/wiki/SSE4","/wiki/SSE5","/wiki/AES_instruction_set","/wiki/Advanced_Vector_Extensions","/wiki/CVT16_instruction_set","/wiki/XOP_instruction_set","/wiki/FMA_instruction_set","/wiki/X86","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=SSSE3&oldid=540785967","/wiki/Help:Categories","/wiki/Category:X86_instructions","/wiki/Category:SIMD_computing","/wiki/Category:Articles_lacking_sources_from_August_2012","/wiki/Category:All_articles_lacking_sources","/wiki/Category:Use_dmy_dates_from_January_2012","/w/index.php?title=Special:UserLogin&returnto=SSSE3&type=signup","/w/index.php?title=Special:UserLogin&returnto=SSSE3","/wiki/SSSE3","/wiki/Talk:SSSE3","#","/wiki/SSSE3","/w/index.php?title=SSSE3&action=edit","/w/index.php?title=SSSE3&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf10/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/SSSE3","/wiki/Special:RecentChangesLinked/SSSE3","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=SSSE3&oldid=540785967","/w/index.php?title=SSSE3&action=info","//www.wikidata.org/wiki/Q1366124","/w/index.php?title=Special:Cite&page=SSSE3&id=540785967","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=SSSE3","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=SSSE3&oldid=540785967&writer=rl","/w/index.php?title=SSSE3&printable=yes","//de.wikipedia.org/wiki/Supplemental_Streaming_SIMD_Extensions_3","//es.wikipedia.org/wiki/SSSE3","//fr.wikipedia.org/wiki/SSSE3","//ko.wikipedia.org/wiki/SSSE3","//it.wikipedia.org/wiki/SSSE3","//pl.wikipedia.org/wiki/SSSE3","//pt.wikipedia.org/wiki/SSSE3","//ru.wikipedia.org/wiki/SSSE3","//zh.wikipedia.org/wiki/SSSE3","#","//www.wikidata.org/wiki/Q1366124#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/SSSE3","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["core","microarchitecture","processor","core","processor","instruction_set","processor"],"pdf":["http://download.intel.com/design/mobile/datashts/31407801.pdf","http://www.intel.com/design/processor/manuals/253667.pdf"],"categories":["X86 instructions","SIMD computing"],"headings":["History","Functionality","CPUs with SSSE3","New Instructions","See also","References","External links"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf10/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["core","microarchitecture"],["mmx","instruction_set"],["bobcat","processor"],["bulldozer","processor"],["piledriver","processor"],["celeron#celeron","core"],["celeron_m#celeron_dual-core","core"]],"members":["core","bobcat","bulldozer","mmx","piledriver"],"related":["SIMD","Intel_Corporation","Streaming_SIMD_Extensions","Core_(microarchitecture)","MMX_(instruction_set)","Advanced_Micro_Devices","Bobcat_(processor)","Bulldozer_(processor)","Piledriver_(processor)","Intel","Xeon","Xeon","Xeon","Core_2_Duo","Core_2_Extreme","Core_2_Quad","Core_i7","Core_i5","Core_i3","Pentium_Dual_Core","Intel_Atom","VIA_Technologies","VIA_Nano","SIMD","SSE3","Intel_Core_2","Tejas_and_Jayhawk","X86_instruction_listings"]}