#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 22 22:49:17 2019
# Process ID: 7344
# Current directory: D:/DrexelStudy/ECE302/hw3_pro1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8168 D:\DrexelStudy\ECE302\hw3_pro1\hw3_pro1.xpr
# Log file: D:/DrexelStudy/ECE302/hw3_pro1/vivado.log
# Journal file: D:/DrexelStudy/ECE302/hw3_pro1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 676.609 ; gain = 106.043
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'knight_rider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj knight_rider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.srcs/sources_1/new/lrstatemachine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'knight_rider'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.sim/sim_1/behav/xsim'
"xelab -wto ecaf2fa61c2c43cab8fe6eee2026549e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot knight_rider_behav xil_defaultlib.knight_rider -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ecaf2fa61c2c43cab8fe6eee2026549e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot knight_rider_behav xil_defaultlib.knight_rider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.knight_rider
Built simulation snapshot knight_rider_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 715.469 ; gain = 1.117
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "knight_rider_behav -key {Behavioral:sim_1:Functional:knight_rider} -tclbatch {knight_rider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source knight_rider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 754.609 ; gain = 18.707
INFO: [USF-XSim-96] XSim completed. Design snapshot 'knight_rider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 754.609 ; gain = 41.926
add_force {/knight_rider/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/knight_rider/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/knight_rider/sel} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
add_force {/knight_rider/sel} -radix hex {1 0ns}
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 22 22:58:05 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Oct 22 22:59:05 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 22 23:00:39 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/hw3_pro1/hw3_pro1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 23:02:28 2019...
