INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/3-bit Adder/3-bit Adder.srcs/sim_1/new/Adder_3bit_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3bit_Sim
