RISC-V Pipeline Documentation
=============================

Overview
--------

This document explains the 5-stage pipeline of the RISC-V RV32I core.  
Each section covers one stage of the pipeline, describing its purpose, signals,  
and example Verilog implementation.

Pipeline Stages
---------------

The core pipeline consists of the following stages:




Instruction Fetch (IF)
----------------------


Instruction Decode (ID)
-----------------------



Instruction Execute (EX)
------------------------



Memory Access (MEM)
-------------------



Write Back (WB)
---------------

