module counter(input clk, input rst, output reg [1:0] count);
always @(posedge clk) begin
    if (rst)
        count <= 2'b00;
    else
        count <= count + 1;
end

always @(posedge clk) begin
    cover(count == 2'b00);
end
endmodule
