Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:35:06 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nco_timing_summary_routed.rpt -rpx nco_timing_summary_routed.rpx
| Design       : nco
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.488       -4.995                     18                  222        0.068        0.000                      0                  222        1.500        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.488       -4.995                     18                  222        0.068        0.000                      0                  222        1.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.488ns,  Total Violation       -4.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 phasein_V_0_payload_B_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.458ns (32.683%)  route 3.003ns (67.317%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 5.504 - 4.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.675     1.675    ap_clk
    SLICE_X15Y12         FDRE                                         r  phasein_V_0_payload_B_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  phasein_V_0_payload_B_reg[12]/Q
                         net (fo=2, routed)           0.723     2.854    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_payload_B_reg[21][0]
    SLICE_X13Y12         LUT3 (Prop_lut3_I0_O)        0.124     2.978 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b1_i_1/O
                         net (fo=128, routed)         1.369     4.348    sinarray_V_U/nco_sinarray_V_rom_U/g0_b1_i_1_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  sinarray_V_U/nco_sinarray_V_rom_U/g5_b1/O
                         net (fo=1, routed)           0.000     4.472    sinarray_V_U/nco_sinarray_V_rom_U/g5_b1_n_0
    SLICE_X11Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     4.689 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]_i_5/O
                         net (fo=1, routed)           0.910     5.599    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]_i_5_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.299     5.898 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[1]_i_2/O
                         net (fo=1, routed)           0.000     5.898    sinarray_V_U/nco_sinarray_V_rom_U/q0[1]_i_2_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     6.136 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.136    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[1]
    SLICE_X11Y15         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.504     5.504    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X11Y15         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]/C
                         clock pessimism              0.115     5.619    
                         clock uncertainty           -0.035     5.584    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.064     5.648    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.460ns (32.980%)  route 2.967ns (67.020%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 5.508 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.690     2.820    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X12Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.944 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1/O
                         net (fo=128, routed)         1.322     4.266    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.390 r  sinarray_V_U/nco_sinarray_V_rom_U/g15_b6/O
                         net (fo=1, routed)           0.000     4.390    sinarray_V_U/nco_sinarray_V_rom_U/g15_b6_n_0
    SLICE_X12Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     4.604 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]_i_8/O
                         net (fo=1, routed)           0.955     5.559    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]_i_8_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I0_O)        0.297     5.856 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[6]_i_3/O
                         net (fo=1, routed)           0.000     5.856    sinarray_V_U/nco_sinarray_V_rom_U/q0[6]_i_3_n_0
    SLICE_X13Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     6.101 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.101    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[6]
    SLICE_X13Y9          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.508     5.508    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X13Y9          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]/C
                         clock pessimism              0.115     5.623    
                         clock uncertainty           -0.035     5.588    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)        0.064     5.652    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.460ns (33.161%)  route 2.943ns (66.839%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.734     2.864    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X15Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.988 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_2/O
                         net (fo=128, routed)         1.572     4.560    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_2_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.124     4.684 r  sinarray_V_U/nco_sinarray_V_rom_U/g15_b2/O
                         net (fo=1, routed)           0.000     4.684    sinarray_V_U/nco_sinarray_V_rom_U/g15_b2_n_0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     4.898 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]_i_8/O
                         net (fo=1, routed)           0.637     5.535    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]_i_8_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.297     5.832 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[2]_i_3/O
                         net (fo=1, routed)           0.000     5.832    sinarray_V_U/nco_sinarray_V_rom_U/q0[2]_i_3_n_0
    SLICE_X11Y7          MUXF7 (Prop_muxf7_I1_O)      0.245     6.077 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.077    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[2]
    SLICE_X11Y7          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.509     5.509    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X11Y7          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]/C
                         clock pessimism              0.115     5.624    
                         clock uncertainty           -0.035     5.589    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)        0.064     5.653    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.485ns (33.890%)  route 2.897ns (66.110%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 5.510 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.690     2.820    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X12Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.944 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1/O
                         net (fo=128, routed)         1.388     4.332    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.456 r  sinarray_V_U/nco_sinarray_V_rom_U/g7_b7/O
                         net (fo=1, routed)           0.000     4.456    sinarray_V_U/nco_sinarray_V_rom_U/g7_b7_n_0
    SLICE_X13Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     4.701 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]_i_4/O
                         net (fo=1, routed)           0.819     5.520    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.298     5.818 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[7]_i_2/O
                         net (fo=1, routed)           0.000     5.818    sinarray_V_U/nco_sinarray_V_rom_U/q0[7]_i_2_n_0
    SLICE_X13Y6          MUXF7 (Prop_muxf7_I0_O)      0.238     6.056 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.056    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[7]
    SLICE_X13Y6          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.510     5.510    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X13Y6          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]/C
                         clock pessimism              0.115     5.625    
                         clock uncertainty           -0.035     5.590    
    SLICE_X13Y6          FDRE (Setup_fdre_C_D)        0.064     5.654    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.478ns (34.124%)  route 2.853ns (65.876%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 5.510 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.734     2.864    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X15Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.988 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_2/O
                         net (fo=128, routed)         1.486     4.475    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_2_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.124     4.599 r  sinarray_V_U/nco_sinarray_V_rom_U/g6_b5/O
                         net (fo=1, routed)           0.000     4.599    sinarray_V_U/nco_sinarray_V_rom_U/g6_b5_n_0
    SLICE_X13Y7          MUXF7 (Prop_muxf7_I0_O)      0.238     4.837 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]_i_4/O
                         net (fo=1, routed)           0.633     5.469    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]_i_4_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.298     5.767 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[5]_i_2/O
                         net (fo=1, routed)           0.000     5.767    sinarray_V_U/nco_sinarray_V_rom_U/q0[5]_i_2_n_0
    SLICE_X11Y6          MUXF7 (Prop_muxf7_I0_O)      0.238     6.005 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.005    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[5]
    SLICE_X11Y6          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.510     5.510    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X11Y6          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]/C
                         clock pessimism              0.115     5.625    
                         clock uncertainty           -0.035     5.590    
    SLICE_X11Y6          FDRE (Setup_fdre_C_D)        0.064     5.654    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.458ns (33.814%)  route 2.854ns (66.186%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 5.508 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.734     2.864    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X15Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.988 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_2/O
                         net (fo=128, routed)         1.314     4.303    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.427 r  sinarray_V_U/nco_sinarray_V_rom_U/g3_b4/O
                         net (fo=1, routed)           0.000     4.427    sinarray_V_U/nco_sinarray_V_rom_U/g3_b4_n_0
    SLICE_X11Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     4.644 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]_i_6/O
                         net (fo=1, routed)           0.805     5.449    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]_i_6_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.299     5.748 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[4]_i_2/O
                         net (fo=1, routed)           0.000     5.748    sinarray_V_U/nco_sinarray_V_rom_U/q0[4]_i_2_n_0
    SLICE_X11Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     5.986 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.986    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[4]
    SLICE_X11Y10         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.508     5.508    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X11Y10         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]/C
                         clock pessimism              0.115     5.623    
                         clock uncertainty           -0.035     5.588    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.064     5.652    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 phasein_V_0_payload_A_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.432ns (33.650%)  route 2.824ns (66.350%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5.505 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X17Y11         FDRE                                         r  phasein_V_0_payload_A_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_payload_A_reg[14]/Q
                         net (fo=6, routed)           0.922     3.052    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_payload_A_reg[21][2]
    SLICE_X13Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.176 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b0_i_3_replica/O
                         net (fo=24, routed)          0.972     4.148    sinarray_V_U/nco_sinarray_V_rom_U/g0_b0_i_3_n_0_repN
    SLICE_X15Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.272 r  sinarray_V_U/nco_sinarray_V_rom_U/g5_b0/O
                         net (fo=1, routed)           0.000     4.272    sinarray_V_U/nco_sinarray_V_rom_U/g5_b0_n_0
    SLICE_X15Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     4.489 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]_i_5/O
                         net (fo=1, routed)           0.930     5.419    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]_i_5_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.299     5.718 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[0]_i_2/O
                         net (fo=1, routed)           0.000     5.718    sinarray_V_U/nco_sinarray_V_rom_U/q0[0]_i_2_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.930 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.930    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[0]
    SLICE_X13Y14         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.505     5.505    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X13Y14         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]/C
                         clock pessimism              0.115     5.620    
                         clock uncertainty           -0.035     5.585    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.064     5.649    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -0.281    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.434ns (33.360%)  route 2.865ns (66.640%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5.505 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.690     2.820    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X12Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.944 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1/O
                         net (fo=128, routed)         1.295     4.239    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.363 r  sinarray_V_U/nco_sinarray_V_rom_U/g13_b3/O
                         net (fo=1, routed)           0.000     4.363    sinarray_V_U/nco_sinarray_V_rom_U/g13_b3_n_0
    SLICE_X11Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     4.580 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]_i_9/O
                         net (fo=1, routed)           0.880     5.460    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]_i_9_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.299     5.759 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[3]_i_3/O
                         net (fo=1, routed)           0.000     5.759    sinarray_V_U/nco_sinarray_V_rom_U/q0[3]_i_3_n_0
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.973 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.973    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[3]
    SLICE_X10Y14         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.505     5.505    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X10Y14         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]/C
                         clock pessimism              0.115     5.620    
                         clock uncertainty           -0.035     5.585    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)        0.113     5.698    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.429ns (33.354%)  route 2.855ns (66.646%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 5.498 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.806     2.936    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X16Y11         LUT3 (Prop_lut3_I2_O)        0.124     3.060 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b10_i_1_replica/O
                         net (fo=25, routed)          1.310     4.370    sinarray_V_U/nco_sinarray_V_rom_U/sel[1]_repN
    SLICE_X20Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.494 r  sinarray_V_U/nco_sinarray_V_rom_U/g11_b12/O
                         net (fo=1, routed)           0.000     4.494    sinarray_V_U/nco_sinarray_V_rom_U/g11_b12_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     4.708 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]_i_10/O
                         net (fo=1, routed)           0.739     5.447    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]_i_10_n_0
    SLICE_X16Y14         LUT6 (Prop_lut6_I3_O)        0.297     5.744 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[12]_i_3/O
                         net (fo=1, routed)           0.000     5.744    sinarray_V_U/nco_sinarray_V_rom_U/q0[12]_i_3_n_0
    SLICE_X16Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.958 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     5.958    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[12]
    SLICE_X16Y14         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.498     5.498    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X16Y14         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]/C
                         clock pessimism              0.115     5.613    
                         clock uncertainty           -0.035     5.578    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)        0.113     5.691    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 phasein_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.459ns (34.462%)  route 2.775ns (65.538%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5.505 - 4.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.674     1.674    ap_clk
    SLICE_X14Y14         FDRE                                         r  phasein_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  phasein_V_0_sel_rd_reg/Q
                         net (fo=42, routed)          0.690     2.820    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_sel
    SLICE_X12Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.944 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1/O
                         net (fo=128, routed)         1.441     4.385    sinarray_V_U/nco_sinarray_V_rom_U/g0_b2_i_1_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     4.509 r  sinarray_V_U/nco_sinarray_V_rom_U/g7_b8/O
                         net (fo=1, routed)           0.000     4.509    sinarray_V_U/nco_sinarray_V_rom_U/g7_b8_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     4.754 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]_i_4/O
                         net (fo=1, routed)           0.644     5.398    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.298     5.696 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[8]_i_2/O
                         net (fo=1, routed)           0.000     5.696    sinarray_V_U/nco_sinarray_V_rom_U/q0[8]_i_2_n_0
    SLICE_X9Y13          MUXF7 (Prop_muxf7_I0_O)      0.212     5.908 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.908    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[8]
    SLICE_X9Y13          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.505     5.505    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X9Y13          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]/C
                         clock pessimism              0.115     5.620    
                         clock uncertainty           -0.035     5.585    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)        0.064     5.649    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                 -0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_B_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.296%)  route 0.258ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.558     0.558    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X23Y12         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/Q
                         net (fo=2, routed)           0.258     0.957    tmp_121_fu_110_p4[17]
    SLICE_X21Y17         FDRE                                         r  dataout_V_1_payload_B_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.824     0.824    ap_clk
    SLICE_X21Y17         FDRE                                         r  dataout_V_1_payload_B_reg[17]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.070     0.889    dataout_V_1_payload_B_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.669%)  route 0.319ns (69.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.558     0.558    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X23Y12         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/Q
                         net (fo=2, routed)           0.319     1.018    tmp_121_fu_110_p4[17]
    SLICE_X20Y17         FDRE                                         r  dataout_V_1_payload_A_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.824     0.824    ap_clk
    SLICE_X20Y17         FDRE                                         r  dataout_V_1_payload_A_reg[17]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.063     0.882    dataout_V_1_payload_A_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.150%)  route 0.124ns (46.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.567     0.567    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X11Y6          FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[5]/Q
                         net (fo=2, routed)           0.124     0.832    tmp_121_fu_110_p4[5]
    SLICE_X11Y4          FDRE                                         r  dataout_V_1_payload_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.835     0.835    ap_clk
    SLICE_X11Y4          FDRE                                         r  dataout_V_1_payload_B_reg[5]/C
                         clock pessimism             -0.252     0.583    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.070     0.653    dataout_V_1_payload_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 phasein_V_0_payload_A_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tmp_2_reg_125_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.560     0.560    ap_clk
    SLICE_X10Y18         FDRE                                         r  phasein_V_0_payload_A_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  phasein_V_0_payload_A_reg[24]/Q
                         net (fo=1, routed)           0.082     0.806    phasein_V_0_payload_A[24]
    SLICE_X11Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  tmp_2_reg_125[0]_i_1/O
                         net (fo=1, routed)           0.000     0.851    p_0_in[0]
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.826     0.826    ap_clk
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[0]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.091     0.665    tmp_2_reg_125_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tmp_2_reg_125_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.863%)  route 0.121ns (46.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.560     0.560    ap_clk
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  tmp_2_reg_125_reg[2]/Q
                         net (fo=2, routed)           0.121     0.822    tmp_121_fu_110_p4[26]
    SLICE_X10Y19         FDRE                                         r  dataout_V_1_payload_A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.825     0.825    ap_clk
    SLICE_X10Y19         FDRE                                         r  dataout_V_1_payload_A_reg[26]/C
                         clock pessimism             -0.252     0.573    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.052     0.625    dataout_V_1_payload_A_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 phasein_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phasein_V_0_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.560     0.560    ap_clk
    SLICE_X19Y13         FDRE                                         r  phasein_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  phasein_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.083     0.771    phasein_V_TREADY
    SLICE_X19Y13         LUT3 (Prop_lut3_I1_O)        0.099     0.870 r  phasein_V_0_sel_wr_i_1/O
                         net (fo=1, routed)           0.000     0.870    phasein_V_0_sel_wr_i_1_n_0
    SLICE_X19Y13         FDRE                                         r  phasein_V_0_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.828     0.828    ap_clk
    SLICE_X19Y13         FDRE                                         r  phasein_V_0_sel_wr_reg/C
                         clock pessimism             -0.253     0.575    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.092     0.667    phasein_V_0_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dataout_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.226ns (38.016%)  route 0.368ns (61.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.559     0.559    ap_clk
    SLICE_X22Y11         FDRE                                         r  dataout_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  dataout_V_1_state_reg[1]/Q
                         net (fo=8, routed)           0.368     1.055    dataout_V_1_ack_in
    SLICE_X20Y12         LUT2 (Prop_lut2_I1_O)        0.098     1.153 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     1.153    ap_NS_fsm[0]
    SLICE_X20Y12         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.828     0.828    ap_clk
    SLICE_X20Y12         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X20Y12         FDSE (Hold_fdse_C_D)         0.121     0.944    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tmp_2_reg_125_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_B_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.668%)  route 0.125ns (49.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.560     0.560    ap_clk
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  tmp_2_reg_125_reg[3]/Q
                         net (fo=2, routed)           0.125     0.813    tmp_121_fu_110_p4[27]
    SLICE_X11Y19         FDRE                                         r  dataout_V_1_payload_B_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.825     0.825    ap_clk
    SLICE_X11Y19         FDRE                                         r  dataout_V_1_payload_B_reg[27]/C
                         clock pessimism             -0.252     0.573    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.019     0.592    dataout_V_1_payload_B_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 phasein_V_0_payload_B_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tmp_2_reg_125_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.215ns (62.834%)  route 0.127ns (37.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.560     0.560    ap_clk
    SLICE_X12Y18         FDRE                                         r  phasein_V_0_payload_B_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  phasein_V_0_payload_B_reg[29]/Q
                         net (fo=1, routed)           0.127     0.851    phasein_V_0_payload_B[29]
    SLICE_X11Y18         LUT3 (Prop_lut3_I0_O)        0.051     0.902 r  tmp_2_reg_125[5]_i_1/O
                         net (fo=1, routed)           0.000     0.902    p_0_in[5]
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.826     0.826    ap_clk
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[5]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.107     0.681    tmp_2_reg_125_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tmp_2_reg_125_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.560     0.560    ap_clk
    SLICE_X11Y18         FDRE                                         r  tmp_2_reg_125_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  tmp_2_reg_125_reg[1]/Q
                         net (fo=2, routed)           0.114     0.802    tmp_121_fu_110_p4[25]
    SLICE_X10Y19         FDRE                                         r  dataout_V_1_payload_A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.825     0.825    ap_clk
    SLICE_X10Y19         FDRE                                         r  dataout_V_1_payload_A_reg[25]/C
                         clock pessimism             -0.252     0.573    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.005     0.578    dataout_V_1_payload_A_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000      SLICE_X20Y12  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X19Y13  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y11  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X22Y12  ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X12Y19  dataout_V_1_payload_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X17Y4   dataout_V_1_payload_A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X19Y4   dataout_V_1_payload_A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X20Y17  dataout_V_1_payload_A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X20Y17  dataout_V_1_payload_A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X19Y4   dataout_V_1_payload_A_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X20Y12  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X20Y12  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X19Y13  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y11  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X22Y12  ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X12Y19  dataout_V_1_payload_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X17Y4   dataout_V_1_payload_A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X17Y4   dataout_V_1_payload_A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X19Y4   dataout_V_1_payload_A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X19Y4   dataout_V_1_payload_A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X8Y5    dataout_V_1_payload_A_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X8Y17   dataout_V_1_payload_A_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X11Y4   dataout_V_1_payload_B_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X7Y17   dataout_V_1_payload_B_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X7Y17   dataout_V_1_payload_B_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X22Y10  dataout_V_1_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X22Y11  dataout_V_1_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X15Y12  phasein_V_0_payload_B_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X15Y12  phasein_V_0_payload_B_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X11Y13  phasein_V_0_payload_B_reg[15]/C



