#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 25 11:37:41 2016
# Process ID: 3240
# Log file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI.vdi
# Journal file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mem_test_CI.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/InternRAM_synth_1/InternRAM.dcp' for cell 'mem/intern'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/system_rom_synth_1/system_rom.dcp' for cell 'mem/sys'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/vram_synth_1/vram.dcp' for cell 'mem/vram_mem'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/palette_ram_synth_1/palette_ram.dcp' for cell 'mem/pall'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/OAM_synth_1/OAM.dcp' for cell 'mem/oam_mem'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mem/bus_system_valid'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:153]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:153]
WARNING: [Vivado 12-507] No nets matched 'mem/bus_intern_valid'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'mem/bus_oam_valid'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'mem/bus_pallete_valid'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:160]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:160]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:161]
WARNING: [Vivado 12-507] No nets matched 'mem/bus_vram_valid'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:163]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[4]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[5]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[6]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[7]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[8]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[9]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[10]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[11]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[12]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[13]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[14]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[15]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[16]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[17]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[18]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[19]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[20]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[21]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[22]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[23]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[24]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'bus_data/dina[25]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/InternRAM_synth_1/InternRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/system_rom_synth_1/system_rom.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/vram_synth_1/vram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/palette_ram_synth_1/palette_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/OAM_synth_1/OAM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1333.090 ; gain = 11.027 ; free physical = 8886 ; free virtual = 20675
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "9d188510f4d3a08a".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.1 for cell u_ila_0_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.1", from Vivado IP cache entry "932156ff2166c841".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1889.676 ; gain = 0.000 ; free physical = 8326 ; free virtual = 20219
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2b5cfb6b4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1889.676 ; gain = 74.062 ; free physical = 8326 ; free virtual = 20219
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23dc255d6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1907.676 ; gain = 92.062 ; free physical = 8330 ; free virtual = 20223

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 83 cells.
Phase 3 Constant Propagation | Checksum: 1675b199c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1907.676 ; gain = 92.062 ; free physical = 8328 ; free virtual = 20221

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 570 unconnected nets.
INFO: [Opt 31-11] Eliminated 175 unconnected cells.
Phase 4 Sweep | Checksum: 1cb637db2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1907.676 ; gain = 92.062 ; free physical = 8327 ; free virtual = 20220

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1907.676 ; gain = 0.000 ; free physical = 8327 ; free virtual = 20220
Ending Logic Optimization Task | Checksum: 1cb637db2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1907.676 ; gain = 92.062 ; free physical = 8327 ; free virtual = 20220
Implement Debug Cores | Checksum: 224348709
Logic Optimization | Checksum: 246e82032

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 14 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 2e6f11cfd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1945.746 ; gain = 0.000 ; free physical = 8222 ; free virtual = 20122
Ending Power Optimization Task | Checksum: 2e6f11cfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1945.746 ; gain = 38.070 ; free physical = 8222 ; free virtual = 20122
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 54 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1945.746 ; gain = 632.688 ; free physical = 8222 ; free virtual = 20122
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1977.762 ; gain = 0.000 ; free physical = 8220 ; free virtual = 20122
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1f024497d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1977.770 ; gain = 0.000 ; free physical = 8209 ; free virtual = 20120

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1977.770 ; gain = 0.000 ; free physical = 8209 ; free virtual = 20120
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1977.770 ; gain = 0.000 ; free physical = 8208 ; free virtual = 20119

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: ed824af4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1977.770 ; gain = 0.000 ; free physical = 8207 ; free virtual = 20119
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: ed824af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.785 ; gain = 48.016 ; free physical = 8190 ; free virtual = 20109

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: ed824af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.785 ; gain = 48.016 ; free physical = 8193 ; free virtual = 20112

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 9848a974

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.785 ; gain = 48.016 ; free physical = 8193 ; free virtual = 20112
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec7ea9a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.785 ; gain = 48.016 ; free physical = 8193 ; free virtual = 20112

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 15ec706f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.785 ; gain = 48.016 ; free physical = 8189 ; free virtual = 20111
Phase 2.2.1 Place Init Design | Checksum: ecaa6d15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.777 ; gain = 49.008 ; free physical = 8200 ; free virtual = 20123
Phase 2.2 Build Placer Netlist Model | Checksum: ecaa6d15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.777 ; gain = 49.008 ; free physical = 8200 ; free virtual = 20123

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: ecaa6d15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.777 ; gain = 49.008 ; free physical = 8199 ; free virtual = 20123
Phase 2.3 Constrain Clocks/Macros | Checksum: ecaa6d15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.777 ; gain = 49.008 ; free physical = 8199 ; free virtual = 20123
Phase 2 Placer Initialization | Checksum: ecaa6d15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.777 ; gain = 49.008 ; free physical = 8199 ; free virtual = 20123

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: fc8b5cb1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8203 ; free virtual = 20130

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: fc8b5cb1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8203 ; free virtual = 20130

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1ddc2584a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8204 ; free virtual = 20131

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a93db60c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8204 ; free virtual = 20131

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1a93db60c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8204 ; free virtual = 20131

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 23162064b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8204 ; free virtual = 20131

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1d633faca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8204 ; free virtual = 20131

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 4.6 Small Shape Detail Placement | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 4 Detail Placement | Checksum: 1ce78a5fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 24bb19786

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 24bb19786

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.169. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 5.2.2 Post Placement Optimization | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 5.2 Post Commit Optimization | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 5.5 Placer Reporting | Checksum: 227637aff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 22eddbee4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 22eddbee4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
Ending Placer Task | Checksum: 15760e434

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.801 ; gain = 97.031 ; free physical = 8201 ; free virtual = 20130
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 54 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.801 ; gain = 97.035 ; free physical = 8201 ; free virtual = 20130
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2074.801 ; gain = 0.000 ; free physical = 8194 ; free virtual = 20140
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2074.801 ; gain = 0.000 ; free physical = 8199 ; free virtual = 20134
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2074.801 ; gain = 0.000 ; free physical = 8194 ; free virtual = 20130
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2074.801 ; gain = 0.000 ; free physical = 8193 ; free virtual = 20129
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c816e718

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2098.445 ; gain = 23.645 ; free physical = 8029 ; free virtual = 19969

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c816e718

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2098.445 ; gain = 23.645 ; free physical = 8025 ; free virtual = 19967

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c816e718

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2108.434 ; gain = 33.633 ; free physical = 7997 ; free virtual = 19941
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13094e657

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.488 ; gain = 56.688 ; free physical = 7926 ; free virtual = 19874
INFO: [Route 35-57] Estimated Timing Summary | WNS=24.338 | TNS=0.000  | WHS=-0.154 | THS=-16.864|

Phase 2 Router Initialization | Checksum: 1d88f17f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.488 ; gain = 56.688 ; free physical = 7916 ; free virtual = 19865

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ae335137

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2132.473 ; gain = 57.672 ; free physical = 7863 ; free virtual = 19812

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: dbd4a8d4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7837 ; free virtual = 19788
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.574 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14fdca2e1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7837 ; free virtual = 19788
Phase 4 Rip-up And Reroute | Checksum: 14fdca2e1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7837 ; free virtual = 19788

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bdacf7e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7817 ; free virtual = 19768
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.574 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bdacf7e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7817 ; free virtual = 19768

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bdacf7e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7816 ; free virtual = 19768
Phase 5 Delay and Skew Optimization | Checksum: 1bdacf7e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7816 ; free virtual = 19768

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1bee2f534

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7816 ; free virtual = 19767
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.574 | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 19ef3d594

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7816 ; free virtual = 19767

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01455 %
  Global Horizontal Routing Utilization  = 1.52586 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1552ff93f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7816 ; free virtual = 19767

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1552ff93f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7816 ; free virtual = 19767

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117714ae5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7811 ; free virtual = 19762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.574 | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 117714ae5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7811 ; free virtual = 19762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7811 ; free virtual = 19762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 54 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2140.477 ; gain = 65.676 ; free physical = 7811 ; free virtual = 19762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2164.488 ; gain = 0.000 ; free physical = 7798 ; free virtual = 19771
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 11:39:27 2016...
