0.7
2020.1
May 27 2020
19:59:15
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_bias_in_V.v,1641692161,systemVerilog,,,,AESL_autofifo_bias_in_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_conv_out_V.v,1641692161,systemVerilog,,,,AESL_autofifo_conv_out_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_data_in_V.v,1641692161,systemVerilog,,,,AESL_autofifo_data_in_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_weight_in_V.v,1641692161,systemVerilog,,,,AESL_autofifo_weight_in_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.autotb.v,1641692161,systemVerilog,,,,apatb_Conv_sysarr_dbbuf_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.v,1641692124,systemVerilog,,,,Conv_sysarr_dbbuf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1;Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1_DSP48_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1;Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1_DSP48_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_bias_l2_0.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_bias_l2_0;Conv_sysarr_dbbuf_bias_l2_0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1;Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1_DSP48_9,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1;Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1;Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1_DSP48_8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1;Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1_Multiplier_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1;Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1_Multiplier_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1;Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1;Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1_Multiplier_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_9s_6ns_9_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_9s_6ns_9_1_1;Conv_sysarr_dbbuf_mul_9s_6ns_9_1_1_Multiplier_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1;Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1;Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1_DSP48_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1;Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1;Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1;Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mux_42_32_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mux_42_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mux_464_8_1_1.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_mux_464_8_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_output_l1_0.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_output_l1_0;Conv_sysarr_dbbuf_output_l1_0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_weight_l2_0.v,1641692125,systemVerilog,,,,Conv_sysarr_dbbuf_weight_l2_0;Conv_sysarr_dbbuf_weight_l2_0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
