

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1d3240739ca0e76afa883ff1ad1baabe  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_B29J8m
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_edQOqI"
Running: cat _ptx_edQOqI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_MdqUI3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_MdqUI3 --output-file  /dev/null 2> _ptx_edQOqIinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_edQOqI _ptx2_MdqUI3 _ptx_edQOqIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93095
gpu_sim_insn = 1245376
gpu_ipc =      13.3775
gpu_tot_sim_cycle = 317781
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9190
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2298
partiton_reqs_in_parallel = 2048090
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4450
partiton_reqs_in_parallel_util = 2048090
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93095
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2603 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=9293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511493	W0_Scoreboard:638283	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 8426 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 317517 
mrq_lat_table:177 	45 	48 	96 	55 	130 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92 	231 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	132 	23 	23 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631 	1090 	390 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      4580      4584     11446     11451         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4580      4584     11448     11448         0         0         0     64579     14050     54277         0         0         0         0 
dram[2]:         0         0      4580      4584     11447     61363     64570         0     51680         0         0         0         0         0         0         0 
dram[3]:         0         0      4580      4584     11447     11448         0     57705     64576         0         0         0     84579         0         0         0 
dram[4]:         0         0      4580      4582     11446     11449     57707         0         0         0         0     46748         0         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573         0     50172         0         0         0     84581         0     14313      4839 
dram[6]:         0         0      4580      4581     11446     11449         0         0         0     47604     48460     50926         0         0         0     84582 
dram[7]:         0         0      4580      4581     11447     11452         0         0     36565         0         0         0         0         0         0         0 
dram[8]:         0         0     68230      4584     11446     11449         0         0         0         0     49316         0         0         0         0         0 
dram[9]:         0         0      4580      4584     11447     11452         0         0     46035         0         0         0         0         0         0         0 
dram[10]:         0         0      4580      4584     11446     11449     64572         0         0         0     54275         0         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  5.666667  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/75 = 7.466667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       21823     21874     33993     34096    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none       25243     25304     34024     34120    none      none      none        8818     11484      4103    none      none      none      none  
dram[2]:     none      none       25276     25332     34036     31701      7102    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       24166     24212     34044     34133    none        5840      7961    none      none      none       16360    none      none      none  
dram[4]:     none      none       24114     24189     34070     34151      5811    none      none      none      none         352    none      none           0         0
dram[5]:     none      none       24117     24189     34058     34133      7532    none         352    none      none      none       17115    none           0         0
dram[6]:     none      none       24122     24193     36360     36458    none      none      none         352       352       250    none      none      none       17543
dram[7]:     none      none       24118     24179     33416     33506    none      none       11647    none      none      none      none      none      none      none  
dram[8]:     none      none       21939     24166     33430     33518    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none       24109     24171     33424     33504    none      none       10367    none      none      none      none      none      none      none  
dram[10]:     none      none       24105     24158     33418     33470      6349    none      none      none        3246    none      none      none      none       20857
maximum mf latency per bank:
dram[0]:        252         0     10601     10606     10634     10679         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0     10616     10637     10638     10687         0         0         0     17637     10421      8206         0         0         0         0
dram[2]:          0         0     10630     10636     10660     25891     14205         0       250         0         0         0         0         0         0         0
dram[3]:          0         0     10613     10622     10668     10712         0     13452     15923         0         0         0     32720         0         0         0
dram[4]:          0         0     10613     10627     10670     10711     11622         0         0         0         0       352         0         0         0         0
dram[5]:          0         0     10608     10621     10675     10723     15064         0       352         0         0         0     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10691         0         0         0       352       352       250         0         0         0     35087
dram[7]:          0         0     10607     10618     10641     10677         0         0     11647         0         0         0         0         0         0         0
dram[8]:          0         0     24177     10616     10636     10693         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0     10603     10615     10651     10688         0         0      9457         0         0         0         0         0         0         0
dram[10]:          0         0     10604     10612     10635     10672     12699         0         0         0      6492         0         0         0         0     41714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172669 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 4a 172844i bk1: 0a 172863i bk2: 32a 172789i bk3: 32a 172739i bk4: 60a 172716i bk5: 60a 172618i bk6: 0a 172860i bk7: 0a 172860i bk8: 0a 172861i bk9: 0a 172861i bk10: 0a 172862i bk11: 0a 172862i bk12: 0a 172862i bk13: 0a 172862i bk14: 0a 172862i bk15: 0a 172862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00875265
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172651 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 0a 172863i bk1: 0a 172864i bk2: 32a 172788i bk3: 32a 172733i bk4: 60a 172701i bk5: 60a 172606i bk6: 0a 172862i bk7: 0a 172863i bk8: 0a 172863i bk9: 4a 172837i bk10: 8a 172810i bk11: 4a 172834i bk12: 0a 172860i bk13: 0a 172860i bk14: 0a 172861i bk15: 0a 172862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0101005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172654 n_act=8 n_pre=2 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=559 dram_eff=0.7084
bk0: 0a 172863i bk1: 0a 172864i bk2: 32a 172790i bk3: 32a 172735i bk4: 60a 172704i bk5: 64a 172539i bk6: 4a 172834i bk7: 0a 172859i bk8: 4a 172839i bk9: 0a 172858i bk10: 0a 172860i bk11: 0a 172861i bk12: 0a 172861i bk13: 0a 172861i bk14: 0a 172861i bk15: 0a 172862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00971873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172643 n_act=7 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.002453
n_activity=568 dram_eff=0.7465
bk0: 0a 172864i bk1: 0a 172865i bk2: 36a 172781i bk3: 36a 172725i bk4: 60a 172696i bk5: 60a 172607i bk6: 0a 172861i bk7: 8a 172811i bk8: 4a 172827i bk9: 0a 172859i bk10: 0a 172860i bk11: 0a 172861i bk12: 4a 172836i bk13: 0a 172860i bk14: 0a 172861i bk15: 0a 172861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00879314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172645 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.002418
n_activity=597 dram_eff=0.7002
bk0: 0a 172861i bk1: 0a 172865i bk2: 36a 172782i bk3: 36a 172719i bk4: 60a 172699i bk5: 60a 172601i bk6: 4a 172835i bk7: 0a 172861i bk8: 0a 172861i bk9: 0a 172861i bk10: 0a 172862i bk11: 4a 172842i bk12: 0a 172860i bk13: 0a 172862i bk14: 4a 172842i bk15: 4a 172841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00927908
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172639 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.002476
n_activity=642 dram_eff=0.6667
bk0: 0a 172860i bk1: 0a 172863i bk2: 36a 172781i bk3: 36a 172719i bk4: 60a 172702i bk5: 60a 172614i bk6: 4a 172836i bk7: 0a 172860i bk8: 4a 172842i bk9: 0a 172861i bk10: 0a 172862i bk11: 0a 172862i bk12: 4a 172836i bk13: 0a 172860i bk14: 4a 172841i bk15: 4a 172840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0105113
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172653 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=590 dram_eff=0.6814
bk0: 0a 172861i bk1: 0a 172863i bk2: 36a 172779i bk3: 36a 172726i bk4: 56a 172699i bk5: 56a 172617i bk6: 0a 172861i bk7: 0a 172862i bk8: 0a 172862i bk9: 4a 172842i bk10: 4a 172842i bk11: 4a 172842i bk12: 0a 172861i bk13: 0a 172862i bk14: 0a 172862i bk15: 4a 172836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00973031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172669 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=460 dram_eff=0.8174
bk0: 0a 172863i bk1: 0a 172864i bk2: 36a 172781i bk3: 36a 172717i bk4: 56a 172703i bk5: 56a 172622i bk6: 0a 172861i bk7: 0a 172861i bk8: 4a 172842i bk9: 0a 172860i bk10: 0a 172861i bk11: 0a 172861i bk12: 0a 172861i bk13: 0a 172861i bk14: 0a 172862i bk15: 0a 172862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00883942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172662 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002233
n_activity=515 dram_eff=0.7495
bk0: 0a 172864i bk1: 0a 172865i bk2: 40a 172743i bk3: 36a 172728i bk4: 56a 172706i bk5: 56a 172623i bk6: 0a 172859i bk7: 0a 172861i bk8: 0a 172861i bk9: 0a 172861i bk10: 4a 172843i bk11: 0a 172861i bk12: 0a 172862i bk13: 0a 172862i bk14: 0a 172862i bk15: 0a 172863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00836505
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172669 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 0a 172863i bk1: 0a 172864i bk2: 36a 172781i bk3: 36a 172723i bk4: 56a 172710i bk5: 56a 172621i bk6: 0a 172861i bk7: 0a 172861i bk8: 4a 172842i bk9: 0a 172860i bk10: 0a 172861i bk11: 0a 172861i bk12: 0a 172861i bk13: 0a 172861i bk14: 0a 172862i bk15: 0a 172862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00812787
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172862 n_nop=172656 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002302
n_activity=546 dram_eff=0.7289
bk0: 0a 172862i bk1: 0a 172864i bk2: 36a 172780i bk3: 36a 172729i bk4: 56a 172700i bk5: 56a 172624i bk6: 4a 172834i bk7: 0a 172861i bk8: 0a 172861i bk9: 0a 172862i bk10: 4a 172837i bk11: 0a 172861i bk12: 0a 172861i bk13: 0a 172862i bk14: 0a 172862i bk15: 4a 172837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00784441

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.2137
	minimum = 6
	maximum = 96
Network latency average = 18.234
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.0271
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476935
	minimum = 0.00036522 (at node 0)
	maximum = 0.000773408 (at node 1)
Accepted packet rate average = 0.000476935
	minimum = 0.00036522 (at node 0)
	maximum = 0.000773408 (at node 1)
Injected flit rate average = 0.000745801
	minimum = 0.00036522 (at node 0)
	maximum = 0.00179388 (at node 37)
Accepted flit rate average= 0.000745801
	minimum = 0.000494122 (at node 29)
	maximum = 0.00152533 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2137 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.234 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.0271 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476935 (1 samples)
	minimum = 0.00036522 (1 samples)
	maximum = 0.000773408 (1 samples)
Accepted packet rate average = 0.000476935 (1 samples)
	minimum = 0.00036522 (1 samples)
	maximum = 0.000773408 (1 samples)
Injected flit rate average = 0.000745801 (1 samples)
	minimum = 0.00036522 (1 samples)
	maximum = 0.00179388 (1 samples)
Accepted flit rate average = 0.000745801 (1 samples)
	minimum = 0.000494122 (1 samples)
	maximum = 0.00152533 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 9293 (inst/sec)
gpgpu_simulation_rate = 2371 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1971
gpu_sim_insn = 1114192
gpu_ipc =     565.2927
gpu_tot_sim_cycle = 541902
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3542
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7190
partiton_reqs_in_parallel = 43100
partiton_reqs_in_parallel_total    = 2048090
partiton_level_parallism =      21.8671
partiton_level_parallism_total  =       3.8590
partiton_reqs_in_parallel_util = 43100
partiton_reqs_in_parallel_util_total    = 2048090
gpu_sim_cycle_parition_util = 1971
gpu_tot_sim_cycle_parition_util    = 93095
partiton_level_parallism_util =      21.8671
partiton_level_parallism_util_total  =      21.9972
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     102.7187 GB/Sec
L2_BW_total  =       0.7619 GB/Sec
gpu_total_sim_rate=16616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20304	W0_Idle:4534522	W0_Scoreboard:667007	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 4210 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 541901 
mrq_lat_table:401 	80 	90 	141 	77 	221 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	297 	2098 	8 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	472 	160 	66 	0 	1837 	9 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1013 	1621 	1414 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      4580      4584     11446     11451       921       925      1021      1023         0         0         0         0         0         0 
dram[1]:         0         0      4580      4584     11448     11448       969       971      1030     64579     14050     54277         0         0         0         0 
dram[2]:         0         0      4580      4584     11447     61363     64570       980     51680       989         0         0         0         0         0         0 
dram[3]:         0         0      4580      4584     11447     11448       981     57705     64576      1031         0         0     84579         0         0         0 
dram[4]:         0         0      4580      4582     11446     11449     57707       971       975      1035         0     46748         0         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       988     50172      1042         0         0     84581         0     14313      4839 
dram[6]:         0         0      4580      4581     11446     11449       993       985      1031     47604     48460     50926         0         0       292     84582 
dram[7]:         0         0      4580      4581     11447     11452      1005      1004     36565      1044         0         0         0         0         0         0 
dram[8]:         0         0     68230      4584     11446     11449       973       976      1033      1035     49316         0      1559         0         0         0 
dram[9]:         0         0      4580      4584     11447     11452       961       966     46035      1047         0         0         0         0         0         0 
dram[10]:         0         0      4580      4584     11446     11449     64572       917      1085      1089     54275         0         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       21823     21903     31975     32065      1480      1572      1475      1401    none      none      none      none      none      none  
dram[1]:     none      none       25272     25304     31978     32070      1328      1552      1427      3754     11484      4103    none      none      none      none  
dram[2]:     none      none       25276     25332     32003     30010      2099      1507      1284      1410    none      none      none      none      none      none  
dram[3]:     none      none       24166     24212     31995     32077      1392      2588      3486      1423    none      none       16360    none      none      none  
dram[4]:     none      none       24114     24189     32018     32089      1837      1345      1363      1397    none         584    none      none           0         0
dram[5]:     none      none       24117     24189     32005     32075      2133      1471      1285      1425    none      none       17115    none           0         0
dram[6]:     none      none       24122     24193     31967     32058      1336      1505      1374      1240       584       482    none      none           0     11695
dram[7]:     none      none       24144     24179     29390     29470      1400      1638      2877      1399    none      none      none      none      none      none  
dram[8]:     none      none       21939     24166     29402     29484      1358      1570      1292      1354       584    none         246    none      none      none  
dram[9]:     none      none       24109     24171     29422     29504      1413      1504      2970      1418    none      none      none      none      none      none  
dram[10]:     none      none       24131     24158     29425     29453      2023      1423      1304      1335      3246    none      none      none      none       20857
maximum mf latency per bank:
dram[0]:        252         0     10601     10606     10634     10679       491       502       530       545         0         0         0         0         0         0
dram[1]:          0         0     10616     10637     10638     10687       421       502       461     17637     10421      8206         0         0         0         0
dram[2]:          0         0     10630     10636     10660     25891     14205       475       485       464         0         0         0         0         0         0
dram[3]:          0         0     10613     10622     10668     10712       414     13452     15923       460         0         0     32720         0         0         0
dram[4]:          0         0     10613     10627     10670     10711     11622       421       482       441         0       352         0         0         0         0
dram[5]:          0         0     10608     10621     10675     10723     15064       462       468       467         0         0     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10691       422       446       469       461       352       250         0         0         0     35087
dram[7]:          0         0     10607     10618     10641     10677       404       504     11647       495         0         0         0         0         0         0
dram[8]:          0         0     24177     10616     10636     10693       407       479       455       497       352         0       253         0         0         0
dram[9]:          0         0     10603     10615     10651     10688       445       484      9457       480         0         0         0         0         0         0
dram[10]:          0         0     10604     10612     10635     10672     12699       474       439       468      6492         0         0         0         0     41714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176140 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.004215
n_activity=930 dram_eff=0.8
bk0: 4a 176503i bk1: 0a 176522i bk2: 32a 176448i bk3: 32a 176398i bk4: 64a 176370i bk5: 64a 176271i bk6: 64a 176348i bk7: 64a 176232i bk8: 24a 176246i bk9: 24a 176233i bk10: 0a 176519i bk11: 0a 176519i bk12: 0a 176520i bk13: 0a 176520i bk14: 0a 176521i bk15: 0a 176521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0200599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176127 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004328
n_activity=1026 dram_eff=0.7446
bk0: 0a 176522i bk1: 0a 176523i bk2: 32a 176448i bk3: 32a 176394i bk4: 64a 176354i bk5: 64a 176257i bk6: 64a 176370i bk7: 64a 176248i bk8: 24a 176273i bk9: 24a 176252i bk10: 8a 176467i bk11: 4a 176491i bk12: 0a 176518i bk13: 0a 176518i bk14: 0a 176519i bk15: 0a 176521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0205018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176131 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.004283
n_activity=976 dram_eff=0.7746
bk0: 0a 176522i bk1: 0a 176523i bk2: 32a 176449i bk3: 32a 176394i bk4: 64a 176355i bk5: 68a 176191i bk6: 64a 176351i bk7: 64a 176224i bk8: 28a 176180i bk9: 24a 176241i bk10: 0a 176518i bk11: 0a 176520i bk12: 0a 176520i bk13: 0a 176520i bk14: 0a 176520i bk15: 0a 176521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0183604
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176128 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.004351
n_activity=954 dram_eff=0.805
bk0: 0a 176522i bk1: 0a 176524i bk2: 36a 176440i bk3: 36a 176385i bk4: 64a 176349i bk5: 64a 176260i bk6: 64a 176372i bk7: 64a 176202i bk8: 24a 176262i bk9: 24a 176272i bk10: 0a 176518i bk11: 0a 176519i bk12: 4a 176494i bk13: 0a 176518i bk14: 0a 176519i bk15: 0a 176519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0177883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176121 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.004407
n_activity=1014 dram_eff=0.7673
bk0: 0a 176521i bk1: 0a 176525i bk2: 36a 176442i bk3: 36a 176379i bk4: 64a 176352i bk5: 64a 176253i bk6: 64a 176372i bk7: 64a 176247i bk8: 24a 176206i bk9: 24a 176294i bk10: 0a 176519i bk11: 4a 176499i bk12: 0a 176517i bk13: 0a 176520i bk14: 4a 176500i bk15: 4a 176499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0131769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176116 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.004464
n_activity=1060 dram_eff=0.7434
bk0: 0a 176519i bk1: 0a 176522i bk2: 36a 176440i bk3: 36a 176378i bk4: 64a 176354i bk5: 64a 176266i bk6: 64a 176368i bk7: 64a 176238i bk8: 28a 176268i bk9: 24a 176273i bk10: 0a 176520i bk11: 0a 176520i bk12: 4a 176494i bk13: 0a 176518i bk14: 4a 176499i bk15: 4a 176499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0190459
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176106 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.004543
n_activity=1067 dram_eff=0.7516
bk0: 0a 176518i bk1: 0a 176520i bk2: 36a 176437i bk3: 36a 176387i bk4: 64a 176345i bk5: 64a 176253i bk6: 64a 176354i bk7: 64a 176228i bk8: 24a 176259i bk9: 28a 176212i bk10: 4a 176499i bk11: 4a 176500i bk12: 0a 176519i bk13: 0a 176521i bk14: 4a 176502i bk15: 8a 176379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199183
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176133 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.004305
n_activity=878 dram_eff=0.8656
bk0: 0a 176522i bk1: 0a 176523i bk2: 36a 176441i bk3: 36a 176377i bk4: 64a 176350i bk5: 64a 176268i bk6: 64a 176378i bk7: 64a 176229i bk8: 28a 176233i bk9: 24a 176237i bk10: 0a 176518i bk11: 0a 176518i bk12: 0a 176518i bk13: 0a 176518i bk14: 0a 176520i bk15: 0a 176520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0214989
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176114 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.004475
n_activity=1026 dram_eff=0.77
bk0: 0a 176522i bk1: 0a 176523i bk2: 40a 176402i bk3: 36a 176389i bk4: 64a 176352i bk5: 64a 176268i bk6: 64a 176340i bk7: 64a 176244i bk8: 24a 176256i bk9: 24a 176228i bk10: 4a 176500i bk11: 0a 176520i bk12: 4a 176476i bk13: 0a 176519i bk14: 0a 176519i bk15: 0a 176520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0192158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176139 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.004215
n_activity=901 dram_eff=0.8257
bk0: 0a 176523i bk1: 0a 176524i bk2: 36a 176441i bk3: 36a 176383i bk4: 64a 176353i bk5: 64a 176263i bk6: 64a 176356i bk7: 64a 176244i bk8: 24a 176276i bk9: 20a 176376i bk10: 0a 176518i bk11: 0a 176519i bk12: 0a 176519i bk13: 0a 176519i bk14: 0a 176521i bk15: 0a 176521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0155562
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176521 n_nop=176132 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004294
n_activity=1000 dram_eff=0.758
bk0: 0a 176521i bk1: 0a 176523i bk2: 36a 176440i bk3: 36a 176389i bk4: 64a 176345i bk5: 64a 176266i bk6: 64a 176349i bk7: 64a 176257i bk8: 20a 176391i bk9: 20a 176379i bk10: 4a 176494i bk11: 0a 176519i bk12: 0a 176519i bk13: 0a 176520i bk14: 0a 176520i bk15: 4a 176495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0141173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3155
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.6908
	minimum = 6
	maximum = 91
Network latency average = 15.6025
	minimum = 6
	maximum = 65
Slowest packet = 4451
Flit latency average = 16.2217
	minimum = 6
	maximum = 64
Slowest flit = 9158
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216853
	minimum = 0.0167513 (at node 0)
	maximum = 0.0319797 (at node 41)
Accepted packet rate average = 0.0216853
	minimum = 0.0167513 (at node 0)
	maximum = 0.0319797 (at node 41)
Injected flit rate average = 0.0333807
	minimum = 0.0167513 (at node 0)
	maximum = 0.0847716 (at node 41)
Accepted flit rate average= 0.0333807
	minimum = 0.0233503 (at node 33)
	maximum = 0.0522843 (at node 12)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9523 (2 samples)
	minimum = 6 (2 samples)
	maximum = 93.5 (2 samples)
Network latency average = 16.9183 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62.5 (2 samples)
Flit latency average = 16.1244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0110811 (2 samples)
	minimum = 0.00855824 (2 samples)
	maximum = 0.0163766 (2 samples)
Accepted packet rate average = 0.0110811 (2 samples)
	minimum = 0.00855824 (2 samples)
	maximum = 0.0163766 (2 samples)
Injected flit rate average = 0.0170633 (2 samples)
	minimum = 0.00855824 (2 samples)
	maximum = 0.0432827 (2 samples)
Accepted flit rate average = 0.0170633 (2 samples)
	minimum = 0.0119222 (2 samples)
	maximum = 0.0269048 (2 samples)
Injected packet size average = 1.53985 (2 samples)
Accepted packet size average = 1.53985 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 16616 (inst/sec)
gpgpu_simulation_rate = 3816 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143112
gpu_sim_insn = 1246472
gpu_ipc =       8.7098
gpu_tot_sim_cycle = 912236
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9530
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7190
partiton_reqs_in_parallel = 3148464
partiton_reqs_in_parallel_total    = 2091190
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7437
partiton_reqs_in_parallel_util = 3148464
partiton_reqs_in_parallel_util_total    = 2091190
gpu_sim_cycle_parition_util = 143112
gpu_tot_sim_cycle_parition_util    = 95066
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6107 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=9366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5474
	L1I_total_cache_miss_rate = 0.0825
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60910
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
90, 90, 89, 90, 89, 90, 89, 90, 90, 90, 90, 90, 90, 90, 90, 90, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 211, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26310	W0_Idle:11580959	W0_Scoreboard:1528883	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 81505 
averagemflatency = 2696 
max_icnt2mem_latency = 81252 
max_icnt2sh_latency = 912235 
mrq_lat_table:517 	86 	101 	164 	77 	221 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2618 	2185 	8 	0 	512 	2 	1293 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1663 	172 	66 	0 	3050 	9 	0 	0 	0 	513 	2 	1292 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3208 	1746 	1414 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	19 	0 	0 	3 	3 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        12         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      4580     73231     87291     97795       921       925      1021      1023         0     89298         0         0    106651         0 
dram[1]:    130997     93878      4580    105511     11448     11448       969       971      1030     64579     14050     54277         0         0         0         0 
dram[2]:     92266         0    133899      4584     11447     61363     64570     67835     51680       989     69805     73762         0         0         0         0 
dram[3]:    108396    141368    138513     95157    106842     11448       981     57705     64576      1031     71544     80318     84579     83332      4676         0 
dram[4]:         0         0      4580     96858     11446     11449     57707       971     84396      1035     85888     46748    116680         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       988     50172    141177    137008     83669     84581         0     14313      4839 
dram[6]:         0         0     79609      4581     11446     11449       993       985      1031     79849     48460     50926         0         0       292     93844 
dram[7]:    131734         0     66628      4581     11447     11452      1005     32129     36565      1044     93358    110945         0         0         0    126036 
dram[8]:     72063     11088     68230     69812     11446     11449       973       976      1033    106498     49316     70687     86553         0    130102    130015 
dram[9]:         0     89819    135937    134745     11447     11452       961       966     46035      1047    139998     92501    136638     85038         0         0 
dram[10]:     61037     86278     84382      4584     11446     11449     64572       917      1085      1089     54275    128302         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       22659     18533     35418     29141      1532      1609      1475      1401    none         352    none      none         900    none  
dram[1]:        170       170     26083     26424     32648     32726      1343      1581      1427      3011      5915      3148    none      none      none      none  
dram[2]:        170    none       20903     26081     32715     30654      2113      5227      1005      1291       265       169    none      none      none      none  
dram[3]:        170       170     20485     20472     29071     32753      1421      2588      2817      1153       464     35028     17061       169      5856    none  
dram[4]:     none      none       24915     17339     32721     32016      1865      1368      4675      1150       233       584       170    none           0         0
dram[5]:     none      none       24893     24924     32694     32739      2147      1471      1076      1141       352       297     17361    none           0         0
dram[6]:     none      none       20382     24902     32590     32682      1336      1505      1245      1069       468       276    none      none           0      7263
dram[7]:        170    none       20453     24930     30013     30075      1423      3558      2589      1249       352       235    none      none      none       65217
dram[8]:        170     12231     22697     20423     30033     30102      1358      1570      1157      1087       584       352       230    none         380       170
dram[9]:     none         170     20431     20439     30055     30154      1421      1521      2817      1418       250       313     76072       186    none      none  
dram[10]:      61995     67471     23889     24913     30057     30073      2037      1438      1282      1170      2019       170    none      none      none       16448
maximum mf latency per bank:
dram[0]:        252         0     10601     19208     78633     10679       491       502       530       545         0       352         0         0       250         0
dram[1]:        341       341     10616     81505     10638     10687       421       502       461     17637     10421      8206         0         0         0         0
dram[2]:        341         0     10630     10636     10660     25891     14205     63835       485       464       358       341         0         0         0         0
dram[3]:        341       341     10613     10622     10668     10712       414     13452     15923       460       352     68919     32720       341      4165         0
dram[4]:          0         0     10613     10627     10670     19214     11622       421     32381       441       358       352       341         0         0         0
dram[5]:          0         0     10608     10621     10675     10723     15064       462       468       467       352       352     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10691       422       446       469       461       352       347         0         0         0     35087
dram[7]:        341         0     10607     10618     10641     10677       404     32361     11647       495       352       346         0         0         0     64697
dram[8]:        341     10539     24177     10616     10636     10693       407       479       455       497       352       352       347         0       250       341
dram[9]:          0       341     10603     10615     10651     10688       445       484      9457       480       250       346     75292       341         0         0
dram[10]:      60040     66171     60025     10612     10635     10672     12699       474       439       468      6492       341         0         0         0     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441841 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.0018
n_activity=1218 dram_eff=0.6535
bk0: 4a 442241i bk1: 0a 442260i bk2: 32a 442186i bk3: 40a 442067i bk4: 68a 442074i bk5: 68a 441968i bk6: 64a 442083i bk7: 64a 441967i bk8: 24a 441982i bk9: 24a 441969i bk10: 0a 442256i bk11: 4a 442237i bk12: 0a 442257i bk13: 0a 442258i bk14: 4a 442240i bk15: 0a 442258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00808804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441817 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1334 dram_eff=0.6312
bk0: 4a 442235i bk1: 4a 442234i bk2: 32a 442184i bk3: 40a 442061i bk4: 64a 442088i bk5: 64a 441992i bk6: 64a 442106i bk7: 64a 441985i bk8: 24a 442010i bk9: 32a 441975i bk10: 16a 442191i bk11: 8a 442197i bk12: 0a 442254i bk13: 0a 442256i bk14: 0a 442258i bk15: 0a 442260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00825084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441796 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1468 dram_eff=0.5954
bk0: 4a 442234i bk1: 0a 442259i bk2: 36a 442147i bk3: 32a 442130i bk4: 64a 442094i bk5: 68a 441931i bk6: 64a 442091i bk7: 68a 441932i bk8: 36a 441848i bk9: 28a 441970i bk10: 20a 442166i bk11: 8a 442210i bk12: 0a 442253i bk13: 0a 442255i bk14: 0a 442257i bk15: 0a 442259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0074504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02eac00, atomic=0 1 entries : 0x7fe02c9b2b90 :  mf: uid=132789, sid14:w08, part=3, addr=0xc02eac60, load , size=32, unknown  status = IN_PARTITION_DRAM (912235), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441781 n_act=19 n_pre=4 n_req=122 n_rd=443 n_write=11 bw_util=0.002053
n_activity=1504 dram_eff=0.6037
bk0: 4a 442233i bk1: 4a 442233i bk2: 39a 442140i bk3: 40a 442081i bk4: 68a 442046i bk5: 64a 441994i bk6: 64a 442110i bk7: 64a 441940i bk8: 32a 441986i bk9: 32a 441997i bk10: 8a 442232i bk11: 8a 442207i bk12: 4a 442231i bk13: 8a 442213i bk14: 4a 442236i bk15: 0a 442255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00726273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441801 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.001963
n_activity=1419 dram_eff=0.6117
bk0: 0a 442258i bk1: 0a 442262i bk2: 36a 442179i bk3: 44a 442061i bk4: 64a 442089i bk5: 68a 441959i bk6: 64a 442109i bk7: 64a 441986i bk8: 32a 441875i bk9: 32a 442015i bk10: 8a 442198i bk11: 4a 442235i bk12: 4a 442228i bk13: 0a 442256i bk14: 4a 442236i bk15: 4a 442236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00536791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441824 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.001895
n_activity=1246 dram_eff=0.6726
bk0: 0a 442256i bk1: 0a 442259i bk2: 36a 442177i bk3: 36a 442115i bk4: 64a 442091i bk5: 64a 442003i bk6: 64a 442106i bk7: 64a 441976i bk8: 36a 441993i bk9: 28a 441975i bk10: 4a 442238i bk11: 8a 442229i bk12: 4a 442229i bk13: 0a 442253i bk14: 4a 442234i bk15: 4a 442235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0076426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441803 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1329 dram_eff=0.6516
bk0: 0a 442254i bk1: 0a 442256i bk2: 40a 442136i bk3: 36a 442122i bk4: 64a 442080i bk5: 64a 441988i bk6: 64a 442093i bk7: 64a 441967i bk8: 28a 441991i bk9: 32a 441913i bk10: 12a 442223i bk11: 8a 442200i bk12: 0a 442255i bk13: 0a 442257i bk14: 4a 442239i bk15: 12a 442078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00811291
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441817 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001913
n_activity=1248 dram_eff=0.6779
bk0: 4a 442233i bk1: 0a 442260i bk2: 40a 442140i bk3: 36a 442114i bk4: 64a 442087i bk5: 64a 442006i bk6: 64a 442116i bk7: 68a 441935i bk8: 32a 441962i bk9: 28a 441967i bk10: 4a 442236i bk11: 12a 442190i bk12: 0a 442253i bk13: 0a 442255i bk14: 0a 442257i bk15: 4a 442238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00865332
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441799 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.001972
n_activity=1400 dram_eff=0.6229
bk0: 4a 442231i bk1: 4a 442236i bk2: 40a 442134i bk3: 40a 442085i bk4: 64a 442087i bk5: 64a 442006i bk6: 64a 442079i bk7: 64a 441983i bk8: 28a 441988i bk9: 28a 441929i bk10: 4a 442239i bk11: 4a 442239i bk12: 8a 442177i bk13: 0a 442257i bk14: 4a 442237i bk15: 4a 442230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00781897
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441812 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1340 dram_eff=0.6343
bk0: 0a 442260i bk1: 4a 442235i bk2: 40a 442139i bk3: 40a 442079i bk4: 64a 442086i bk5: 64a 441998i bk6: 64a 442093i bk7: 64a 441983i bk8: 28a 442008i bk9: 20a 442115i bk10: 4a 442239i bk11: 12a 442225i bk12: 4a 442238i bk13: 12a 442181i bk14: 0a 442255i bk15: 0a 442256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00631984
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442258 n_nop=441806 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1413 dram_eff=0.61
bk0: 4a 442237i bk1: 4a 442238i bk2: 44a 442130i bk3: 36a 442123i bk4: 64a 442080i bk5: 64a 442004i bk6: 64a 442087i bk7: 64a 441995i bk8: 24a 442122i bk9: 24a 442110i bk10: 12a 442193i bk11: 4a 442231i bk12: 0a 442256i bk13: 0a 442258i bk14: 0a 442258i bk15: 16a 442148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00572969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 305, Miss = 53, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3155
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.6838
	minimum = 6
	maximum = 24
Network latency average = 7.65995
	minimum = 6
	maximum = 24
Slowest packet = 11556
Flit latency average = 7.24413
	minimum = 6
	maximum = 23
Slowest flit = 17580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339876
	minimum = 0.000223603 (at node 1)
	maximum = 0.000489131 (at node 26)
Accepted packet rate average = 0.000339876
	minimum = 0.000223603 (at node 1)
	maximum = 0.000489131 (at node 26)
Injected flit rate average = 0.000511491
	minimum = 0.000223603 (at node 1)
	maximum = 0.00093983 (at node 48)
Accepted flit rate average= 0.000511491
	minimum = 0.000349379 (at node 30)
	maximum = 0.000915373 (at node 26)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5294 (3 samples)
	minimum = 6 (3 samples)
	maximum = 70.3333 (3 samples)
Network latency average = 13.8322 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49.6667 (3 samples)
Flit latency average = 13.1643 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0075007 (3 samples)
	minimum = 0.00578003 (3 samples)
	maximum = 0.0110807 (3 samples)
Accepted packet rate average = 0.0075007 (3 samples)
	minimum = 0.00578003 (3 samples)
	maximum = 0.0110807 (3 samples)
Injected flit rate average = 0.011546 (3 samples)
	minimum = 0.00578003 (3 samples)
	maximum = 0.0291684 (3 samples)
Accepted flit rate average = 0.011546 (3 samples)
	minimum = 0.00806458 (3 samples)
	maximum = 0.0182417 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 9366 (inst/sec)
gpgpu_simulation_rate = 2369 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1322
gpu_sim_insn = 1114592
gpu_ipc =     843.1104
gpu_tot_sim_cycle = 1135708
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1566
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7256
partiton_reqs_in_parallel = 29084
partiton_reqs_in_parallel_total    = 5239654
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6392
partiton_reqs_in_parallel_util = 29084
partiton_reqs_in_parallel_util_total    = 5239654
gpu_sim_cycle_parition_util = 1322
gpu_tot_sim_cycle_parition_util    = 238178
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     160.0287 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=12073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5474
	L1I_total_cache_miss_rate = 0.0629
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81620
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 147, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 232, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30840	W0_Idle:11589055	W0_Scoreboard:1542951	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 81505 
averagemflatency = 2082 
max_icnt2mem_latency = 81252 
max_icnt2sh_latency = 1135707 
mrq_lat_table:517 	86 	101 	164 	77 	221 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4846 	2189 	8 	0 	512 	2 	1293 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2994 	248 	66 	0 	3875 	9 	0 	0 	0 	513 	2 	1292 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4815 	2141 	1460 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	20 	0 	0 	3 	3 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        12         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      4580     73231     87291     97795       921       925      1021      1023         0     89298         0         0    106651         0 
dram[1]:    130997     93878      4580    105511     11448     11448       969       971      1030     64579     14050     54277         0         0         0         0 
dram[2]:     92266         0    133899      4584     11447     61363     64570     67835     51680       989     69805     73762         0         0         0         0 
dram[3]:    108396    141368    138513     95157    106842     11448       981     57705     64576      1031     71544     80318     84579     83332      4676         0 
dram[4]:         0         0      4580     96858     11446     11449     57707       971     84396      1035     85888     46748    116680         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       988     50172    141177    137008     83669     84581         0     14313      4839 
dram[6]:         0         0     79609      4581     11446     11449       993       985      1031     79849     48460     50926         0         0       292     93844 
dram[7]:    131734         0     66628      4581     11447     11452      1005     32129     36565      1044     93358    110945         0         0         0    126036 
dram[8]:     72063     11088     68230     69812     11446     11449       973       976      1033    106498     49316     70687     86553         0    130102    130015 
dram[9]:         0     89819    135937    134745     11447     11452       961       966     46035      1047    139998     92501    136638     85038         0         0 
dram[10]:     61037     86278     84382      4584     11446     11449     64572       917      1085      1089     54275    128302         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       22659     18533     35521     29183      2256      2304      2133      2026    none         584    none      none         900    none  
dram[1]:        170       170     26112     26424     32695     32802      2041      2288      2256      3604      6031      3226    none      none      none      none  
dram[2]:        170    none       20916     26081     32757     30697      2777      5854      1498      1968       335       169    none      none      none      none  
dram[3]:        170       170     20485     20472     29126     32836      2120      3176      3405      1756       812     35144     17061       169      5856    none  
dram[4]:     none      none       24915     17357     32805     32060      2493      2043      5273      1845       310       584       170    none           0         0
dram[5]:     none      none       24893     24924     32728     32787      2800      2130      1602      1702       584       479     17361    none           0         0
dram[6]:     none      none       20382     24942     32680     32756      1968      2122      1978      1631       700       276    none      none           0      7263
dram[7]:        170    none       20464     24956     30117     30154      2084      4160      3180      1906       584       351    none      none      none       65217
dram[8]:        170     12231     22739     20446     30157     30190      2015      2214      1842      1648       584       584       897    none         380       170
dram[9]:     none         170     20431     20463     30152     30243      2108      2189      3383      2166       482       511     76072       186    none      none  
dram[10]:      61995     67471     23928     24913     30160     30184      2706      2129      1854      1661      2135       170    none      none      none       16448
maximum mf latency per bank:
dram[0]:        252         0     10601     19208     78633     10679       491       502       530       545         0       352         0         0       250         0
dram[1]:        341       341     10616     81505     10638     10687       421       502       461     17637     10421      8206         0         0         0         0
dram[2]:        341         0     10630     10636     10660     25891     14205     63835       485       464       358       341         0         0         0         0
dram[3]:        341       341     10613     10622     10668     10712       414     13452     15923       460       352     68919     32720       341      4165         0
dram[4]:          0         0     10613     10627     10670     19214     11622       421     32381       441       358       352       341         0         0         0
dram[5]:          0         0     10608     10621     10675     10723     15064       462       468       467       352       352     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10691       422       446       469       461       352       347         0         0         0     35087
dram[7]:        341         0     10607     10618     10641     10677       404     32361     11647       495       352       346         0         0         0     64697
dram[8]:        341     10539     24177     10616     10636     10693       407       479       455       497       352       352       347         0       250       341
dram[9]:          0       341     10603     10615     10651     10688       445       484      9457       480       250       346     75292       341         0         0
dram[10]:      60040     66171     60025     10612     10635     10672     12699       474       439       468      6492       341         0         0         0     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444294 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.00179
n_activity=1218 dram_eff=0.6535
bk0: 4a 444694i bk1: 0a 444713i bk2: 32a 444639i bk3: 40a 444520i bk4: 68a 444527i bk5: 68a 444421i bk6: 64a 444536i bk7: 64a 444420i bk8: 24a 444435i bk9: 24a 444422i bk10: 0a 444709i bk11: 4a 444690i bk12: 0a 444710i bk13: 0a 444711i bk14: 4a 444693i bk15: 0a 444711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00804343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444270 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1334 dram_eff=0.6312
bk0: 4a 444688i bk1: 4a 444687i bk2: 32a 444637i bk3: 40a 444514i bk4: 64a 444541i bk5: 64a 444445i bk6: 64a 444559i bk7: 64a 444438i bk8: 24a 444463i bk9: 32a 444428i bk10: 16a 444644i bk11: 8a 444650i bk12: 0a 444707i bk13: 0a 444709i bk14: 0a 444711i bk15: 0a 444713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00820533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444249 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1468 dram_eff=0.5954
bk0: 4a 444687i bk1: 0a 444712i bk2: 36a 444600i bk3: 32a 444583i bk4: 64a 444547i bk5: 68a 444384i bk6: 64a 444544i bk7: 68a 444385i bk8: 36a 444301i bk9: 28a 444423i bk10: 20a 444619i bk11: 8a 444663i bk12: 0a 444706i bk13: 0a 444708i bk14: 0a 444710i bk15: 0a 444712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00740931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444233 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.002046
n_activity=1521 dram_eff=0.5983
bk0: 4a 444686i bk1: 4a 444686i bk2: 40a 444591i bk3: 40a 444534i bk4: 68a 444499i bk5: 64a 444447i bk6: 64a 444563i bk7: 64a 444393i bk8: 32a 444439i bk9: 32a 444450i bk10: 8a 444685i bk11: 8a 444660i bk12: 4a 444684i bk13: 8a 444666i bk14: 4a 444689i bk15: 0a 444708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00722267
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444254 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1419 dram_eff=0.6117
bk0: 0a 444711i bk1: 0a 444715i bk2: 36a 444632i bk3: 44a 444514i bk4: 64a 444542i bk5: 68a 444412i bk6: 64a 444562i bk7: 64a 444439i bk8: 32a 444328i bk9: 32a 444468i bk10: 8a 444651i bk11: 4a 444688i bk12: 4a 444681i bk13: 0a 444709i bk14: 4a 444689i bk15: 4a 444689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0053383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444277 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.001884
n_activity=1246 dram_eff=0.6726
bk0: 0a 444709i bk1: 0a 444712i bk2: 36a 444630i bk3: 36a 444568i bk4: 64a 444544i bk5: 64a 444456i bk6: 64a 444559i bk7: 64a 444429i bk8: 36a 444446i bk9: 28a 444428i bk10: 4a 444691i bk11: 8a 444682i bk12: 4a 444682i bk13: 0a 444706i bk14: 4a 444687i bk15: 4a 444688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444256 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1329 dram_eff=0.6516
bk0: 0a 444707i bk1: 0a 444709i bk2: 40a 444589i bk3: 36a 444575i bk4: 64a 444533i bk5: 64a 444441i bk6: 64a 444546i bk7: 64a 444420i bk8: 28a 444444i bk9: 32a 444366i bk10: 12a 444676i bk11: 8a 444653i bk12: 0a 444708i bk13: 0a 444710i bk14: 4a 444692i bk15: 12a 444531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00806816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444270 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001902
n_activity=1248 dram_eff=0.6779
bk0: 4a 444686i bk1: 0a 444713i bk2: 40a 444593i bk3: 36a 444567i bk4: 64a 444540i bk5: 64a 444459i bk6: 64a 444569i bk7: 68a 444388i bk8: 32a 444415i bk9: 28a 444420i bk10: 4a 444689i bk11: 12a 444643i bk12: 0a 444706i bk13: 0a 444708i bk14: 0a 444710i bk15: 4a 444691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860559
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444252 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.001961
n_activity=1400 dram_eff=0.6229
bk0: 4a 444684i bk1: 4a 444689i bk2: 40a 444587i bk3: 40a 444538i bk4: 64a 444540i bk5: 64a 444459i bk6: 64a 444532i bk7: 64a 444436i bk8: 28a 444441i bk9: 28a 444382i bk10: 4a 444692i bk11: 4a 444692i bk12: 8a 444630i bk13: 0a 444710i bk14: 4a 444690i bk15: 4a 444683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00777584
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444265 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1340 dram_eff=0.6343
bk0: 0a 444713i bk1: 4a 444688i bk2: 40a 444592i bk3: 40a 444532i bk4: 64a 444539i bk5: 64a 444451i bk6: 64a 444546i bk7: 64a 444436i bk8: 28a 444461i bk9: 20a 444568i bk10: 4a 444692i bk11: 12a 444678i bk12: 4a 444691i bk13: 12a 444634i bk14: 0a 444708i bk15: 0a 444709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00628498
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444711 n_nop=444259 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1413 dram_eff=0.61
bk0: 4a 444690i bk1: 4a 444691i bk2: 44a 444583i bk3: 36a 444576i bk4: 64a 444533i bk5: 64a 444457i bk6: 64a 444540i bk7: 64a 444448i bk8: 24a 444575i bk9: 24a 444563i bk10: 12a 444646i bk11: 4a 444684i bk12: 0a 444709i bk13: 0a 444711i bk14: 0a 444711i bk15: 16a 444601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00569808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 401, Miss = 53, Miss_rate = 0.132, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3155
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92899
	minimum = 6
	maximum = 39
Network latency average = 8.61582
	minimum = 6
	maximum = 39
Slowest packet = 15203
Flit latency average = 8.44205
	minimum = 6
	maximum = 38
Slowest flit = 22855
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0337926
	minimum = 0.0242241 (at node 5)
	maximum = 0.0560182 (at node 44)
Accepted packet rate average = 0.0337926
	minimum = 0.0242241 (at node 5)
	maximum = 0.0560182 (at node 44)
Injected flit rate average = 0.0506889
	minimum = 0.0242241 (at node 5)
	maximum = 0.0923543 (at node 44)
Accepted flit rate average= 0.0506889
	minimum = 0.0378501 (at node 29)
	maximum = 0.0757002 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1293 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.5 (4 samples)
Network latency average = 12.5281 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47 (4 samples)
Flit latency average = 11.9837 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140737 (4 samples)
	minimum = 0.010391 (4 samples)
	maximum = 0.0223151 (4 samples)
Accepted packet rate average = 0.0140737 (4 samples)
	minimum = 0.010391 (4 samples)
	maximum = 0.0223151 (4 samples)
Injected flit rate average = 0.0213317 (4 samples)
	minimum = 0.010391 (4 samples)
	maximum = 0.0449649 (4 samples)
Accepted flit rate average = 0.0213317 (4 samples)
	minimum = 0.015511 (4 samples)
	maximum = 0.0326063 (4 samples)
Injected packet size average = 1.51572 (4 samples)
Accepted packet size average = 1.51572 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 31 sec (391 sec)
gpgpu_simulation_rate = 12073 (inst/sec)
gpgpu_simulation_rate = 2904 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 181056
gpu_sim_insn = 1253132
gpu_ipc =       6.9212
gpu_tot_sim_cycle = 1543986
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.8691
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7256
partiton_reqs_in_parallel = 3983232
partiton_reqs_in_parallel_total    = 5268738
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.9923
partiton_reqs_in_parallel_util = 3983232
partiton_reqs_in_parallel_util_total    = 5268738
gpu_sim_cycle_parition_util = 181056
gpu_tot_sim_cycle_parition_util    = 239500
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 4377
partiton_replys_in_parallel_total    = 9020
L2_BW  =       2.2914 GB/Sec
L2_BW_total  =       0.8224 GB/Sec
gpu_total_sim_rate=8916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5497
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108369
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5497
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
178, 178, 177, 193, 177, 178, 177, 178, 178, 178, 178, 178, 401, 178, 178, 178, 111, 111, 386, 111, 111, 111, 111, 111, 111, 111, 111, 360, 111, 111, 111, 111, 111, 111, 111, 111, 111, 255, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5231
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36854	W0_Idle:18111644	W0_Scoreboard:3670702	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 1642 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 1492560 
mrq_lat_table:1206 	88 	114 	275 	85 	221 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8759 	2604 	8 	0 	512 	2 	1294 	15 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6184 	258 	66 	0 	5019 	9 	0 	0 	0 	513 	2 	1297 	11 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8457 	2217 	1461 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	185 	24 	0 	0 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         9         6         3         6         4         2         2         1 
dram[1]:         2         0         8         8        16        16        16         0         6        10         3         2         0         0         0         0 
dram[2]:         0         0         8         8        16        12        17        16         7         0         4         4         6         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         9         4         3         4         0         4         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         3         7         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0        10         6         7         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         9         7         4         2         1         1         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         8         2         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16         8         6         4         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         7         0         8         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0        10         6         4         7         1         0         0         4 
maximum service time to same row:
dram[0]:      5875      4564      6334     73231     87291     97795       921       925    118956      1023     60460    121579    100368     30817    106651      7721 
dram[1]:    130997     93878      4580    105511     11448     11448       969       971      1840     64579     87780     54277     30023         0      5984     20669 
dram[2]:     92266       883    133899    102623     11447     61363     64570     67835     64601       989     91458     73762    116393    123534     88751     11503 
dram[3]:    108396    141368    138513     95157    106842     11448       981     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:      4334     18605     35376     96858     47223     11449     63872       971     87932      1816     85888     73228    116680      6145    122439     44402 
dram[5]:      2849      3726    115396      4581     11447     11452     64573       988     98522    141177    137008     83669     84581     96670     46315      4839 
dram[6]:      2866      5412     79609     14038     11446    117162    118983       985     86387     79849     97003     68203      1790     55708      5804     93844 
dram[7]:    131734     27943     66628     91594     11447     11452      1005     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     11088     68230     69812     11446     11449    119003    121778     13576    106498    100699    123096     86553      2461    130102    130015 
dram[9]:      3916     89819    135937    134745     49192     11452     57708       966     46035     12819    139998     92501    136638     85038    119653      4546 
dram[10]:     61037    126154     84382      4584    114535    111678     64572       917     93681     59374     96710    128302      1415         0         0     92819 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  5.000000  3.500000  2.666667  2.500000  2.666667  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  3.200000  1.625000  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  2.833333 10.000000  2.250000  2.666667  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.000000  1.500000  3.666667  8.000000  2.500000  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.714286  5.000000  2.000000  4.000000  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.800000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  4.666667  3.000000  2.285714  1.571429  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000  9.500000  4.000000 16.000000  9.000000 16.000000  9.000000  5.333333  4.500000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  6.000000  9.500000 16.000000 16.000000  8.500000  8.500000  4.333333  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  5.000000  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  2.666667  2.250000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2052/459 = 4.470588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       1697       515     14615     14051     36123     28286      2356      2380     13397      1937       341       540      6726       608     30333       419
dram[1]:        632       306     13456     19774     31432     31575      2071      2385      1262      2186      2164       921       185    none         144       227
dram[2]:        610      2570     15565     19521     31460     28260      5926      5988      1157      1592      7071       313     12831       170      9165       207
dram[3]:        357       701     14699     11419     29683     33407      2199     14860      2240      8505       447     31696      6402       402      2411       711
dram[4]:        491       169     20974     11723     34852     32610      2431      2099      8986       985       600     15399       614       770       141      2950
dram[5]:        169       169     34854     12170     28133     33374      2906      2169      9775      8017      8847       290      8739      4785       115       128
dram[6]:        157       169     20875     16694     33247     29607      8899      2184      1187      1285      7863      5781       200       213       400      3544
dram[7]:        621       421     12246     21852     30696     27342      2192      4184      1923       940       381       437       473       204       884     21854
dram[8]:        770      2542     14362     12311     30744     30743      8976      2152      1184      1620       622       380       666       169       380       205
dram[9]:        787      1483     13759     13733     27366     30813      5510      2275      2766      1310       444       363     19397      1048      1047       624
dram[10]:       8097     17207     18456     12205     32192     27374      2739      2269      1108       806      1199       474       337    none      none       16770
maximum mf latency per bank:
dram[0]:        359       358     10601     19208     78633     10679       491       502    118404       545       359       359     25687       352    118757       352
dram[1]:        359       341     10616     81505     10638     10687       421       502       461     17637     10421      8206       337         0       341       341
dram[2]:        341       354     16513     10636     10660     25891     57510     63835       485       464    118618       358    118699       341     33588       341
dram[3]:        341       358     10613     16374     10668     10712       414    118688     15923    118704       359    118422     33910       341     16499       352
dram[4]:        352       344     10613     10627     57549     19214     11622       421    118784       441       358    118411       359       250       361     16494
dram[5]:        341       342    118655     10621     10675     10723     15064       462    118377    118679    118421       359     34230     25571       347       347
dram[6]:        341       341     10613     16442     10641     10691    118390       446       469       461    118624     57308       352       347       359     35087
dram[7]:        347       352     10607    118540     10641     10677       404     32361     11647       495       358       347       352       347       352     64697
dram[8]:        359     10539     24177     10616     10636     10693    118513       479       455       497       359       359       347       341       250       341
dram[9]:        352       361     10603     10615     10651     10688     57384       484      9457       480       250       347     75292       365       358       362
dram[10]:      60040     66171     60025     10612    118690     10672     12699       474       439       468      6492       360       352         0         0     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780218 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.001583
n_activity=3011 dram_eff=0.4105
bk0: 20a 780762i bk1: 16a 780791i bk2: 44a 780762i bk3: 48a 780675i bk4: 68a 780722i bk5: 72a 780585i bk6: 64a 780730i bk7: 64a 780618i bk8: 40a 780576i bk9: 28a 780590i bk10: 28a 780792i bk11: 36a 780752i bk12: 20a 780784i bk13: 20a 780759i bk14: 12a 780812i bk15: 16a 780803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00485975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780177 n_act=42 n_pre=27 n_req=190 n_rd=624 n_write=34 bw_util=0.001685
n_activity=3271 dram_eff=0.4023
bk0: 36a 780718i bk1: 8a 780859i bk2: 48a 780738i bk3: 48a 780656i bk4: 68a 780704i bk5: 68a 780610i bk6: 68a 780726i bk7: 64a 780637i bk8: 44a 780562i bk9: 52a 780482i bk10: 44a 780626i bk11: 44a 780661i bk12: 16a 780813i bk13: 0a 780894i bk14: 8a 780855i bk15: 8a 780859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00493402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780145 n_act=50 n_pre=34 n_req=192 n_rd=644 n_write=31 bw_util=0.001729
n_activity=3464 dram_eff=0.3897
bk0: 8a 780859i bk1: 4a 780882i bk2: 48a 780705i bk3: 40a 780706i bk4: 68a 780708i bk5: 76a 780539i bk6: 68a 780707i bk7: 68a 780580i bk8: 56a 780379i bk9: 40a 780603i bk10: 52a 780594i bk11: 48a 780654i bk12: 28a 780694i bk13: 4a 780863i bk14: 12a 780808i bk15: 24a 780787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00448839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780141 n_act=46 n_pre=30 n_req=198 n_rd=652 n_write=35 bw_util=0.001759
n_activity=3348 dram_eff=0.4104
bk0: 8a 780856i bk1: 8a 780847i bk2: 52a 780681i bk3: 64a 780589i bk4: 68a 780690i bk5: 64a 780642i bk6: 64a 780763i bk7: 72a 780553i bk8: 52a 780548i bk9: 60a 780482i bk10: 44a 780644i bk11: 24a 780749i bk12: 24a 780750i bk13: 16a 780818i bk14: 24a 780731i bk15: 8a 780837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00438338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780169 n_act=41 n_pre=25 n_req=189 n_rd=640 n_write=29 bw_util=0.001713
n_activity=3188 dram_eff=0.4197
bk0: 20a 780792i bk1: 12a 780832i bk2: 40a 780785i bk3: 56a 780630i bk4: 68a 780706i bk5: 68a 780610i bk6: 72a 780725i bk7: 64a 780641i bk8: 64a 780325i bk9: 64a 780487i bk10: 40a 780681i bk11: 32a 780801i bk12: 8a 780835i bk13: 4a 780876i bk14: 12a 780812i bk15: 16a 780794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00344216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780159 n_act=43 n_pre=27 n_req=192 n_rd=644 n_write=31 bw_util=0.001729
n_activity=3108 dram_eff=0.4344
bk0: 12a 780836i bk1: 12a 780844i bk2: 40a 780788i bk3: 56a 780655i bk4: 72a 780658i bk5: 64a 780651i bk6: 64a 780758i bk7: 64a 780631i bk8: 52a 780537i bk9: 60a 780455i bk10: 48a 780674i bk11: 48a 780603i bk12: 8a 780840i bk13: 16a 780776i bk14: 8a 780833i bk15: 20a 780785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00474962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780129 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.001795
n_activity=3459 dram_eff=0.4053
bk0: 16a 780804i bk1: 8a 780854i bk2: 40a 780780i bk3: 52a 780677i bk4: 64a 780727i bk5: 68a 780601i bk6: 68a 780711i bk7: 64a 780618i bk8: 48a 780546i bk9: 52a 780455i bk10: 52a 780627i bk11: 36a 780663i bk12: 32a 780730i bk13: 12a 780819i bk14: 28a 780751i bk15: 24a 780666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00485847
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780201 n_act=38 n_pre=22 n_req=181 n_rd=616 n_write=27 bw_util=0.001647
n_activity=2978 dram_eff=0.4318
bk0: 16a 780792i bk1: 12a 780828i bk2: 56a 780714i bk3: 52a 780634i bk4: 64a 780728i bk5: 68a 780610i bk6: 64a 780763i bk7: 72a 780578i bk8: 64a 780508i bk9: 56a 780460i bk10: 32a 780780i bk11: 24a 780761i bk12: 12a 780823i bk13: 8a 780837i bk14: 8a 780845i bk15: 8a 780845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00522471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780192 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.00167
n_activity=3034 dram_eff=0.4298
bk0: 16a 780802i bk1: 12a 780826i bk2: 56a 780693i bk3: 56a 780664i bk4: 64a 780736i bk5: 64a 780656i bk6: 68a 780699i bk7: 68a 780604i bk8: 48a 780547i bk9: 36a 780538i bk10: 36a 780723i bk11: 36a 780688i bk12: 20a 780759i bk13: 12a 780838i bk14: 4a 780879i bk15: 20a 780806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00457547
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780267 n_act=35 n_pre=19 n_req=160 n_rd=564 n_write=19 bw_util=0.001493
n_activity=2473 dram_eff=0.4715
bk0: 8a 780844i bk1: 8a 780844i bk2: 52a 780729i bk3: 52a 780664i bk4: 68a 780694i bk5: 64a 780644i bk6: 68a 780708i bk7: 64a 780630i bk8: 36a 780643i bk9: 36a 780680i bk10: 12a 780871i bk11: 36a 780801i bk12: 12a 780817i bk13: 20a 780758i bk14: 12a 780812i bk15: 16a 780788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00374566
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780904 n_nop=780187 n_act=40 n_pre=26 n_req=186 n_rd=620 n_write=31 bw_util=0.001667
n_activity=3115 dram_eff=0.418
bk0: 20a 780782i bk1: 12a 780815i bk2: 52a 780742i bk3: 56a 780662i bk4: 72a 780658i bk5: 68a 780611i bk6: 68a 780702i bk7: 64a 780642i bk8: 48a 780675i bk9: 52a 780560i bk10: 28a 780751i bk11: 40a 780730i bk12: 24a 780770i bk13: 0a 780899i bk14: 0a 780901i bk15: 16a 780794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00355101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3158
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.0297
	minimum = 6
	maximum = 31
Network latency average = 7.02125
	minimum = 6
	maximum = 24
Slowest packet = 19144
Flit latency average = 6.56239
	minimum = 6
	maximum = 23
Slowest flit = 31746
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000483499
	minimum = 0.000176742 (at node 5)
	maximum = 0.0007981 (at node 32)
Accepted packet rate average = 0.000483499
	minimum = 0.000176742 (at node 5)
	maximum = 0.0007981 (at node 32)
Injected flit rate average = 0.000729502
	minimum = 0.000176742 (at node 5)
	maximum = 0.00154097 (at node 32)
Accepted flit rate average= 0.000729502
	minimum = 0.000353484 (at node 5)
	maximum = 0.00131176 (at node 0)
Injected packet length average = 1.5088
Accepted packet length average = 1.5088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3094 (5 samples)
	minimum = 6 (5 samples)
	maximum = 56.2 (5 samples)
Network latency average = 11.4267 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42.4 (5 samples)
Flit latency average = 10.8995 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0113556 (5 samples)
	minimum = 0.00834818 (5 samples)
	maximum = 0.0180117 (5 samples)
Accepted packet rate average = 0.0113556 (5 samples)
	minimum = 0.00834818 (5 samples)
	maximum = 0.0180117 (5 samples)
Injected flit rate average = 0.0172113 (5 samples)
	minimum = 0.00834818 (5 samples)
	maximum = 0.0362801 (5 samples)
Accepted flit rate average = 0.0172113 (5 samples)
	minimum = 0.0124795 (5 samples)
	maximum = 0.0263474 (5 samples)
Injected packet size average = 1.51566 (5 samples)
Accepted packet size average = 1.51566 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 10 sec (670 sec)
gpgpu_simulation_rate = 8916 (inst/sec)
gpgpu_simulation_rate = 2304 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1404
gpu_sim_insn = 1117092
gpu_ipc =     795.6496
gpu_tot_sim_cycle = 1767540
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.0117
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7262
partiton_reqs_in_parallel = 30888
partiton_reqs_in_parallel_total    = 9251970
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2519
partiton_reqs_in_parallel_util = 30888
partiton_reqs_in_parallel_util_total    = 9251970
gpu_sim_cycle_parition_util = 1404
gpu_tot_sim_cycle_parition_util    = 420556
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     210.6311 GB/Sec
L2_BW_total  =       0.8857 GB/Sec
gpu_total_sim_rate=10473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5497
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5497
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
214, 199, 198, 214, 198, 199, 198, 199, 199, 199, 199, 199, 422, 214, 199, 214, 153, 153, 428, 153, 153, 153, 153, 153, 153, 153, 153, 402, 153, 153, 153, 153, 153, 153, 153, 153, 153, 312, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3053
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43086	W0_Idle:18123260	W0_Scoreboard:3684376	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 1395 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 1767539 
mrq_lat_table:1206 	88 	114 	275 	85 	221 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11791 	2684 	16 	0 	512 	2 	1294 	15 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8109 	346 	238 	355 	5510 	73 	25 	0 	0 	513 	2 	1297 	11 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10215 	2505 	1463 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	187 	24 	0 	0 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         9         6         3         6         4         2         2         1 
dram[1]:         2         0         8         8        16        16        16         0         6        10         3         2         0         0         0         0 
dram[2]:         0         0         8         8        16        12        17        16         7         0         4         4         6         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         9         4         3         4         0         4         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         3         7         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0        10         6         7         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         9         7         4         2         1         1         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         8         2         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16         8         6         4         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         7         0         8         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0        10         6         4         7         1         0         0         4 
maximum service time to same row:
dram[0]:      5875      4564      6334     73231     87291     97795       921       925    118956      1023     60460    121579    100368     30817    106651      7721 
dram[1]:    130997     93878      4580    105511     11448     11448       969       971      1840     64579     87780     54277     30023         0      5984     20669 
dram[2]:     92266       883    133899    102623     11447     61363     64570     67835     64601       989     91458     73762    116393    123534     88751     11503 
dram[3]:    108396    141368    138513     95157    106842     11448       981     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:      4334     18605     35376     96858     47223     11449     63872       971     87932      1816     85888     73228    116680      6145    122439     44402 
dram[5]:      2849      3726    115396      4581     11447     11452     64573       988     98522    141177    137008     83669     84581     96670     46315      4839 
dram[6]:      2866      5412     79609     14038     11446    117162    118983       985     86387     79849     97003     68203      1790     55708      5804     93844 
dram[7]:    131734     27943     66628     91594     11447     11452      1005     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     11088     68230     69812     11446     11449    119003    121778     13576    106498    100699    123096     86553      2461    130102    130015 
dram[9]:      3916     89819    135937    134745     49192     11452     57708       966     46035     12819    139998     92501    136638     85038    119653      4546 
dram[10]:     61037    126154     84382      4584    114535    111678     64572       917     93681     59374     96710    128302      1415         0         0     92819 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  5.000000  3.500000  2.666667  2.500000  2.666667  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  3.200000  1.625000  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  2.833333 10.000000  2.250000  2.666667  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.000000  1.500000  3.666667  8.000000  2.500000  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.714286  5.000000  2.000000  4.000000  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.800000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  4.666667  3.000000  2.285714  1.571429  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000  9.500000  4.000000 16.000000  9.000000 16.000000  9.000000  5.333333  4.500000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  6.000000  9.500000 16.000000 16.000000  8.500000  8.500000  4.333333  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  5.000000  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  2.666667  2.250000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2052/459 = 4.470588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       1697       515     14648     14092     36263     28422      2997      2975     13908      2518       489       717      6726       608     30333       419
dram[1]:        632       306     13500     19821     31554     31664      2687      3041      1712      2506      2241      1027       185    none         144       227
dram[2]:        610      2570     15606     19540     31608     28338      6517      6662      1451      2071      7156       432     12831       170      9165       207
dram[3]:        357       701     14721     11431     29761     33530      2871     15417      2638      8859       564     31846      6402       402      2411       711
dram[4]:        491       169     21060     11750     34950     32741      3015      2736      9266      1238       721     15561       614       770       141      2950
dram[5]:        169       169     34924     12170     28229     33492      3560      2807     10146      8357      8945       375      8739      4785       115       128
dram[6]:        157       169     20914     16740     33408     29744      9441      2810      1610      1647      7949      5919       200       213       400      3544
dram[7]:        621       421     12264     21913     30865     27510      2885      4739      2297      1259       544       558       473       204       884     21854
dram[8]:        770      2542     14422     12343     30905     30863      9594      2740      1668      2171       831       474      3773       169       380       205
dram[9]:        787      1483     13800     13767     27500     30977      6128      2935      3252      1806       725       472     19397      1048      1047       624
dram[10]:       8097     17207     18493     12261     32328     27508      3291      2971      1598      1160      1337       569       337    none      none       16770
maximum mf latency per bank:
dram[0]:        359       358     10601     19208     78633     10679       491       502    118404       545       359       359     25687       352    118757       352
dram[1]:        359       341     10616     81505     10638     10687       421       502       461     17637     10421      8206       337         0       341       341
dram[2]:        341       354     16513     10636     10660     25891     57510     63835       485       464    118618       382    118699       341     33588       341
dram[3]:        341       358     10613     16374     10668     10712       414    118688     15923    118704       359    118422     33910       341     16499       352
dram[4]:        352       344     10613     10627     57549     19214     11622       421    118784       441       358    118411       359       250       361     16494
dram[5]:        341       342    118655     10621     10675     10723     15064       462    118377    118679    118421       359     34230     25571       347       347
dram[6]:        341       341     10613     16442     10641     10691    118390       446       547       469    118624     57308       352       347       359     35087
dram[7]:        347       352     10607    118540     10641     10677       404     32361     11647       514       374       347       352       347       352     64697
dram[8]:        359     10539     24177     10616     10636     10693    118513       479       456       497       359       359       347       341       250       341
dram[9]:        352       361     10603     10615     10651     10688     57384       484      9457       480       305       347     75292       365       358       362
dram[10]:      60040     66171     60025     10612    118690     10672     12699       474       525       530      6492       360       352         0         0     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782824 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.001578
n_activity=3011 dram_eff=0.4105
bk0: 20a 783368i bk1: 16a 783397i bk2: 44a 783368i bk3: 48a 783281i bk4: 68a 783328i bk5: 72a 783191i bk6: 64a 783336i bk7: 64a 783224i bk8: 40a 783182i bk9: 28a 783196i bk10: 28a 783398i bk11: 36a 783358i bk12: 20a 783390i bk13: 20a 783365i bk14: 12a 783418i bk15: 16a 783409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00484359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782783 n_act=42 n_pre=27 n_req=190 n_rd=624 n_write=34 bw_util=0.00168
n_activity=3271 dram_eff=0.4023
bk0: 36a 783324i bk1: 8a 783465i bk2: 48a 783344i bk3: 48a 783262i bk4: 68a 783310i bk5: 68a 783216i bk6: 68a 783332i bk7: 64a 783243i bk8: 44a 783168i bk9: 52a 783088i bk10: 44a 783232i bk11: 44a 783267i bk12: 16a 783419i bk13: 0a 783500i bk14: 8a 783461i bk15: 8a 783465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00491761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782751 n_act=50 n_pre=34 n_req=192 n_rd=644 n_write=31 bw_util=0.001723
n_activity=3464 dram_eff=0.3897
bk0: 8a 783465i bk1: 4a 783488i bk2: 48a 783311i bk3: 40a 783312i bk4: 68a 783314i bk5: 76a 783145i bk6: 68a 783313i bk7: 68a 783186i bk8: 56a 782985i bk9: 40a 783209i bk10: 52a 783200i bk11: 48a 783260i bk12: 28a 783300i bk13: 4a 783469i bk14: 12a 783414i bk15: 24a 783393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00447346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782747 n_act=46 n_pre=30 n_req=198 n_rd=652 n_write=35 bw_util=0.001754
n_activity=3348 dram_eff=0.4104
bk0: 8a 783462i bk1: 8a 783453i bk2: 52a 783287i bk3: 64a 783195i bk4: 68a 783296i bk5: 64a 783248i bk6: 64a 783369i bk7: 72a 783159i bk8: 52a 783154i bk9: 60a 783088i bk10: 44a 783250i bk11: 24a 783355i bk12: 24a 783356i bk13: 16a 783424i bk14: 24a 783337i bk15: 8a 783443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0043688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782775 n_act=41 n_pre=25 n_req=189 n_rd=640 n_write=29 bw_util=0.001708
n_activity=3188 dram_eff=0.4197
bk0: 20a 783398i bk1: 12a 783438i bk2: 40a 783391i bk3: 56a 783236i bk4: 68a 783312i bk5: 68a 783216i bk6: 72a 783331i bk7: 64a 783247i bk8: 64a 782931i bk9: 64a 783093i bk10: 40a 783287i bk11: 32a 783407i bk12: 8a 783441i bk13: 4a 783482i bk14: 12a 783418i bk15: 16a 783400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00343072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782765 n_act=43 n_pre=27 n_req=192 n_rd=644 n_write=31 bw_util=0.001723
n_activity=3108 dram_eff=0.4344
bk0: 12a 783442i bk1: 12a 783450i bk2: 40a 783394i bk3: 56a 783261i bk4: 72a 783264i bk5: 64a 783257i bk6: 64a 783364i bk7: 64a 783237i bk8: 52a 783143i bk9: 60a 783061i bk10: 48a 783280i bk11: 48a 783209i bk12: 8a 783446i bk13: 16a 783382i bk14: 8a 783439i bk15: 20a 783391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00473383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782735 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.001789
n_activity=3459 dram_eff=0.4053
bk0: 16a 783410i bk1: 8a 783460i bk2: 40a 783386i bk3: 52a 783283i bk4: 64a 783333i bk5: 68a 783207i bk6: 68a 783317i bk7: 64a 783224i bk8: 48a 783152i bk9: 52a 783061i bk10: 52a 783233i bk11: 36a 783269i bk12: 32a 783336i bk13: 12a 783425i bk14: 28a 783357i bk15: 24a 783272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00484231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782807 n_act=38 n_pre=22 n_req=181 n_rd=616 n_write=27 bw_util=0.001641
n_activity=2978 dram_eff=0.4318
bk0: 16a 783398i bk1: 12a 783434i bk2: 56a 783320i bk3: 52a 783240i bk4: 64a 783334i bk5: 68a 783216i bk6: 64a 783369i bk7: 72a 783184i bk8: 64a 783114i bk9: 56a 783066i bk10: 32a 783386i bk11: 24a 783367i bk12: 12a 783429i bk13: 8a 783443i bk14: 8a 783451i bk15: 8a 783451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00520734
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782798 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.001664
n_activity=3034 dram_eff=0.4298
bk0: 16a 783408i bk1: 12a 783432i bk2: 56a 783299i bk3: 56a 783270i bk4: 64a 783342i bk5: 64a 783262i bk6: 68a 783305i bk7: 68a 783210i bk8: 48a 783153i bk9: 36a 783144i bk10: 36a 783329i bk11: 36a 783294i bk12: 20a 783365i bk13: 12a 783444i bk14: 4a 783485i bk15: 20a 783412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00456025
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782873 n_act=35 n_pre=19 n_req=160 n_rd=564 n_write=19 bw_util=0.001488
n_activity=2473 dram_eff=0.4715
bk0: 8a 783450i bk1: 8a 783450i bk2: 52a 783335i bk3: 52a 783270i bk4: 68a 783300i bk5: 64a 783250i bk6: 68a 783314i bk7: 64a 783236i bk8: 36a 783249i bk9: 36a 783286i bk10: 12a 783477i bk11: 36a 783407i bk12: 12a 783423i bk13: 20a 783364i bk14: 12a 783418i bk15: 16a 783394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0037332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783510 n_nop=782793 n_act=40 n_pre=26 n_req=186 n_rd=620 n_write=31 bw_util=0.001662
n_activity=3115 dram_eff=0.418
bk0: 20a 783388i bk1: 12a 783421i bk2: 52a 783348i bk3: 56a 783268i bk4: 72a 783264i bk5: 68a 783217i bk6: 68a 783308i bk7: 64a 783248i bk8: 48a 783281i bk9: 52a 783166i bk10: 28a 783357i bk11: 40a 783336i bk12: 24a 783376i bk13: 0a 783505i bk14: 0a 783507i bk15: 16a 783400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0035392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 721, Miss = 76, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3158
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4215
	minimum = 6
	maximum = 324
Network latency average = 17.7897
	minimum = 6
	maximum = 294
Slowest packet = 29703
Flit latency average = 18.5112
	minimum = 6
	maximum = 293
Slowest flit = 45021
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444761
	minimum = 0.0313614 (at node 3)
	maximum = 0.143977 (at node 44)
Accepted packet rate average = 0.0444761
	minimum = 0.0313614 (at node 3)
	maximum = 0.143977 (at node 44)
Injected flit rate average = 0.0667142
	minimum = 0.0399145 (at node 3)
	maximum = 0.17819 (at node 44)
Accepted flit rate average= 0.0667142
	minimum = 0.0527441 (at node 45)
	maximum = 0.253742 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1614 (6 samples)
	minimum = 6 (6 samples)
	maximum = 100.833 (6 samples)
Network latency average = 12.4872 (6 samples)
	minimum = 6 (6 samples)
	maximum = 84.3333 (6 samples)
Flit latency average = 12.1681 (6 samples)
	minimum = 6 (6 samples)
	maximum = 83.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0168757 (6 samples)
	minimum = 0.0121837 (6 samples)
	maximum = 0.0390059 (6 samples)
Accepted packet rate average = 0.0168757 (6 samples)
	minimum = 0.0121837 (6 samples)
	maximum = 0.0390059 (6 samples)
Injected flit rate average = 0.0254618 (6 samples)
	minimum = 0.0136092 (6 samples)
	maximum = 0.0599317 (6 samples)
Accepted flit rate average = 0.0254618 (6 samples)
	minimum = 0.0191902 (6 samples)
	maximum = 0.0642465 (6 samples)
Injected packet size average = 1.50878 (6 samples)
Accepted packet size average = 1.50878 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 17 sec (677 sec)
gpgpu_simulation_rate = 10473 (inst/sec)
gpgpu_simulation_rate = 2610 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11635
gpu_sim_insn = 1294722
gpu_ipc =     111.2782
gpu_tot_sim_cycle = 2006397
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.1794
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7262
partiton_reqs_in_parallel = 255970
partiton_reqs_in_parallel_total    = 9282858
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7542
partiton_reqs_in_parallel_util = 255970
partiton_reqs_in_parallel_util_total    = 9282858
gpu_sim_cycle_parition_util = 11635
gpu_tot_sim_cycle_parition_util    = 421960
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =     132.1436 GB/Sec
L2_BW_total  =       1.5466 GB/Sec
gpu_total_sim_rate=11877

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
382, 222, 417, 237, 221, 222, 221, 222, 574, 222, 222, 222, 445, 237, 222, 237, 199, 199, 474, 199, 199, 199, 291, 199, 447, 199, 199, 593, 199, 199, 199, 199, 176, 176, 176, 176, 176, 335, 176, 346, 176, 176, 176, 176, 176, 176, 176, 176, 155, 155, 155, 155, 170, 326, 325, 155, 155, 155, 155, 155, 155, 155, 155, 170, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3732
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49411	W0_Idle:18182796	W0_Scoreboard:4064890	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 761 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 2006396 
mrq_lat_table:3679 	128 	184 	564 	148 	223 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26704 	3989 	16 	0 	512 	2 	1294 	15 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	22010 	371 	238 	355 	7802 	73 	25 	0 	0 	513 	2 	1297 	11 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22352 	2612 	1463 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	211 	24 	0 	0 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         9         6         5         6        10         2         3         8 
dram[1]:        12         4         8         8        16        16        16        16         6        10         3         6         8         1         4         4 
dram[2]:         4         2         8         8        16        12        17        16         7        10         4         8         8         3         2        12 
dram[3]:         4         2         9         9        16        16        16        18        11         9         5         6         6         8         4         6 
dram[4]:         8        12         9        11        16        16        17        16         6         8        11         8        10         1        12         6 
dram[5]:         6         6         9        10        16        16        17        16        10         6         7         6         4         4        12         8 
dram[6]:        14         4        16        10        16        16        16        16         9         7        11         6        14         4        10         8 
dram[7]:         4        20        10         9        16        16        16        16         8         8         6         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16         8         6        12         7         8         6         1        10 
dram[9]:         2        12         9         9        16        16        16        16        15         9        12         8         3        10         3         4 
dram[10]:         6         2        10        10        16        16        17        16        10         6         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      5875      4564      6334     73231     87291     97795       921       925    118956      1311     60460    121579    100368     30817    106651      7721 
dram[1]:    130997     93878      4580    105511     11448     11448       969       971      1840     64579     87780     54277     30023      1210      5984     20669 
dram[2]:     92266       883    133899    102623     11447     61363     64570     67835     64601       989     91458     73762    116393    123534     88751     11503 
dram[3]:    108396    141368    138513     95157    106842     11448       981     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:      4334     18605     35376     96858     47223     11449     63872       971     87932      2347     85888     73228    116680      6145    122439     44402 
dram[5]:      2849      3726    115396      4581     11447     11452     64573       988     98522    141177    137008     83669     84581     96670     46315      4839 
dram[6]:      3109      5412     79609     14038     11446    117162    118983      3565     86387     79849     97003     68203      1790     55708      5804     93844 
dram[7]:    131734     27943     66628     91594     11447     11452      1005     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     11088     68230     69812     11446     11449    119003    121778     13576    106498    100699    123096     86553      2461    130102    130015 
dram[9]:      3916     89819    135937    134745     49192     11452     57708       966     46035     12819    139998     92501    136638     85038    119653      4546 
dram[10]:     61037    126154     84382      4584    114535    111678     64572       917     93681     59374     96710    128302      1415       775       917     92819 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  4.125000  2.692308  2.545455  2.400000  2.875000  6.500000  4.000000  3.250000 
dram[1]:  4.833333  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  3.444444  2.235294  2.916667  5.500000  3.750000  5.400000  5.166667 
dram[2]:  4.200000  5.400000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.461539  4.625000  2.315789  3.153846  2.555556  6.000000  4.400000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  2.846154  2.400000  3.875000  4.000000  3.625000  2.111111 
dram[4]:  3.250000  3.428571  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.583333  4.714286  2.466667  4.125000  2.428571  4.000000  3.375000  3.090909 
dram[5]:  5.000000  2.333333  4.857143  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.692308  2.692308  2.166667  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.200000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.500000  2.545455  2.500000  2.533333  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.833333  4.142857  5.375000  4.111111  5.750000  4.800000  5.000000  5.500000  3.857143  2.571429  2.666667  2.615385  2.777778  5.600000  2.545455  5.200000 
dram[8]:  4.000000  4.000000  4.333333  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.050000  5.600000  7.000000  5.750000  6.200000 
dram[9]:  4.125000  3.000000  6.666667  6.000000  4.000000  3.857143  8.500000  8.500000  4.000000  4.142857  3.153846  3.900000  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  5.250000  4.000000  2.333333  3.076923  2.214286  6.250000  6.800000  6.666667  3.571429 
average row locality = 4989/1280 = 3.897656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         7         7         6        10         9        12        12        11 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        11        14 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        13        10        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        11         8        12        11        11         5 
dram[4]:        10        10        11        14         0         3         1         0         5         7         9        10         6        12        11        12 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        12         9         9         1         3         0         0         6         5        14        10        10        10         9        12 
dram[7]:        14        12        12        12         2         3         0         0         5         9        10        10         9        11         9        11 
dram[8]:        10         8        13        11         2         1         0         0         7         6         8        10        15        13        10        14 
dram[9]:        14         8        13        14         2         1         0         0         3         6        11        12        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         8        11        15         8        10 
total reads: 1383
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:        727       680      6131      7117     24491     21414      3002      3228      4641      1116       605       746      2850       463      4230       519
dram[1]:        742       460      7294     11185     25076     19951      2881      3072      1272      1815      1210       868       587       386       484       506
dram[2]:        508       526      7817      6652     26162     24218      6238      6325      1242      1024      3555       590      5972       602      1923       449
dram[3]:        339       426      7384      6921     22898     24126      3178     13908      1567      5894       757      5865      2778       619      1348      1041
dram[4]:        682       535      7433      6474     33688     21240      3404      3011      6135      1406       878      4052       517       521       307      1060
dram[5]:        537       744     10692      6411     22074     25278      3816      3082      5339      4610      4186       654      1945      1217       398       645
dram[6]:        422       322      7500      8526     25124     21299      8414      2947      1331      1304      3399      2280       744       458       868      1820
dram[7]:        550       483      6077      9908     22116     21328      3036      4490      1814      1103       622       618       675       653       681      2932
dram[8]:        591      1222      7109      7616     25264     25376      8993      3094      1114      1386       680       765      2420       388       370       492
dram[9]:        393       629      6357      6110     21326     19166      6630      3305      1649      1148       691       583      2617       624       516       705
dram[10]:       2872      2885      9190      7034     26342     24203      3569      2816      1075      1270       670       806       597       300       587      5092
maximum mf latency per bank:
dram[0]:        360       360     10601     19208     78633     10679       491       502    118404       545       362       368     25687       352    118757       362
dram[1]:        363       360     10616     81505     10638     10687       421       502       461     17637     10421      8206       359       362       359       368
dram[2]:        368       360     16513     10636     10660     25891     57510     63835       485       464    118618       382    118699       363     33588       359
dram[3]:        364       363     10613     16374     10668     10712       414    118688     15923    118704       360    118422     33910       363     16499       362
dram[4]:        360       379     10613     10627     57549     19214     11622       421    118784       441       362    118411       362       362       366     16494
dram[5]:        359       375    118655     10621     10675     10723     15064       462    118377    118679    118421       364     34230     25571       358       359
dram[6]:        359       359     10613     16442     10641     10691    118390       446       547       469    118624     57308       374       363       361     35087
dram[7]:        367       362     10607    118540     10641     10677       404     32361     11647       514       374       371       363       360       380     64697
dram[8]:        360     10539     24177     10616     10636     10693    118513       479       456       497       359       362       359       359       358       363
dram[9]:        361       369     10603     10615     10651     10688     57384       484      9457       480       372       370     75292       365       359       362
dram[10]:      60040     66171     60025     10612    118690     10672     12699       474       525       530      6492       363       360       359       358     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803424 n_act=119 n_pre=103 n_req=459 n_rd=1344 n_write=123 bw_util=0.003644
n_activity=8133 dram_eff=0.3608
bk0: 84a 804574i bk1: 68a 804697i bk2: 96a 804662i bk3: 80a 804702i bk4: 96a 804756i bk5: 92a 804701i bk6: 84a 804797i bk7: 84a 804719i bk8: 104a 804446i bk9: 112a 804283i bk10: 88a 804630i bk11: 104a 804421i bk12: 56a 804664i bk13: 56a 804773i bk14: 80a 804607i bk15: 60a 804635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00576441
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803546 n_act=109 n_pre=93 n_req=429 n_rd=1248 n_write=117 bw_util=0.003391
n_activity=7361 dram_eff=0.3709
bk0: 68a 804689i bk1: 44a 804833i bk2: 84a 804745i bk3: 80a 804629i bk4: 84a 804818i bk5: 104a 804605i bk6: 76a 804875i bk7: 76a 804755i bk8: 108a 804381i bk9: 96a 804458i bk10: 112a 804358i bk11: 100a 804524i bk12: 48a 804821i bk13: 36a 804861i bk14: 64a 804734i bk15: 68a 804637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0055309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803457 n_act=120 n_pre=104 n_req=457 n_rd=1300 n_write=132 bw_util=0.003557
n_activity=8185 dram_eff=0.3499
bk0: 48a 804820i bk1: 64a 804738i bk2: 88a 804631i bk3: 92a 804587i bk4: 80a 804844i bk5: 88a 804674i bk6: 76a 804858i bk7: 80a 804690i bk8: 100a 804278i bk9: 112a 804391i bk10: 124a 804285i bk11: 112a 804458i bk12: 60a 804657i bk13: 68a 804658i bk14: 48a 804806i bk15: 60a 804788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00518312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803450 n_act=119 n_pre=103 n_req=454 n_rd=1316 n_write=125 bw_util=0.00358
n_activity=7936 dram_eff=0.3632
bk0: 48a 804768i bk1: 60a 804756i bk2: 92a 804635i bk3: 104a 804540i bk4: 84a 804781i bk5: 84a 804719i bk6: 72a 804938i bk7: 84a 804675i bk8: 108a 804433i bk9: 92a 804436i bk10: 104a 804530i bk11: 112a 804359i bk12: 76a 804645i bk13: 68a 804685i bk14: 72a 804642i bk15: 56a 804718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00507879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803494 n_act=113 n_pre=97 n_req=443 n_rd=1288 n_write=121 bw_util=0.0035
n_activity=7753 dram_eff=0.3635
bk0: 64a 804651i bk1: 56a 804672i bk2: 88a 804684i bk3: 100a 804487i bk4: 72a 804887i bk5: 96a 804598i bk6: 72a 804935i bk7: 68a 804830i bk8: 104a 804316i bk9: 104a 804533i bk10: 112a 804463i bk11: 92a 804611i bk12: 44a 804764i bk13: 64a 804667i bk14: 64a 804654i bk15: 88a 804513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00445403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803468 n_act=120 n_pre=104 n_req=446 n_rd=1300 n_write=121 bw_util=0.00353
n_activity=7732 dram_eff=0.3676
bk0: 72a 804688i bk1: 36a 804832i bk2: 96a 804619i bk3: 104a 804533i bk4: 88a 804715i bk5: 84a 804725i bk6: 68a 804936i bk7: 76a 804755i bk8: 92a 804496i bk9: 112a 804357i bk10: 112a 804508i bk11: 108a 804331i bk12: 48a 804765i bk13: 72a 804588i bk14: 56a 804730i bk15: 76a 804696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00547252
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803402 n_act=128 n_pre=112 n_req=460 n_rd=1348 n_write=123 bw_util=0.003654
n_activity=8150 dram_eff=0.361
bk0: 52a 804694i bk1: 56a 804703i bk2: 96a 804667i bk3: 88a 804667i bk4: 84a 804744i bk5: 92a 804597i bk6: 84a 804825i bk7: 80a 804704i bk8: 116a 804320i bk9: 92a 804397i bk10: 124a 804274i bk11: 112a 804383i bk12: 60a 804691i bk13: 56a 804712i bk14: 80a 804661i bk15: 76a 804492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00571721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803418 n_act=123 n_pre=107 n_req=463 n_rd=1336 n_write=129 bw_util=0.003639
n_activity=7857 dram_eff=0.3729
bk0: 60a 804677i bk1: 68a 804639i bk2: 124a 804537i bk3: 100a 804481i bk4: 84a 804785i bk5: 84a 804693i bk6: 80a 804854i bk7: 88a 804719i bk8: 88a 804515i bk9: 108a 804290i bk10: 88a 804485i bk11: 96a 804486i bk12: 64a 804640i bk13: 68a 804679i bk14: 76a 804559i bk15: 60a 804708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00636805
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803543 n_act=109 n_pre=93 n_req=438 n_rd=1240 n_write=128 bw_util=0.003398
n_activity=7591 dram_eff=0.3604
bk0: 56a 804748i bk1: 64a 804784i bk2: 104a 804559i bk3: 88a 804655i bk4: 72a 804881i bk5: 76a 804767i bk6: 76a 804862i bk7: 80a 804734i bk8: 92a 804500i bk9: 88a 804379i bk10: 88a 804602i bk11: 124a 804264i bk12: 52a 804741i bk13: 60a 804702i bk14: 52a 804789i bk15: 68a 804712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00524523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0xc02c3f00, atomic=0 1 entries : 0x7fe02d1dcdc0 :  mf: uid=326114, sid05:w09, part=9, addr=0xc02c3f60, load , size=32, unknown  status = IN_PARTITION_DRAM (2006396), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803373 n_act=111 n_pre=95 n_req=485 n_rd=1399 n_write=135 bw_util=0.003811
n_activity=7823 dram_eff=0.3922
bk0: 76a 804588i bk1: 52a 804703i bk2: 108a 804571i bk3: 112a 804448i bk4: 88a 804730i bk5: 104a 804589i bk6: 68a 804916i bk7: 68a 804822i bk8: 84a 804636i bk9: 92a 804616i bk10: 120a 804406i bk11: 108a 804479i bk12: 91a 804556i bk13: 84a 804540i bk14: 64a 804732i bk15: 80a 804631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00494341
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805113 n_nop=803476 n_act=110 n_pre=94 n_req=455 n_rd=1304 n_write=129 bw_util=0.00356
n_activity=7859 dram_eff=0.3647
bk0: 64a 804741i bk1: 64a 804672i bk2: 96a 804632i bk3: 96a 804617i bk4: 92a 804713i bk5: 76a 804741i bk6: 72a 804874i bk7: 84a 804755i bk8: 108a 804513i bk9: 112a 804373i bk10: 108a 804452i bk11: 92a 804500i bk12: 56a 804747i bk13: 76a 804648i bk14: 48a 804858i bk15: 60a 804658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0044354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3223
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.07389
	minimum = 6
	maximum = 28
Network latency average = 7.07025
	minimum = 6
	maximum = 27
Slowest packet = 42401
Flit latency average = 6.56008
	minimum = 6
	maximum = 26
Slowest flit = 64256
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0278843
	minimum = 0.0127208 (at node 14)
	maximum = 0.0414285 (at node 40)
Accepted packet rate average = 0.0278843
	minimum = 0.0127208 (at node 14)
	maximum = 0.0414285 (at node 40)
Injected flit rate average = 0.042294
	minimum = 0.0152993 (at node 14)
	maximum = 0.075809 (at node 40)
Accepted flit rate average= 0.042294
	minimum = 0.022863 (at node 14)
	maximum = 0.0691908 (at node 11)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8632 (7 samples)
	minimum = 6 (7 samples)
	maximum = 90.4286 (7 samples)
Network latency average = 11.7134 (7 samples)
	minimum = 6 (7 samples)
	maximum = 76.1429 (7 samples)
Flit latency average = 11.367 (7 samples)
	minimum = 6 (7 samples)
	maximum = 75.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0184484 (7 samples)
	minimum = 0.0122604 (7 samples)
	maximum = 0.039352 (7 samples)
Accepted packet rate average = 0.0184484 (7 samples)
	minimum = 0.0122604 (7 samples)
	maximum = 0.039352 (7 samples)
Injected flit rate average = 0.0278664 (7 samples)
	minimum = 0.0138507 (7 samples)
	maximum = 0.0621999 (7 samples)
Accepted flit rate average = 0.0278664 (7 samples)
	minimum = 0.0197149 (7 samples)
	maximum = 0.0649528 (7 samples)
Injected packet size average = 1.51051 (7 samples)
Accepted packet size average = 1.51051 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 46 sec (706 sec)
gpgpu_simulation_rate = 11877 (inst/sec)
gpgpu_simulation_rate = 2841 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2882
gpu_sim_insn = 1132352
gpu_ipc =     392.9049
gpu_tot_sim_cycle = 2231429
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.2654
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7287
partiton_reqs_in_parallel = 63404
partiton_reqs_in_parallel_total    = 9538828
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3032
partiton_reqs_in_parallel_util = 63404
partiton_reqs_in_parallel_util_total    = 9538828
gpu_sim_cycle_parition_util = 2882
gpu_tot_sim_cycle_parition_util    = 433595
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     224.4296 GB/Sec
L2_BW_total  =       1.6805 GB/Sec
gpu_total_sim_rate=13237

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
439, 279, 474, 294, 263, 279, 293, 264, 631, 294, 294, 279, 517, 294, 264, 294, 256, 241, 546, 256, 256, 256, 363, 241, 489, 256, 241, 665, 256, 256, 256, 241, 197, 212, 197, 212, 197, 356, 212, 382, 212, 212, 212, 212, 212, 212, 197, 212, 191, 176, 191, 191, 191, 362, 346, 191, 191, 191, 191, 176, 191, 176, 176, 206, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50381
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107359	W0_Idle:18219441	W0_Scoreboard:4077041	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 671 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 2231428 
mrq_lat_table:3679 	128 	184 	564 	148 	223 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32793 	4584 	60 	96 	512 	2 	1294 	15 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	23789 	717 	491 	1438 	10350 	734 	55 	48 	76 	513 	2 	1297 	11 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24010 	2979 	1486 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	217 	24 	0 	0 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         9         6         5         6        10         2         3         8 
dram[1]:        12         4         8         8        16        16        16        16         6        10         3         6         8         1         4         4 
dram[2]:         4         2         8         8        16        12        17        16         7        10         4         8         8         3         2        12 
dram[3]:         4         2         9         9        16        16        16        18        11         9         5         6         6         8         4         6 
dram[4]:         8        12         9        11        16        16        17        16         6         8        11         8        10         1        12         6 
dram[5]:         6         6         9        10        16        16        17        16        10         6         7         6         4         4        12         8 
dram[6]:        14         4        16        10        16        16        16        16         9         7        11         6        14         4        10         8 
dram[7]:         4        20        10         9        16        16        16        16         8         8         6         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16         8         6        12         7         8         6         1        10 
dram[9]:         2        12         9         9        16        16        16        16        15         9        12         8         3        10         3         4 
dram[10]:         6         2        10        10        16        16        17        16        10         6         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      5875      4564      6334     73231     87291     97795       921       925    118956      1311     60460    121579    100368     30817    106651      7721 
dram[1]:    130997     93878      4580    105511     11448     11448       969       971      1840     64579     87780     54277     30023      1210      5984     20669 
dram[2]:     92266       883    133899    102623     11447     61363     64570     67835     64601       989     91458     73762    116393    123534     88751     11503 
dram[3]:    108396    141368    138513     95157    106842     11448       981     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:      4334     18605     35376     96858     47223     11449     63872       971     87932      2347     85888     73228    116680      6145    122439     44402 
dram[5]:      2849      3726    115396      4581     11447     11452     64573       988     98522    141177    137008     83669     84581     96670     46315      4839 
dram[6]:      3109      5412     79609     14038     11446    117162    118983      3565     86387     79849     97003     68203      1790     55708      5804     93844 
dram[7]:    131734     27943     66628     91594     11447     11452      1005     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     11088     68230     69812     11446     11449    119003    121778     13576    106498    100699    123096     86553      2461    130102    130015 
dram[9]:      3916     89819    135937    134745     49192     11452     57708       966     46035     12819    139998     92501    136638     85038    119653      4546 
dram[10]:     61037    126154     84382      4584    114535    111678     64572       917     93681     59374     96710    128302      1415       775       917     92819 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  4.125000  2.692308  2.545455  2.400000  2.875000  6.500000  4.000000  3.250000 
dram[1]:  4.833333  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  3.444444  2.235294  2.916667  5.500000  3.750000  5.400000  5.166667 
dram[2]:  4.200000  5.400000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.461539  4.625000  2.315789  3.153846  2.555556  6.000000  4.400000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  2.846154  2.400000  3.875000  4.000000  3.625000  2.111111 
dram[4]:  3.250000  3.428571  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.583333  4.714286  2.466667  4.125000  2.428571  4.000000  3.375000  3.090909 
dram[5]:  5.000000  2.333333  4.857143  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.692308  2.692308  2.166667  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.200000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.500000  2.545455  2.500000  2.533333  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.833333  4.142857  5.375000  4.111111  5.750000  4.800000  5.000000  5.500000  3.857143  2.571429  2.666667  2.615385  2.777778  5.600000  2.545455  5.200000 
dram[8]:  4.000000  4.000000  4.333333  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.050000  5.600000  7.000000  5.750000  6.200000 
dram[9]:  4.125000  3.000000  6.666667  6.000000  4.000000  3.857143  8.500000  8.500000  4.000000  4.142857  3.153846  3.900000  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  5.250000  4.000000  2.333333  3.076923  2.214286  6.250000  6.800000  6.666667  3.571429 
average row locality = 4989/1280 = 3.897656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         7         7         6        10         9        12        12        11 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        11        14 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        13        10        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        11         8        12        11        11         5 
dram[4]:        10        10        11        14         0         3         1         0         5         7         9        10         6        12        11        12 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        12         9         9         1         3         0         0         6         5        14        10        10        10         9        12 
dram[7]:        14        12        12        12         2         3         0         0         5         9        10        10         9        11         9        11 
dram[8]:        10         8        13        11         2         1         0         0         7         6         8        10        15        13        10        14 
dram[9]:        14         8        13        14         2         1         0         0         3         6        11        12        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         8        11        15         8        10 
total reads: 1383
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:        727       680      6248      7353     24934     21839      3827      4090      5000      1490       825       919      2850       463      4230       519
dram[1]:        742       460      7452     11368     25538     20364      3749      3941      1639      2137      1370      1045       587       386       484       506
dram[2]:        508       526      7963      6856     26559     24759      6976      7188      1585      1305      3684       731      5972       602      1923       449
dram[3]:        339       426      7688      7195     23340     24656      4141     14637      1849      6373       967      6052      2778       619      1348      1041
dram[4]:        682       535      7632      6679     34596     21730      4319      4009      6485      1789      1043      4184       517       521       307      1060
dram[5]:        537       744     10825      6594     22460     25702      4783      4066      5685      4913      4303       789      1945      1217       398       645
dram[6]:        422       322      7764      8687     25531     21706      9240      3745      1600      1675      3531      2463       744       458       868      1820
dram[7]:        550       483      6209     10041     22562     21849      3903      5331      2229      1422       809       798       675       653       681      2932
dram[8]:        591      1222      7211      7767     26099     26083      9915      4014      1536      1828       871       924     11919       388       370       492
dram[9]:        393       629      6581      6287     22018     19537      7613      4287      2177      1536       829       709      2617       624       516       705
dram[10]:       2872      2885      9278      7212     26759     24795      4427      3584      1382      1612       817      1031       597       300       587      5092
maximum mf latency per bank:
dram[0]:        360       360     10601     19208     78633     10679       491       502    118404       545       362       368     25687       352    118757       362
dram[1]:        363       360     10616     81505     10638     10687       421       502       461     17637     10421      8206       359       362       359       368
dram[2]:        368       360     16513     10636     10660     25891     57510     63835       485       464    118618       382    118699       363     33588       359
dram[3]:        364       363     10613     16374     10668     10712       414    118688     15923    118704       360    118422     33910       363     16499       362
dram[4]:        360       379     10613     10627     57549     19214     11622       421    118784       441       362    118411       362       362       366     16494
dram[5]:        359       375    118655     10621     10675     10723     15064       462    118377    118679    118421       364     34230     25571       358       359
dram[6]:        359       359     10613     16442     10641     10691    118390       446       547       469    118624     57308       374       363       361     35087
dram[7]:        367       362     10607    118540     10641     10677       404     32361     11647       514       374       371       363       360       380     64697
dram[8]:        360     10539     24177     10616     10636     10693    118513       479       456       497       359       362       377       359       358       363
dram[9]:        361       369     10603     10615     10651     10688     57384       484      9457       480       372       370     75292       365       359       362
dram[10]:      60040     66171     60025     10612    118690     10672     12699       474       525       530      6492       363       360       359       358     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808774 n_act=119 n_pre=103 n_req=459 n_rd=1344 n_write=123 bw_util=0.00362
n_activity=8133 dram_eff=0.3608
bk0: 84a 809924i bk1: 68a 810047i bk2: 96a 810012i bk3: 80a 810052i bk4: 96a 810106i bk5: 92a 810051i bk6: 84a 810147i bk7: 84a 810069i bk8: 104a 809796i bk9: 112a 809633i bk10: 88a 809980i bk11: 104a 809771i bk12: 56a 810014i bk13: 56a 810123i bk14: 80a 809957i bk15: 60a 809985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00572636
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808896 n_act=109 n_pre=93 n_req=429 n_rd=1248 n_write=117 bw_util=0.003368
n_activity=7361 dram_eff=0.3709
bk0: 68a 810039i bk1: 44a 810183i bk2: 84a 810095i bk3: 80a 809979i bk4: 84a 810168i bk5: 104a 809955i bk6: 76a 810225i bk7: 76a 810105i bk8: 108a 809731i bk9: 96a 809808i bk10: 112a 809708i bk11: 100a 809874i bk12: 48a 810171i bk13: 36a 810211i bk14: 64a 810084i bk15: 68a 809987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00549439
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808807 n_act=120 n_pre=104 n_req=457 n_rd=1300 n_write=132 bw_util=0.003534
n_activity=8185 dram_eff=0.3499
bk0: 48a 810170i bk1: 64a 810088i bk2: 88a 809981i bk3: 92a 809937i bk4: 80a 810194i bk5: 88a 810024i bk6: 76a 810208i bk7: 80a 810040i bk8: 100a 809628i bk9: 112a 809741i bk10: 124a 809635i bk11: 112a 809808i bk12: 60a 810007i bk13: 68a 810008i bk14: 48a 810156i bk15: 60a 810138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00514891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808800 n_act=119 n_pre=103 n_req=454 n_rd=1316 n_write=125 bw_util=0.003556
n_activity=7936 dram_eff=0.3632
bk0: 48a 810118i bk1: 60a 810106i bk2: 92a 809985i bk3: 104a 809890i bk4: 84a 810131i bk5: 84a 810069i bk6: 72a 810288i bk7: 84a 810025i bk8: 108a 809783i bk9: 92a 809786i bk10: 104a 809880i bk11: 112a 809709i bk12: 76a 809995i bk13: 68a 810035i bk14: 72a 809992i bk15: 56a 810068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00504526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808844 n_act=113 n_pre=97 n_req=443 n_rd=1288 n_write=121 bw_util=0.003477
n_activity=7753 dram_eff=0.3635
bk0: 64a 810001i bk1: 56a 810022i bk2: 88a 810034i bk3: 100a 809837i bk4: 72a 810237i bk5: 96a 809948i bk6: 72a 810285i bk7: 68a 810180i bk8: 104a 809666i bk9: 104a 809883i bk10: 112a 809813i bk11: 92a 809961i bk12: 44a 810114i bk13: 64a 810017i bk14: 64a 810004i bk15: 88a 809863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00442463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808818 n_act=120 n_pre=104 n_req=446 n_rd=1300 n_write=121 bw_util=0.003507
n_activity=7732 dram_eff=0.3676
bk0: 72a 810038i bk1: 36a 810182i bk2: 96a 809969i bk3: 104a 809883i bk4: 88a 810065i bk5: 84a 810075i bk6: 68a 810286i bk7: 76a 810105i bk8: 92a 809846i bk9: 112a 809707i bk10: 112a 809858i bk11: 108a 809681i bk12: 48a 810115i bk13: 72a 809938i bk14: 56a 810080i bk15: 76a 810046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0054364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808752 n_act=128 n_pre=112 n_req=460 n_rd=1348 n_write=123 bw_util=0.00363
n_activity=8150 dram_eff=0.361
bk0: 52a 810044i bk1: 56a 810053i bk2: 96a 810017i bk3: 88a 810017i bk4: 84a 810094i bk5: 92a 809947i bk6: 84a 810175i bk7: 80a 810054i bk8: 116a 809670i bk9: 92a 809747i bk10: 124a 809624i bk11: 112a 809733i bk12: 60a 810041i bk13: 56a 810062i bk14: 80a 810011i bk15: 76a 809842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00567947
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808768 n_act=123 n_pre=107 n_req=463 n_rd=1336 n_write=129 bw_util=0.003615
n_activity=7857 dram_eff=0.3729
bk0: 60a 810027i bk1: 68a 809989i bk2: 124a 809887i bk3: 100a 809831i bk4: 84a 810135i bk5: 84a 810043i bk6: 80a 810204i bk7: 88a 810069i bk8: 88a 809865i bk9: 108a 809640i bk10: 88a 809835i bk11: 96a 809836i bk12: 64a 809990i bk13: 68a 810029i bk14: 76a 809909i bk15: 60a 810058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00632601
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808893 n_act=109 n_pre=93 n_req=438 n_rd=1240 n_write=128 bw_util=0.003376
n_activity=7591 dram_eff=0.3604
bk0: 56a 810098i bk1: 64a 810134i bk2: 104a 809909i bk3: 88a 810005i bk4: 72a 810231i bk5: 76a 810117i bk6: 76a 810212i bk7: 80a 810084i bk8: 92a 809850i bk9: 88a 809729i bk10: 88a 809952i bk11: 124a 809614i bk12: 52a 810091i bk13: 60a 810052i bk14: 52a 810139i bk15: 68a 810062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0052106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808722 n_act=111 n_pre=95 n_req=485 n_rd=1400 n_write=135 bw_util=0.003788
n_activity=7836 dram_eff=0.3918
bk0: 76a 809938i bk1: 52a 810053i bk2: 108a 809921i bk3: 112a 809798i bk4: 88a 810080i bk5: 104a 809939i bk6: 68a 810266i bk7: 68a 810172i bk8: 84a 809986i bk9: 92a 809966i bk10: 120a 809756i bk11: 108a 809829i bk12: 92a 809904i bk13: 84a 809890i bk14: 64a 810082i bk15: 80a 809981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00491077
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810463 n_nop=808826 n_act=110 n_pre=94 n_req=455 n_rd=1304 n_write=129 bw_util=0.003536
n_activity=7859 dram_eff=0.3647
bk0: 64a 810091i bk1: 64a 810022i bk2: 96a 809982i bk3: 96a 809967i bk4: 92a 810063i bk5: 76a 810091i bk6: 72a 810224i bk7: 84a 810105i bk8: 108a 809863i bk9: 112a 809723i bk10: 108a 809802i bk11: 92a 809850i bk12: 56a 810097i bk13: 76a 809998i bk14: 48a 810208i bk15: 60a 810008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00440612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3223
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.7745
	minimum = 6
	maximum = 499
Network latency average = 35.1501
	minimum = 6
	maximum = 343
Slowest packet = 68254
Flit latency average = 42.8108
	minimum = 6
	maximum = 342
Slowest flit = 103366
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0473724
	minimum = 0.0347102 (at node 22)
	maximum = 0.251128 (at node 44)
Accepted packet rate average = 0.0473724
	minimum = 0.0347102 (at node 22)
	maximum = 0.251128 (at node 44)
Injected flit rate average = 0.0710587
	minimum = 0.0562305 (at node 32)
	maximum = 0.267789 (at node 44)
Accepted flit rate average= 0.0710587
	minimum = 0.0458174 (at node 22)
	maximum = 0.485595 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9771 (8 samples)
	minimum = 6 (8 samples)
	maximum = 141.5 (8 samples)
Network latency average = 14.643 (8 samples)
	minimum = 6 (8 samples)
	maximum = 109.5 (8 samples)
Flit latency average = 15.2974 (8 samples)
	minimum = 6 (8 samples)
	maximum = 108.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0220639 (8 samples)
	minimum = 0.0150667 (8 samples)
	maximum = 0.065824 (8 samples)
Accepted packet rate average = 0.0220639 (8 samples)
	minimum = 0.0150667 (8 samples)
	maximum = 0.065824 (8 samples)
Injected flit rate average = 0.0332654 (8 samples)
	minimum = 0.0191481 (8 samples)
	maximum = 0.0878985 (8 samples)
Accepted flit rate average = 0.0332654 (8 samples)
	minimum = 0.0229777 (8 samples)
	maximum = 0.117533 (8 samples)
Injected packet size average = 1.50769 (8 samples)
Accepted packet size average = 1.50769 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 59 sec (719 sec)
gpgpu_simulation_rate = 13237 (inst/sec)
gpgpu_simulation_rate = 3103 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20615
gpu_sim_insn = 1536501
gpu_ipc =      74.5332
gpu_tot_sim_cycle = 2479266
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.4588
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 15587
gpu_stall_icnt2sh    = 90167
partiton_reqs_in_parallel = 438205
partiton_reqs_in_parallel_total    = 9602232
partiton_level_parallism =      21.2566
partiton_level_parallism_total  =       4.0498
partiton_reqs_in_parallel_util = 438205
partiton_reqs_in_parallel_util_total    = 9602232
gpu_sim_cycle_parition_util = 20615
gpu_tot_sim_cycle_parition_util    = 436477
partiton_level_parallism_util =      21.2566
partiton_level_parallism_util_total  =      21.9659
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     361.0850 GB/Sec
L2_BW_total  =       4.5149 GB/Sec
gpu_total_sim_rate=14118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
462, 302, 927, 317, 482, 562, 316, 287, 854, 654, 435, 302, 683, 653, 468, 317, 565, 264, 687, 632, 279, 279, 386, 264, 512, 279, 461, 998, 279, 279, 475, 380, 468, 352, 573, 481, 478, 583, 235, 546, 235, 483, 235, 235, 235, 466, 405, 235, 514, 199, 385, 474, 489, 385, 369, 305, 385, 446, 214, 471, 357, 199, 199, 424, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 122362
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 115703
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1773
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:173158	W0_Idle:18269458	W0_Scoreboard:4582128	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 293 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 338 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 2479228 
mrq_lat_table:6705 	195 	322 	980 	457 	552 	389 	112 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104204 	11461 	305 	97 	512 	2 	1294 	15 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	62779 	6582 	18523 	8631 	15953 	3388 	227 	72 	76 	513 	2 	1297 	11 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49889 	14082 	19980 	682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	24 	0 	0 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         6        21         6        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16         8        10        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         6        10        10        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        10        13        16        14        14        14        22 
dram[4]:         8        12        20        16        16        16        17        16         6         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        10        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         8        14         8        14        17        15        20 
dram[8]:        16        12         9        12        16        16        16        16         8        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         7        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:      5875      4564      7843     73231     87291     97795      2483      4165    118956      3749     60460    121579    100368     30817    106651      7721 
dram[1]:    130997     93878      4813    105511     11448     11448       969      2563      6264     64579     87780     54277     30023      5082      5984     20669 
dram[2]:     92266      4442    133899    102623     11447     61363     64570     67835     64601      5674     91458     73762    116393    123534     88751     11503 
dram[3]:    108396    141368    138513     95157    106842     11448       981     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:      4334     18605     35376     96858     47223     11449     63872       971     87932      3000     85888     73228    116680      6145    122439     44402 
dram[5]:      5456      3726    115396      6993     11447     11452     64573      6605     98522    141177    137008     83669     84581     96670     46315      4952 
dram[6]:      3986      6978     79609     14038     11446    117162    118983      3565     86387     79849     97003     68203      8443     55708      5804     93844 
dram[7]:    131734     27943     66628     91594     11447     11452      1005     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     11088     68230     69812     11446     11449    119003    121778     13576    106498    100699    123096     86553      5399    130102    130015 
dram[9]:      3916     89819    135937    134745     49192     11452     57708      1434     46035     12819    139998     92501    136638     85038    119653      8508 
dram[10]:     61037    126154     84382      4584    114535    111678     64572       917     93681     59374     96710    128302      5708      2907      2046     92819 
average row accesses per activate:
dram[0]:  4.266667  3.235294  5.000000  5.727273  3.153846  3.909091  3.090909  3.000000  3.625000  2.541667  3.736842  2.343750  3.222222  5.363636  4.066667  3.000000 
dram[1]:  4.615385  3.157895  4.692307  4.571429  3.583333  3.615385  3.100000  3.090909  2.823529  2.833333  2.518518  3.368421  4.461538  4.923077  3.421053  5.000000 
dram[2]:  3.687500  4.133333  3.666667  3.666667  3.700000  2.500000  2.923077  3.300000  2.809524  3.785714  2.592592  2.818182  2.950000  4.062500  4.538462  4.071429 
dram[3]:  4.538462  4.384615  4.571429  3.300000  4.000000  3.272727  4.125000  3.545455  3.294118  2.941176  3.368421  3.000000  3.222222  3.705882  3.875000  3.555556 
dram[4]:  2.772727  3.111111  4.615385  4.357143  5.000000  3.307692  5.200000  3.888889  2.153846  3.000000  3.041667  2.909091  4.111111  3.428571  3.555556  2.954545 
dram[5]:  4.285714  3.823529  3.473684  4.769231  3.818182  3.666667  3.500000  3.777778  2.650000  2.650000  2.916667  2.428571  3.866667  3.625000  3.368421  3.368421 
dram[6]:  3.052632  4.909091  4.133333  4.923077  3.000000  3.900000  3.300000  2.538461  2.458333  2.631579  2.703704  2.538461  3.750000  4.615385  3.736842  3.529412 
dram[7]:  4.214286  4.200000  4.312500  3.588235  2.833333  3.250000  3.666667  2.857143  3.411765  2.545455  2.652174  2.695652  3.388889  3.800000  3.222222  3.058824 
dram[8]:  3.444444  3.631579  3.222222  4.285714  3.666667  3.166667  5.000000  3.363636  3.312500  2.454545  3.090909  2.482759  5.083333  4.500000  4.454545  3.857143 
dram[9]:  3.444444  3.222222  3.882353  4.357143  3.000000  3.058824  5.285714  3.714286  3.857143  4.307693  3.086957  3.500000  4.538462  2.818182  5.454545  3.823529 
dram[10]:  4.230769  3.733333  3.142857  3.875000  3.076923  3.444444  2.916667  4.000000  3.277778  2.347826  2.680000  3.142857  3.764706  4.200000  4.062500  3.857143 
average row locality = 9719/2822 = 3.444011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11         9        17        16        16        17        17        16 
dram[4]:        16        16        16        17         2         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        15 
dram[8]:        17        16        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        16        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2155
min_bank_accesses = 0!
chip skew: 203/192 = 1.06
average mf latency per bank:
dram[0]:       1655      1407      4585      4650     16984     14442      4970      4426      4934      2643      2162      2187      2461      1371      3590      1220
dram[1]:       1624      1289      5047      5933     14280     13234      5005      4320      3050      2959      2373      2257      1548      1080      1459      1354
dram[2]:       1358      1478      4785      5276     16218     14423      6095      6760      2808      2913      4067      2247      3382      1329      1979      1458
dram[3]:       1386      1455      5179      5358     14206     16756      4688     10619      3213      5251      2362      5007      2576      1410      1759      1374
dram[4]:       1324      1150      5275      5186     16974     14811      5888      4643      5477      2939      2117      3815      1265      1277      1227      1725
dram[5]:       1500      1340      6729      5414     14577     14047      4989      5253      5165      5424      3609      2281      1752      1879      1287      1620
dram[6]:       1307      1359      5112      5113     14561     15439      7985      4513      2599      2856      3728      3014      1472      1340      1391      2091
dram[7]:       1480      1368      4920      7043     16347     14710      4843      4996      2874      2955      2106      2129      1272      1275      1152      2758
dram[8]:       1300      1699      5729      5403     16844     14997      8650      4570      2728      2911      1921      1934      6409      1644      1300      1586
dram[9]:       1506      1470      5072      5229     12991     11226      5977      5275      2957      2825      2179      2252      2808      1403      1405      1531
dram[10]:       2619      2490      5730      5217     17323     17978      4972      4322      2832      2914      2221      2182      1594      1366      1461      3534
maximum mf latency per bank:
dram[0]:        530       513     10601     19208     78633     10679       654       502    118404       948       655       611     25687       885    118757       472
dram[1]:        656       502     10616     81505     10638     10687       443       502       562     17637     10421      8206       567       503       696       559
dram[2]:        854       471     16513     10636     10660     25891     57510     63835       511       708    118618       529    118699       589     33588       875
dram[3]:        612       629     10613     16374     10668     10712       496    118688     15923    118704       578    118422     33910       598     16499       466
dram[4]:        422       406     10613     10627     57549     19214     11622       537    118784       932       552    118411       602       590       524     16494
dram[5]:        872       660    118655     10621     10675     10723     15064       462    118377    118679    118421       588     34230     25571       720       574
dram[6]:        510       586     10613     16442     10641     10691    118390       446      1154       469    118624     57308       527       498       625     35087
dram[7]:        700       441     10607    118540     10641     10677       416     32361     11647       577       595       536       400       965       528     64697
dram[8]:        506     10539     24177     10616     10636     10693    118513       479       496      1012       544       482       447       592       452      1000
dram[9]:        448       489     10603     10615     10651     10688     57384       506      9457       900       546       457     75292       465       461       451
dram[10]:      60040     66171     60025     10612    118690     10672     12699       504       525       530      6492       606       548       583       746     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845185 n_act=261 n_pre=245 n_req=908 n_rd=2856 n_write=194 bw_util=0.007187
n_activity=14078 dram_eff=0.4333
bk0: 192a 847179i bk1: 152a 847672i bk2: 176a 847611i bk3: 188a 847326i bk4: 152a 847606i bk5: 160a 847402i bk6: 136a 847513i bk7: 156a 847410i bk8: 188a 846963i bk9: 204a 846893i bk10: 216a 846768i bk11: 236a 846495i bk12: 168a 847100i bk13: 164a 846983i bk14: 176a 847266i bk15: 192a 846538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0279343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845378 n_act=242 n_pre=226 n_req=873 n_rd=2696 n_write=199 bw_util=0.006822
n_activity=13465 dram_eff=0.43
bk0: 172a 847532i bk1: 172a 847408i bk2: 172a 847663i bk3: 188a 847288i bk4: 160a 847496i bk5: 172a 847307i bk6: 124a 847932i bk7: 136a 847709i bk8: 152a 847610i bk9: 160a 847346i bk10: 208a 846896i bk11: 192a 847158i bk12: 164a 847390i bk13: 180a 847156i bk14: 196a 847009i bk15: 148a 847527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0174953
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845293 n_act=262 n_pre=246 n_req=879 n_rd=2748 n_write=192 bw_util=0.006928
n_activity=14290 dram_eff=0.4115
bk0: 172a 847605i bk1: 184a 847404i bk2: 200a 847146i bk3: 148a 847697i bk4: 136a 847937i bk5: 168a 847202i bk6: 148a 847557i bk7: 132a 847749i bk8: 196a 846778i bk9: 172a 846942i bk10: 216a 846667i bk11: 184a 846925i bk12: 172a 847066i bk13: 192a 847044i bk14: 168a 847188i bk15: 160a 847301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0193923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845345 n_act=244 n_pre=228 n_req=878 n_rd=2728 n_write=196 bw_util=0.00689
n_activity=13450 dram_eff=0.4348
bk0: 156a 847172i bk1: 164a 847258i bk2: 192a 847122i bk3: 200a 846982i bk4: 164a 847224i bk5: 128a 847320i bk6: 132a 847661i bk7: 148a 847561i bk8: 180a 847106i bk9: 164a 847012i bk10: 188a 847384i bk11: 188a 846978i bk12: 168a 847256i bk13: 184a 847178i bk14: 180a 846998i bk15: 192a 846902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0243419
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845173 n_act=272 n_pre=256 n_req=907 n_rd=2844 n_write=196 bw_util=0.007164
n_activity=14340 dram_eff=0.424
bk0: 180a 847272i bk1: 160a 847234i bk2: 176a 847601i bk3: 176a 847311i bk4: 152a 847651i bk5: 160a 847201i bk6: 100a 848075i bk7: 140a 847416i bk8: 184a 846966i bk9: 188a 846895i bk10: 220a 846894i bk11: 192a 847071i bk12: 228a 846746i bk13: 212a 846844i bk14: 184a 846760i bk15: 192a 846700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0235938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845226 n_act=266 n_pre=250 n_req=896 n_rd=2804 n_write=195 bw_util=0.007067
n_activity=13953 dram_eff=0.4299
bk0: 172a 847254i bk1: 196a 846800i bk2: 192a 846887i bk3: 184a 847405i bk4: 156a 847397i bk5: 164a 847089i bk6: 136a 847324i bk7: 136a 847722i bk8: 172a 846724i bk9: 172a 847052i bk10: 212a 846764i bk11: 200a 846630i bk12: 168a 847174i bk13: 164a 847329i bk14: 188a 846903i bk15: 192a 846913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0305099
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845271 n_act=266 n_pre=250 n_req=884 n_rd=2760 n_write=194 bw_util=0.006961
n_activity=13992 dram_eff=0.4222
bk0: 160a 847245i bk1: 148a 847460i bk2: 184a 847230i bk3: 188a 847291i bk4: 156a 847364i bk5: 144a 847515i bk6: 132a 847758i bk7: 132a 847743i bk8: 196a 846973i bk9: 160a 847235i bk10: 216a 846983i bk11: 200a 846948i bk12: 172a 847300i bk13: 176a 847107i bk14: 220a 846914i bk15: 176a 846821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0177215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845360 n_act=262 n_pre=246 n_req=863 n_rd=2680 n_write=193 bw_util=0.00677
n_activity=13738 dram_eff=0.4183
bk0: 164a 847333i bk1: 188a 847328i bk2: 212a 847258i bk3: 176a 847384i bk4: 124a 847785i bk5: 144a 847804i bk6: 132a 847986i bk7: 160a 847598i bk8: 188a 847271i bk9: 180a 847221i bk10: 176a 846951i bk11: 184a 847078i bk12: 180a 847427i bk13: 160a 847404i bk14: 164a 847376i bk15: 148a 847473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0130228
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845428 n_act=247 n_pre=231 n_req=861 n_rd=2632 n_write=203 bw_util=0.00668
n_activity=13373 dram_eff=0.424
bk0: 180a 847084i bk1: 212a 846969i bk2: 164a 847515i bk3: 176a 847393i bk4: 120a 847723i bk5: 140a 847529i bk6: 120a 847892i bk7: 148a 847588i bk8: 172a 847302i bk9: 168a 847231i bk10: 200a 846990i bk11: 208a 847033i bk12: 156a 847363i bk13: 184a 847187i bk14: 132a 847424i bk15: 152a 847314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0159318
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845272 n_act=244 n_pre=228 n_req=897 n_rd=2800 n_write=197 bw_util=0.007062
n_activity=13222 dram_eff=0.4533
bk0: 184a 847343i bk1: 168a 847294i bk2: 200a 847259i bk3: 176a 847228i bk4: 168a 847253i bk5: 192a 846981i bk6: 148a 847587i bk7: 104a 847636i bk8: 172a 847379i bk9: 172a 847476i bk10: 220a 847045i bk11: 188a 847229i bk12: 172a 847674i bk13: 176a 847082i bk14: 172a 847588i bk15: 188a 847219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.016766
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848741 n_nop=845339 n_act=257 n_pre=241 n_req=873 n_rd=2708 n_write=196 bw_util=0.006843
n_activity=13723 dram_eff=0.4232
bk0: 152a 847580i bk1: 160a 847544i bk2: 196a 847369i bk3: 184a 847383i bk4: 152a 847537i bk5: 116a 847753i bk6: 136a 847616i bk7: 144a 847652i bk8: 184a 847212i bk9: 168a 847461i bk10: 200a 847139i bk11: 188a 847188i bk12: 192a 847126i bk13: 188a 847279i bk14: 196a 847110i bk15: 152a 847218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0172691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3305
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.101
	minimum = 6
	maximum = 484
Network latency average = 19.2691
	minimum = 6
	maximum = 455
Slowest packet = 102738
Flit latency average = 17.6041
	minimum = 6
	maximum = 455
Slowest flit = 204187
Fragmentation average = 0.0219332
	minimum = 0
	maximum = 383
Injected packet rate average = 0.0761948
	minimum = 0.0539197 (at node 8)
	maximum = 0.0909819 (at node 39)
Accepted packet rate average = 0.0761948
	minimum = 0.0539197 (at node 8)
	maximum = 0.0909819 (at node 39)
Injected flit rate average = 0.119751
	minimum = 0.0695886 (at node 8)
	maximum = 0.170952 (at node 39)
Accepted flit rate average= 0.119751
	minimum = 0.100126 (at node 8)
	maximum = 0.155792 (at node 27)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9909 (9 samples)
	minimum = 6 (9 samples)
	maximum = 179.556 (9 samples)
Network latency average = 15.157 (9 samples)
	minimum = 6 (9 samples)
	maximum = 147.889 (9 samples)
Flit latency average = 15.5537 (9 samples)
	minimum = 6 (9 samples)
	maximum = 147.111 (9 samples)
Fragmentation average = 0.00243702 (9 samples)
	minimum = 0 (9 samples)
	maximum = 42.5556 (9 samples)
Injected packet rate average = 0.0280784 (9 samples)
	minimum = 0.0193837 (9 samples)
	maximum = 0.0686193 (9 samples)
Accepted packet rate average = 0.0280784 (9 samples)
	minimum = 0.0193837 (9 samples)
	maximum = 0.0686193 (9 samples)
Injected flit rate average = 0.0428749 (9 samples)
	minimum = 0.0247526 (9 samples)
	maximum = 0.0971267 (9 samples)
Accepted flit rate average = 0.0428749 (9 samples)
	minimum = 0.0315498 (9 samples)
	maximum = 0.121784 (9 samples)
Injected packet size average = 1.52697 (9 samples)
Accepted packet size average = 1.52697 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 3 sec (783 sec)
gpgpu_simulation_rate = 14118 (inst/sec)
gpgpu_simulation_rate = 3166 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4315
gpu_sim_insn = 1211812
gpu_ipc =     280.8371
gpu_tot_sim_cycle = 2705731
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.5334
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 15587
gpu_stall_icnt2sh    = 90187
partiton_reqs_in_parallel = 94930
partiton_reqs_in_parallel_total    = 10040437
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7459
partiton_reqs_in_parallel_util = 94930
partiton_reqs_in_parallel_util_total    = 10040437
gpu_sim_cycle_parition_util = 4315
gpu_tot_sim_cycle_parition_util    = 457092
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9662
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     223.3520 GB/Sec
L2_BW_total  =       4.4932 GB/Sec
gpu_total_sim_rate=15294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373054
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
498, 338, 963, 353, 518, 598, 352, 323, 890, 690, 471, 338, 719, 689, 504, 353, 601, 300, 723, 668, 315, 315, 422, 300, 548, 315, 497, 1034, 315, 315, 511, 416, 504, 388, 609, 517, 514, 619, 271, 582, 271, 519, 271, 271, 271, 502, 441, 271, 550, 235, 421, 510, 525, 421, 405, 341, 421, 482, 250, 507, 393, 235, 235, 460, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 200074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193412
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1776
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289826	W0_Idle:18320545	W0_Scoreboard:4595213	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 293 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 328 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 2705730 
mrq_lat_table:6705 	195 	322 	980 	457 	552 	389 	112 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113269 	12564 	305 	97 	512 	2 	1294 	15 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	64584 	7020 	18864 	10331 	20510 	4708 	234 	72 	76 	513 	2 	1297 	11 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51516 	14492 	19991 	682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	268 	24 	0 	0 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         6        21         6        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16         8        10        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         6        10        10        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        10        13        16        14        14        14        22 
dram[4]:         8        12        20        16        16        16        17        16         6         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        10        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         8        14         8        14        17        15        20 
dram[8]:        16        12         9        12        16        16        16        16         8        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         7        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:      5875      4564      7843     73231     87291     97795      2483      4165    118956      3749     60460    121579    100368     30817    106651      7721 
dram[1]:    130997     93878      4813    105511     11448     11448       969      2563      6264     64579     87780     54277     30023      5082      5984     20669 
dram[2]:     92266      4442    133899    102623     11447     61363     64570     67835     64601      5674     91458     73762    116393    123534     88751     11503 
dram[3]:    108396    141368    138513     95157    106842     11448       981     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:      4334     18605     35376     96858     47223     11449     63872       971     87932      3000     85888     73228    116680      6145    122439     44402 
dram[5]:      5456      3726    115396      6993     11447     11452     64573      6605     98522    141177    137008     83669     84581     96670     46315      4952 
dram[6]:      3986      6978     79609     14038     11446    117162    118983      3565     86387     79849     97003     68203      8443     55708      5804     93844 
dram[7]:    131734     27943     66628     91594     11447     11452      1005     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     11088     68230     69812     11446     11449    119003    121778     13576    106498    100699    123096     86553      5399    130102    130015 
dram[9]:      3916     89819    135937    134745     49192     11452     57708      1434     46035     12819    139998     92501    136638     85038    119653      8508 
dram[10]:     61037    126154     84382      4584    114535    111678     64572       917     93681     59374     96710    128302      5708      2907      2046     92819 
average row accesses per activate:
dram[0]:  4.266667  3.235294  5.000000  5.727273  3.153846  3.909091  3.090909  3.000000  3.625000  2.541667  3.736842  2.343750  3.222222  5.363636  4.066667  3.000000 
dram[1]:  4.615385  3.157895  4.692307  4.571429  3.583333  3.615385  3.100000  3.090909  2.823529  2.833333  2.518518  3.368421  4.461538  4.923077  3.421053  5.000000 
dram[2]:  3.687500  4.133333  3.666667  3.666667  3.700000  2.500000  2.923077  3.300000  2.809524  3.785714  2.592592  2.818182  2.950000  4.062500  4.538462  4.071429 
dram[3]:  4.538462  4.384615  4.571429  3.300000  4.000000  3.272727  4.125000  3.545455  3.294118  2.941176  3.368421  3.000000  3.222222  3.705882  3.875000  3.555556 
dram[4]:  2.772727  3.111111  4.615385  4.357143  5.000000  3.307692  5.200000  3.888889  2.153846  3.000000  3.041667  2.909091  4.111111  3.428571  3.555556  2.954545 
dram[5]:  4.285714  3.823529  3.473684  4.769231  3.818182  3.666667  3.500000  3.777778  2.650000  2.650000  2.916667  2.428571  3.866667  3.625000  3.368421  3.368421 
dram[6]:  3.052632  4.909091  4.133333  4.923077  3.000000  3.900000  3.300000  2.538461  2.458333  2.631579  2.703704  2.538461  3.750000  4.615385  3.736842  3.529412 
dram[7]:  4.214286  4.200000  4.312500  3.588235  2.833333  3.250000  3.666667  2.857143  3.411765  2.545455  2.652174  2.695652  3.388889  3.800000  3.222222  3.058824 
dram[8]:  3.444444  3.631579  3.222222  4.285714  3.666667  3.166667  5.000000  3.363636  3.312500  2.454545  3.090909  2.482759  5.083333  4.500000  4.454545  3.857143 
dram[9]:  3.444444  3.222222  3.882353  4.357143  3.000000  3.058824  5.285714  3.714286  3.857143  4.307693  3.086957  3.500000  4.538462  2.818182  5.454545  3.823529 
dram[10]:  4.230769  3.733333  3.142857  3.875000  3.076923  3.444444  2.916667  4.000000  3.277778  2.347826  2.680000  3.142857  3.764706  4.200000  4.062500  3.857143 
average row locality = 9719/2822 = 3.444011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11         9        17        16        16        17        17        16 
dram[4]:        16        16        16        17         2         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        15 
dram[8]:        17        16        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        16        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2155
min_bank_accesses = 0!
chip skew: 203/192 = 1.06
average mf latency per bank:
dram[0]:       1655      1407      4681      4737     17297     14739      5662      5000      5242      2946      2320      2342      2461      1371      3590      1220
dram[1]:       1624      1289      5133      6015     14575     13508      5733      4981      3420      3313      2524      2418      1548      1080      1459      1354
dram[2]:       1358      1478      4870      5394     16576     14746      6692      7446      3088      3252      4208      2414      3382      1329      1979      1458
dram[3]:       1386      1455      5279      5448     14490     17098      5362     11193      3554      5615      2540      5161      2576      1410      1759      1374
dram[4]:       1324      1150      5377      5290     17277     15099      6756      5298      5786      3243      2252      3972      1265      1277      1227      1725
dram[5]:       1500      1340      6825      5529     14910     14376      5689      5923      5500      5756      3742      2427      1752      1879      1287      1620
dram[6]:       1307      1359      5215      5214     14893     15786      8669      5189      2897      3202      3860      3167      1472      1340      1391      2091
dram[7]:       1480      1368      5001      7151     16757     15062      5532      5564      3182      3263      2269      2288      1272      1275      1152      2758
dram[8]:       1300      1699      5849      5518     17322     15379      9518      5252      3138      3291      2096      2093     14158      1644      1300      1586
dram[9]:       1506      1470      5164      5334     13299     11482      6611      6173      3282      3125      2316      2401      2808      1403      1405      1531
dram[10]:       2619      2490      5824      5324     17653     18422      5625      4981      3127      3232      2372      2330      1594      1366      1461      3534
maximum mf latency per bank:
dram[0]:        530       513     10601     19208     78633     10679       654       502    118404       948       655       611     25687       885    118757       472
dram[1]:        656       502     10616     81505     10638     10687       443       502       562     17637     10421      8206       567       503       696       559
dram[2]:        854       471     16513     10636     10660     25891     57510     63835       511       708    118618       529    118699       589     33588       875
dram[3]:        612       629     10613     16374     10668     10712       496    118688     15923    118704       578    118422     33910       598     16499       466
dram[4]:        422       406     10613     10627     57549     19214     11622       537    118784       932       552    118411       602       590       524     16494
dram[5]:        872       660    118655     10621     10675     10723     15064       462    118377    118679    118421       588     34230     25571       720       574
dram[6]:        510       586     10613     16442     10641     10691    118390       446      1154       469    118624     57308       527       498       625     35087
dram[7]:        700       441     10607    118540     10641     10677       416     32361     11647       577       595       536       400       965       528     64697
dram[8]:        506     10539     24177     10616     10636     10693    118513       479       496      1012       544       482       447       592       452      1000
dram[9]:        448       489     10603     10615     10651     10688     57384       506      9457       900       546       457     75292       465       461       451
dram[10]:      60040     66171     60025     10612    118690     10672     12699       504       525       530      6492       606       548       583       746     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853196 n_act=261 n_pre=245 n_req=908 n_rd=2856 n_write=194 bw_util=0.00712
n_activity=14078 dram_eff=0.4333
bk0: 192a 855190i bk1: 152a 855683i bk2: 176a 855622i bk3: 188a 855337i bk4: 152a 855617i bk5: 160a 855413i bk6: 136a 855524i bk7: 156a 855421i bk8: 188a 854974i bk9: 204a 854904i bk10: 216a 854779i bk11: 236a 854506i bk12: 168a 855111i bk13: 164a 854994i bk14: 176a 855277i bk15: 192a 854549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0276731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853389 n_act=242 n_pre=226 n_req=873 n_rd=2696 n_write=199 bw_util=0.006758
n_activity=13465 dram_eff=0.43
bk0: 172a 855543i bk1: 172a 855419i bk2: 172a 855674i bk3: 188a 855299i bk4: 160a 855507i bk5: 172a 855318i bk6: 124a 855943i bk7: 136a 855720i bk8: 152a 855621i bk9: 160a 855357i bk10: 208a 854907i bk11: 192a 855169i bk12: 164a 855401i bk13: 180a 855167i bk14: 196a 855020i bk15: 148a 855538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0173317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853304 n_act=262 n_pre=246 n_req=879 n_rd=2748 n_write=192 bw_util=0.006863
n_activity=14290 dram_eff=0.4115
bk0: 172a 855616i bk1: 184a 855415i bk2: 200a 855157i bk3: 148a 855708i bk4: 136a 855948i bk5: 168a 855213i bk6: 148a 855568i bk7: 132a 855760i bk8: 196a 854789i bk9: 172a 854953i bk10: 216a 854678i bk11: 184a 854936i bk12: 172a 855077i bk13: 192a 855055i bk14: 168a 855199i bk15: 160a 855312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0192109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853356 n_act=244 n_pre=228 n_req=878 n_rd=2728 n_write=196 bw_util=0.006826
n_activity=13450 dram_eff=0.4348
bk0: 156a 855183i bk1: 164a 855269i bk2: 192a 855133i bk3: 200a 854993i bk4: 164a 855235i bk5: 128a 855331i bk6: 132a 855672i bk7: 148a 855572i bk8: 180a 855117i bk9: 164a 855023i bk10: 188a 855395i bk11: 188a 854989i bk12: 168a 855267i bk13: 184a 855189i bk14: 180a 855009i bk15: 192a 854913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0241143
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853184 n_act=272 n_pre=256 n_req=907 n_rd=2844 n_write=196 bw_util=0.007097
n_activity=14340 dram_eff=0.424
bk0: 180a 855283i bk1: 160a 855245i bk2: 176a 855612i bk3: 176a 855322i bk4: 152a 855662i bk5: 160a 855212i bk6: 100a 856086i bk7: 140a 855427i bk8: 184a 854977i bk9: 188a 854906i bk10: 220a 854905i bk11: 192a 855082i bk12: 228a 854757i bk13: 212a 854855i bk14: 184a 854771i bk15: 192a 854711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0233732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853237 n_act=266 n_pre=250 n_req=896 n_rd=2804 n_write=195 bw_util=0.007001
n_activity=13953 dram_eff=0.4299
bk0: 172a 855265i bk1: 196a 854811i bk2: 192a 854898i bk3: 184a 855416i bk4: 156a 855408i bk5: 164a 855100i bk6: 136a 855335i bk7: 136a 855733i bk8: 172a 854735i bk9: 172a 855063i bk10: 212a 854775i bk11: 200a 854641i bk12: 168a 855185i bk13: 164a 855340i bk14: 188a 854914i bk15: 192a 854924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0302246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853282 n_act=266 n_pre=250 n_req=884 n_rd=2760 n_write=194 bw_util=0.006896
n_activity=13992 dram_eff=0.4222
bk0: 160a 855256i bk1: 148a 855471i bk2: 184a 855241i bk3: 188a 855302i bk4: 156a 855375i bk5: 144a 855526i bk6: 132a 855769i bk7: 132a 855754i bk8: 196a 854984i bk9: 160a 855246i bk10: 216a 854994i bk11: 200a 854959i bk12: 172a 855311i bk13: 176a 855118i bk14: 220a 854925i bk15: 176a 854832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0175558
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853371 n_act=262 n_pre=246 n_req=863 n_rd=2680 n_write=193 bw_util=0.006707
n_activity=13738 dram_eff=0.4183
bk0: 164a 855344i bk1: 188a 855339i bk2: 212a 855269i bk3: 176a 855395i bk4: 124a 855796i bk5: 144a 855815i bk6: 132a 855997i bk7: 160a 855609i bk8: 188a 855282i bk9: 180a 855232i bk10: 176a 854962i bk11: 184a 855089i bk12: 180a 855438i bk13: 160a 855415i bk14: 164a 855387i bk15: 148a 855484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.012901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853439 n_act=247 n_pre=231 n_req=861 n_rd=2632 n_write=203 bw_util=0.006618
n_activity=13373 dram_eff=0.424
bk0: 180a 855095i bk1: 212a 854980i bk2: 164a 855526i bk3: 176a 855404i bk4: 120a 855734i bk5: 140a 855540i bk6: 120a 855903i bk7: 148a 855599i bk8: 172a 855313i bk9: 168a 855242i bk10: 200a 855001i bk11: 208a 855044i bk12: 156a 855374i bk13: 184a 855198i bk14: 132a 855435i bk15: 152a 855325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0157829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853283 n_act=244 n_pre=228 n_req=897 n_rd=2800 n_write=197 bw_util=0.006996
n_activity=13222 dram_eff=0.4533
bk0: 184a 855354i bk1: 168a 855305i bk2: 200a 855270i bk3: 176a 855239i bk4: 168a 855264i bk5: 192a 854992i bk6: 148a 855598i bk7: 104a 855647i bk8: 172a 855390i bk9: 172a 855487i bk10: 220a 855056i bk11: 188a 855240i bk12: 172a 855685i bk13: 176a 855093i bk14: 172a 855599i bk15: 188a 855230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0166092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=856752 n_nop=853350 n_act=257 n_pre=241 n_req=873 n_rd=2708 n_write=196 bw_util=0.006779
n_activity=13723 dram_eff=0.4232
bk0: 152a 855591i bk1: 160a 855555i bk2: 196a 855380i bk3: 184a 855394i bk4: 152a 855548i bk5: 116a 855764i bk6: 136a 855627i bk7: 144a 855663i bk8: 184a 855223i bk9: 168a 855472i bk10: 200a 855150i bk11: 188a 855199i bk12: 192a 855137i bk13: 188a 855290i bk14: 196a 855121i bk15: 152a 855229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0171076

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3305
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.3882
	minimum = 6
	maximum = 588
Network latency average = 41.2977
	minimum = 6
	maximum = 418
Slowest packet = 239139
Flit latency average = 51.2807
	minimum = 6
	maximum = 417
Slowest flit = 371032
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471395
	minimum = 0.0361613 (at node 12)
	maximum = 0.278512 (at node 44)
Accepted packet rate average = 0.0471395
	minimum = 0.0361613 (at node 12)
	maximum = 0.278512 (at node 44)
Injected flit rate average = 0.0707093
	minimum = 0.0527353 (at node 32)
	maximum = 0.289638 (at node 44)
Accepted flit rate average= 0.0707093
	minimum = 0.043579 (at node 12)
	maximum = 0.545897 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4306 (10 samples)
	minimum = 6 (10 samples)
	maximum = 220.4 (10 samples)
Network latency average = 17.771 (10 samples)
	minimum = 6 (10 samples)
	maximum = 174.9 (10 samples)
Flit latency average = 19.1264 (10 samples)
	minimum = 6 (10 samples)
	maximum = 174.1 (10 samples)
Fragmentation average = 0.00219332 (10 samples)
	minimum = 0 (10 samples)
	maximum = 38.3 (10 samples)
Injected packet rate average = 0.0299845 (10 samples)
	minimum = 0.0210614 (10 samples)
	maximum = 0.0896086 (10 samples)
Accepted packet rate average = 0.0299845 (10 samples)
	minimum = 0.0210614 (10 samples)
	maximum = 0.0896086 (10 samples)
Injected flit rate average = 0.0456583 (10 samples)
	minimum = 0.0275509 (10 samples)
	maximum = 0.116378 (10 samples)
Accepted flit rate average = 0.0456583 (10 samples)
	minimum = 0.0327527 (10 samples)
	maximum = 0.164195 (10 samples)
Injected packet size average = 1.52273 (10 samples)
Accepted packet size average = 1.52273 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 22 sec (802 sec)
gpgpu_simulation_rate = 15294 (inst/sec)
gpgpu_simulation_rate = 3373 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53491
gpu_sim_insn = 2703696
gpu_ipc =      50.5449
gpu_tot_sim_cycle = 2986444
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.0126
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 206324
gpu_stall_icnt2sh    = 783491
partiton_reqs_in_parallel = 986065
partiton_reqs_in_parallel_total    = 10135367
partiton_level_parallism =      18.4342
partiton_level_parallism_total  =       3.7240
partiton_reqs_in_parallel_util = 986065
partiton_reqs_in_parallel_util_total    = 10135367
gpu_sim_cycle_parition_util = 53358
gpu_tot_sim_cycle_parition_util    = 461407
partiton_level_parallism_util =      18.4802
partiton_level_parallism_util_total  =      21.6049
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     533.0645 GB/Sec
L2_BW_total  =      13.6187 GB/Sec
gpu_total_sim_rate=14352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1013, 1006, 1528, 892, 1127, 1089, 988, 849, 1341, 1147, 1197, 909, 1253, 1244, 923, 858, 874, 519, 1114, 1035, 639, 555, 646, 638, 801, 580, 746, 1349, 590, 642, 787, 732, 727, 638, 897, 816, 813, 1023, 560, 922, 626, 768, 670, 508, 571, 726, 811, 600, 728, 449, 636, 801, 788, 673, 653, 580, 636, 801, 590, 787, 769, 437, 535, 739, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1151753
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1138984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7883
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1614030	W0_Idle:18410526	W0_Scoreboard:5326561	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 353 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 2986075 
mrq_lat_table:11666 	288 	453 	1231 	810 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	350141 	69613 	3411 	1763 	624 	73 	1501 	1765 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	84579 	17031 	151994 	77111 	45508 	42990 	3703 	1990 	198 	634 	53 	1527 	1737 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83532 	69482 	129501 	7375 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	336 	44 	18 	1 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        10        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14         8        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     15567     15875     12492     73231     87291     97795      8365     10195    118956     15336     60460    121579    100368     30817    106651     16617 
dram[1]:    130997     93878     15244    105511     11448     14899      8594     10818      9670     64579     87780     54277     30023     16348     16729     20669 
dram[2]:     92266     11538    133899    102623     11447     61363     64570     67835     64601     13775     91458     73762    116393    123534     88751     14769 
dram[3]:    108396    141368    138513     95157    106842     11448      8586     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     14912     18605     35376     96858     47223     11449     63872      8960     87932     11950     85888     73228    116680     16586    122439     44402 
dram[5]:     14348      9361    115396      7644     17659     11452     64573      9605     98522    141177    137008     83669     84581     96670     46315      9155 
dram[6]:     13744      6978     79609     14038     11446    117162    118983      8627     86387     79849     97003     68203     14250     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     11447     12851      9230     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     14579     68230     69812     12031     12095    119003    121778     13576    106498    100699    123096     86553     14632    130102    130015 
dram[9]:     13620     89819    135937    134745     49192     13834     57708      7394     46035     12819    139998     92501    136638     85038    119653     18396 
dram[10]:     61037    126154     84382     15411    114535    111678     64572     10881     93681     59374     96710    128302     13063     16756     11202     92819 
average row accesses per activate:
dram[0]:  3.400000  2.975610  3.312500  4.307693  2.700000  3.080000  2.612903  2.200000  2.617647  2.578947  3.027027  2.113208  2.902439  4.344828  3.625000  3.314286 
dram[1]:  2.704545  2.923077  3.387097  3.857143  2.928571  2.892857  2.551724  2.531250  2.628572  2.621622  2.244898  2.743590  4.100000  4.133333  3.470588  3.285714 
dram[2]:  2.973684  3.051282  2.973684  2.783784  3.269231  2.384615  3.148148  2.777778  2.729730  4.260870  2.750000  2.590909  3.500000  4.032258  3.270270  3.162162 
dram[3]:  3.270270  3.285714  3.451613  2.800000  2.965517  3.478261  3.037037  3.636364  2.777778  3.281250  2.690476  2.853658  3.131579  3.051282  3.297297  2.952381 
dram[4]:  2.510638  2.921053  4.115385  3.387097  3.952381  2.724138  4.937500  3.250000  2.694444  2.735294  2.659091  2.425532  3.571429  3.486486  3.351351  2.782609 
dram[5]:  3.500000  2.975610  2.900000  3.484848  3.500000  3.782609  2.821429  3.454545  2.638889  2.694444  2.543478  2.511111  3.416667  3.222222  3.230769  2.822222 
dram[6]:  3.024390  3.305556  3.294118  3.800000  2.393939  2.857143  2.228571  2.689655  2.657895  2.675676  2.857143  2.300000  2.880952  3.750000  2.904762  3.108108 
dram[7]:  2.904762  3.000000  3.142857  3.470588  3.296296  3.608696  2.724138  3.320000  2.729730  2.794118  2.944444  2.558140  2.440000  3.378378  2.772727  3.131579 
dram[8]:  3.162162  2.695652  3.264706  2.944444  3.772727  2.896552  3.380952  3.120000  2.968750  2.450000  2.923077  2.361702  3.709677  3.677419  3.741935  3.558824 
dram[9]:  2.565217  2.707317  3.000000  3.000000  2.718750  3.074074  3.478261  3.160000  3.275862  3.193548  2.756098  2.923077  3.757576  3.787879  3.051282  3.638889 
dram[10]:  2.902439  2.780488  2.571429  3.138889  3.037037  3.291667  3.000000  2.758621  2.891892  2.243902  2.568182  2.595238  3.500000  3.636364  3.351351  2.947368 
average row locality = 18560/6143 = 3.021325
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:       5912      6461      7018      7435     14134     13381     11089     11781     11603     10193      9294     10284      5563      5321      6384      4553
dram[1]:       5955      5823      7703      9208     13389     13515     11896     11661      9889      8924      9603      9669      5187      4680      5003      4056
dram[2]:       5523      5966      7219      7496     12860     13573     11455     12138      9941      8739     10975      8756      6543      4972      5958      5611
dram[3]:       5502      5946      7988      7660     13642     13328     10966     13551      9050      9889     10106     10409      6154      5811      5271      5340
dram[4]:       6635      5304      7474      8134     14599     13682     11584     10680     11014      9755      8695      9451      5730      5516      4793      5064
dram[5]:       5988      6161      8111      7431     13739     12849     10904     11887     10960     10663      8714      8380      5777      6336      4921      5101
dram[6]:       5314      5354      7208      7890     13151     14974     13322     10338      9282     10117      9490      9331      5769      5272      4765      6075
dram[7]:       5153      4672      7367      8324     12118     13480     10986     10607      9676      9983      8210      8593      5215      5397      4773      5867
dram[8]:       5409      5629      6663      7418     11371     12131     12225     10042      9677      9740      8725      8936     12005      5463      5468      5164
dram[9]:       6554      5266      7510      6885     11776     11547     12413     11097     11881     11058      8582      8942      5780      5184      5726      5024
dram[10]:       6552      5952      7506      7892     14310     13488     11189     11549      9777      9633      9224      8279      5447      5199      5087      5623
maximum mf latency per bank:
dram[0]:      25056     25104     27297     27448     78633     29154     29623     29652    118404     23215     26382     26371     29085     30767    118757     29021
dram[1]:      26781     26829     27369     81505     29271     26787     23910     29625     29058     28917     28910     30389     29159     25969     25125     28992
dram[2]:      26922     30128     26708     26666     29387     29363     57510     63835     29053     27228    118618     30399    118699     25738     33588     32320
dram[3]:      30140     30171     27290     27335     29245     29448     29674    118688     23583    118704     30402    118422     33910     27046     32363     26681
dram[4]:      28798     23979     26038     25556     57549     29404     29543     23760    118784     28820     31076    118411     25694     26040     28928     32348
dram[5]:      25629     25864    118655     27354     25762     29339     25568     25594    118377    118679    118421     26336     34230     30921     28548     28832
dram[6]:      26578     30470     26350     26016     29347     29383    118390     23770     28932     28810    118624     57308     30047     25721     28986     35087
dram[7]:      25651     29485     27279    118540     29234     29247     23758     32361     28832     28836     24767     29071     30776     30793     28577     64697
dram[8]:      30477     30477     27380     27266     29340     29240    118513     23777     27528     27534     29046     29039     25723     30050     28554     24561
dram[9]:      30499     25049     26180     27338     29359     29403     57384     29259     28905     29054     26256     26588     75292     30161     24624     26691
dram[10]:      60040     66171     60025     27434    118690     29426     29253     23838     28842     28955     26367     26384     29156     25949     28909     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948912 n_act=555 n_pre=539 n_req=1663 n_rd=5876 n_write=194 bw_util=0.0127
n_activity=26366 dram_eff=0.4604
bk0: 412a 951628i bk1: 420a 951702i bk2: 360a 951769i bk3: 384a 951806i bk4: 312a 952188i bk5: 296a 952211i bk6: 324a 952067i bk7: 308a 952398i bk8: 312a 952245i bk9: 352a 952173i bk10: 380a 952269i bk11: 384a 952341i bk12: 412a 951953i bk13: 432a 951297i bk14: 396a 951923i bk15: 392a 951127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.113012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948993 n_act=548 n_pre=532 n_req=1650 n_rd=5804 n_write=199 bw_util=0.01256
n_activity=26517 dram_eff=0.4528
bk0: 408a 951707i bk1: 388a 951561i bk2: 348a 952577i bk3: 364a 951951i bk4: 316a 952077i bk5: 308a 951931i bk6: 296a 952618i bk7: 324a 952111i bk8: 328a 952606i bk9: 344a 952424i bk10: 376a 951837i bk11: 364a 952155i bk12: 424a 952100i bk13: 420a 951750i bk14: 408a 951555i bk15: 388a 951587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948764 n_act=556 n_pre=540 n_req=1698 n_rd=6024 n_write=192 bw_util=0.013
n_activity=27212 dram_eff=0.4569
bk0: 388a 952574i bk1: 412a 952010i bk2: 388a 951792i bk3: 340a 952125i bk4: 328a 952341i bk5: 360a 951456i bk6: 336a 951885i bk7: 300a 951989i bk8: 364a 951365i bk9: 352a 951682i bk10: 376a 951694i bk11: 392a 951320i bk12: 440a 951404i bk13: 432a 951331i bk14: 416a 952253i bk15: 400a 951873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948773 n_act=551 n_pre=535 n_req=1702 n_rd=6020 n_write=197 bw_util=0.01301
n_activity=26977 dram_eff=0.4609
bk0: 404a 951581i bk1: 396a 951573i bk2: 364a 951747i bk3: 384a 951328i bk4: 332a 951968i bk5: 304a 952206i bk6: 328a 952031i bk7: 312a 952240i bk8: 356a 951992i bk9: 380a 951488i bk10: 384a 952345i bk11: 404a 952133i bk12: 412a 951662i bk13: 408a 951828i bk14: 420a 951385i bk15: 432a 951145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948839 n_act=548 n_pre=532 n_req=1687 n_rd=5960 n_write=197 bw_util=0.01288
n_activity=26585 dram_eff=0.4632
bk0: 408a 951769i bk1: 380a 951521i bk2: 364a 951844i bk3: 352a 951591i bk4: 320a 951975i bk5: 304a 952144i bk6: 312a 952420i bk7: 312a 951567i bk8: 348a 951648i bk9: 332a 952068i bk10: 396a 951638i bk11: 392a 952158i bk12: 432a 951826i bk13: 440a 951500i bk14: 424a 951240i bk15: 444a 950789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948669 n_act=566 n_pre=550 n_req=1719 n_rd=6096 n_write=195 bw_util=0.01316
n_activity=27017 dram_eff=0.4657
bk0: 436a 951604i bk1: 424a 951150i bk2: 392a 951031i bk3: 396a 951299i bk4: 324a 951938i bk5: 336a 951429i bk6: 312a 951662i bk7: 304a 952213i bk8: 340a 951640i bk9: 348a 951740i bk10: 400a 951838i bk11: 380a 952517i bk12: 428a 951708i bk13: 396a 952021i bk14: 436a 951676i bk15: 444a 951289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138418
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948714 n_act=586 n_pre=570 n_req=1697 n_rd=6012 n_write=194 bw_util=0.01298
n_activity=27512 dram_eff=0.4511
bk0: 424a 951372i bk1: 408a 951445i bk2: 384a 951615i bk3: 388a 951662i bk4: 304a 951805i bk5: 308a 952277i bk6: 312a 952000i bk7: 312a 952128i bk8: 364a 951964i bk9: 356a 951938i bk10: 404a 952091i bk11: 396a 952230i bk12: 416a 951798i bk13: 416a 951449i bk14: 424a 951151i bk15: 396a 951237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948710 n_act=574 n_pre=558 n_req=1704 n_rd=6040 n_write=194 bw_util=0.01304
n_activity=27268 dram_eff=0.4572
bk0: 416a 951373i bk1: 416a 951337i bk2: 376a 951732i bk3: 404a 951732i bk4: 344a 951702i bk5: 320a 952120i bk6: 316a 952364i bk7: 332a 952135i bk8: 360a 951651i bk9: 336a 952253i bk10: 356a 952402i bk11: 376a 952230i bk12: 424a 951860i bk13: 432a 951822i bk14: 420a 951953i bk15: 412a 951557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=949002 n_act=535 n_pre=519 n_req=1658 n_rd=5816 n_write=204 bw_util=0.01259
n_activity=25753 dram_eff=0.4675
bk0: 400a 951490i bk1: 428a 951395i bk2: 376a 951697i bk3: 360a 951869i bk4: 320a 952046i bk5: 324a 951556i bk6: 284a 952136i bk7: 312a 951638i bk8: 340a 951587i bk9: 344a 951498i bk10: 384a 951856i bk11: 364a 952498i bk12: 372a 951984i bk13: 388a 952308i bk14: 400a 951676i bk15: 420a 951461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144842
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948771 n_act=550 n_pre=534 n_req=1703 n_rd=6024 n_write=197 bw_util=0.01301
n_activity=26035 dram_eff=0.4779
bk0: 408a 951494i bk1: 380a 951475i bk2: 392a 951648i bk3: 376a 951309i bk4: 336a 951713i bk5: 316a 952060i bk6: 320a 952076i bk7: 316a 951745i bk8: 336a 952546i bk9: 344a 952484i bk10: 388a 951729i bk11: 392a 951802i bk12: 432a 951776i bk13: 428a 951220i bk14: 408a 951374i bk15: 452a 951018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140175
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956076 n_nop=948817 n_act=575 n_pre=559 n_req=1679 n_rd=5928 n_write=197 bw_util=0.01281
n_activity=26367 dram_eff=0.4646
bk0: 408a 952016i bk1: 388a 951700i bk2: 364a 952066i bk3: 388a 951585i bk4: 320a 952051i bk5: 308a 952142i bk6: 320a 952180i bk7: 320a 952372i bk8: 376a 952510i bk9: 320a 952767i bk10: 384a 951765i bk11: 360a 952170i bk12: 440a 951859i bk13: 416a 951964i bk14: 432a 951643i bk15: 384a 951400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0977506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3358
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.5417
	minimum = 6
	maximum = 799
Network latency average = 35.1169
	minimum = 6
	maximum = 748
Slowest packet = 265018
Flit latency average = 29.5756
	minimum = 6
	maximum = 748
Slowest flit = 450386
Fragmentation average = 0.0589031
	minimum = 0
	maximum = 462
Injected packet rate average = 0.112481
	minimum = 0.0808835 (at node 19)
	maximum = 0.130836 (at node 29)
Accepted packet rate average = 0.112481
	minimum = 0.0808835 (at node 19)
	maximum = 0.130836 (at node 29)
Injected flit rate average = 0.192401
	minimum = 0.106963 (at node 19)
	maximum = 0.279442 (at node 29)
Accepted flit rate average= 0.192401
	minimum = 0.166375 (at node 30)
	maximum = 0.239846 (at node 0)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.7134 (11 samples)
	minimum = 6 (11 samples)
	maximum = 273 (11 samples)
Network latency average = 19.3479 (11 samples)
	minimum = 6 (11 samples)
	maximum = 227 (11 samples)
Flit latency average = 20.0763 (11 samples)
	minimum = 6 (11 samples)
	maximum = 226.273 (11 samples)
Fragmentation average = 0.00734875 (11 samples)
	minimum = 0 (11 samples)
	maximum = 76.8182 (11 samples)
Injected packet rate average = 0.0374842 (11 samples)
	minimum = 0.0264998 (11 samples)
	maximum = 0.0933566 (11 samples)
Accepted packet rate average = 0.0374842 (11 samples)
	minimum = 0.0264998 (11 samples)
	maximum = 0.0933566 (11 samples)
Injected flit rate average = 0.0589986 (11 samples)
	minimum = 0.0347702 (11 samples)
	maximum = 0.131202 (11 samples)
Accepted flit rate average = 0.0589986 (11 samples)
	minimum = 0.0449002 (11 samples)
	maximum = 0.171073 (11 samples)
Injected packet size average = 1.57396 (11 samples)
Accepted packet size average = 1.57396 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 23 sec (1043 sec)
gpgpu_simulation_rate = 14352 (inst/sec)
gpgpu_simulation_rate = 2863 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4311
gpu_sim_insn = 1431682
gpu_ipc =     332.0997
gpu_tot_sim_cycle = 3212905
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.1049
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 206324
gpu_stall_icnt2sh    = 783491
partiton_reqs_in_parallel = 94842
partiton_reqs_in_parallel_total    = 11121432
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4910
partiton_reqs_in_parallel_util = 94842
partiton_reqs_in_parallel_util_total    = 11121432
gpu_sim_cycle_parition_util = 4311
gpu_tot_sim_cycle_parition_util    = 514765
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6082
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     225.1422 GB/Sec
L2_BW_total  =      12.9609 GB/Sec
gpu_total_sim_rate=15429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1085, 1078, 1600, 964, 1199, 1161, 1060, 921, 1413, 1219, 1269, 981, 1325, 1316, 995, 930, 910, 555, 1150, 1071, 675, 591, 682, 674, 837, 616, 782, 1385, 626, 678, 823, 768, 763, 674, 933, 852, 849, 1059, 596, 958, 662, 804, 706, 544, 607, 762, 847, 636, 764, 485, 672, 837, 824, 709, 689, 616, 672, 837, 626, 823, 805, 473, 571, 775, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1229527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1216758
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7883
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1732088	W0_Idle:18461271	W0_Scoreboard:5339058	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 350 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 3212904 
mrq_lat_table:11666 	288 	453 	1231 	810 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	359289 	70705 	3411 	1763 	624 	73 	1501 	1765 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	86396 	17507 	152238 	78861 	50202 	44249 	3703 	1990 	198 	634 	53 	1527 	1737 	13 	25 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85320 	69742 	129501 	7375 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	141156 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	345 	44 	18 	1 	3 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        10        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14         8        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     15567     15875     12492     73231     87291     97795      8365     10195    118956     15336     60460    121579    100368     30817    106651     16617 
dram[1]:    130997     93878     15244    105511     11448     14899      8594     10818      9670     64579     87780     54277     30023     16348     16729     20669 
dram[2]:     92266     11538    133899    102623     11447     61363     64570     67835     64601     13775     91458     73762    116393    123534     88751     14769 
dram[3]:    108396    141368    138513     95157    106842     11448      8586     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     14912     18605     35376     96858     47223     11449     63872      8960     87932     11950     85888     73228    116680     16586    122439     44402 
dram[5]:     14348      9361    115396      7644     17659     11452     64573      9605     98522    141177    137008     83669     84581     96670     46315      9155 
dram[6]:     13744      6978     79609     14038     11446    117162    118983      8627     86387     79849     97003     68203     14250     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     11447     12851      9230     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     14579     68230     69812     12031     12095    119003    121778     13576    106498    100699    123096     86553     14632    130102    130015 
dram[9]:     13620     89819    135937    134745     49192     13834     57708      7394     46035     12819    139998     92501    136638     85038    119653     18396 
dram[10]:     61037    126154     84382     15411    114535    111678     64572     10881     93681     59374     96710    128302     13063     16756     11202     92819 
average row accesses per activate:
dram[0]:  3.400000  2.975610  3.312500  4.307693  2.700000  3.080000  2.612903  2.200000  2.617647  2.578947  3.027027  2.113208  2.902439  4.344828  3.625000  3.314286 
dram[1]:  2.704545  2.923077  3.387097  3.857143  2.928571  2.892857  2.551724  2.531250  2.628572  2.621622  2.244898  2.743590  4.100000  4.133333  3.470588  3.285714 
dram[2]:  2.973684  3.051282  2.973684  2.783784  3.269231  2.384615  3.148148  2.777778  2.729730  4.260870  2.750000  2.590909  3.500000  4.032258  3.270270  3.162162 
dram[3]:  3.270270  3.285714  3.451613  2.800000  2.965517  3.478261  3.037037  3.636364  2.777778  3.281250  2.690476  2.853658  3.131579  3.051282  3.297297  2.952381 
dram[4]:  2.510638  2.921053  4.115385  3.387097  3.952381  2.724138  4.937500  3.250000  2.694444  2.735294  2.659091  2.425532  3.571429  3.486486  3.351351  2.782609 
dram[5]:  3.500000  2.975610  2.900000  3.484848  3.500000  3.782609  2.821429  3.454545  2.638889  2.694444  2.543478  2.511111  3.416667  3.222222  3.230769  2.822222 
dram[6]:  3.024390  3.305556  3.294118  3.800000  2.393939  2.857143  2.228571  2.689655  2.657895  2.675676  2.857143  2.300000  2.880952  3.750000  2.904762  3.108108 
dram[7]:  2.904762  3.000000  3.142857  3.470588  3.296296  3.608696  2.724138  3.320000  2.729730  2.794118  2.944444  2.558140  2.440000  3.378378  2.772727  3.131579 
dram[8]:  3.162162  2.695652  3.264706  2.944444  3.772727  2.896552  3.380952  3.120000  2.968750  2.450000  2.923077  2.361702  3.709677  3.677419  3.741935  3.558824 
dram[9]:  2.565217  2.707317  3.000000  3.000000  2.718750  3.074074  3.478261  3.160000  3.275862  3.193548  2.756098  2.923077  3.757576  3.787879  3.051282  3.638889 
dram[10]:  2.902439  2.780488  2.571429  3.138889  3.037037  3.291667  3.000000  2.758621  2.891892  2.243902  2.568182  2.595238  3.500000  3.636364  3.351351  2.947368 
average row locality = 18560/6143 = 3.021325
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:       5912      6461      7071      7487     14291     13550     11382     12085     11800     10381      9399     10394      5563      5321      6384      4553
dram[1]:       5955      5823      7755      9258     13543     13677     12199     11934     10084      9106      9702      9757      5187      4680      5003      4056
dram[2]:       5523      5966      7271      7561     13023     13722     11719     12443     10115      8912     11067      8846      6543      4972      5958      5611
dram[3]:       5502      5946      8046      7716     13797     13488     11241     13834      9232     10059     10207     10500      6154      5811      5271      5340
dram[4]:       6635      5304      7532      8196     14758     13846     11866     10973     11196      9938      8778      9539      5730      5516      4793      5064
dram[5]:       5988      6161      8167      7493     13915     13015     11218     12193     11149     10844      8802      8467      5777      6336      4921      5101
dram[6]:       5314      5354      7267      7947     13331     15140     13612     10626      9455     10288      9574      9413      5769      5272      4765      6075
dram[7]:       5153      4672      7426      8379     12270     13639     11273     10883      9851     10164      8301      8683      5215      5397      4773      5867
dram[8]:       5409      5629      6725      7484     11561     12311     12599     10367      9893      9945      8834      9038     16122      5463      5468      5164
dram[9]:       6554      5266      7565      6943     11934     11713     12701     11392     12064     11226      8667      9027      5780      5184      5726      5024
dram[10]:       6552      5952      7564      7950     14474     13653     11472     11843      9934      9813      9311      8375      5447      5199      5087      5623
maximum mf latency per bank:
dram[0]:      25056     25104     27297     27448     78633     29154     29623     29652    118404     23215     26382     26371     29085     30767    118757     29021
dram[1]:      26781     26829     27369     81505     29271     26787     23910     29625     29058     28917     28910     30389     29159     25969     25125     28992
dram[2]:      26922     30128     26708     26666     29387     29363     57510     63835     29053     27228    118618     30399    118699     25738     33588     32320
dram[3]:      30140     30171     27290     27335     29245     29448     29674    118688     23583    118704     30402    118422     33910     27046     32363     26681
dram[4]:      28798     23979     26038     25556     57549     29404     29543     23760    118784     28820     31076    118411     25694     26040     28928     32348
dram[5]:      25629     25864    118655     27354     25762     29339     25568     25594    118377    118679    118421     26336     34230     30921     28548     28832
dram[6]:      26578     30470     26350     26016     29347     29383    118390     23770     28932     28810    118624     57308     30047     25721     28986     35087
dram[7]:      25651     29485     27279    118540     29234     29247     23758     32361     28832     28836     24767     29071     30776     30793     28577     64697
dram[8]:      30477     30477     27380     27266     29340     29240    118513     23777     27528     27534     29046     29039     25723     30050     28554     24561
dram[9]:      30499     25049     26180     27338     29359     29403     57384     29259     28905     29054     26256     26588     75292     30161     24624     26691
dram[10]:      60040     66171     60025     27434    118690     29426     29253     23838     28842     28955     26367     26384     29156     25949     28909     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956916 n_act=555 n_pre=539 n_req=1663 n_rd=5876 n_write=194 bw_util=0.01259
n_activity=26366 dram_eff=0.4604
bk0: 412a 959632i bk1: 420a 959706i bk2: 360a 959773i bk3: 384a 959810i bk4: 312a 960192i bk5: 296a 960215i bk6: 324a 960071i bk7: 308a 960402i bk8: 312a 960249i bk9: 352a 960177i bk10: 380a 960273i bk11: 384a 960345i bk12: 412a 959957i bk13: 432a 959301i bk14: 396a 959927i bk15: 392a 959131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.112074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956997 n_act=548 n_pre=532 n_req=1650 n_rd=5804 n_write=199 bw_util=0.01245
n_activity=26517 dram_eff=0.4528
bk0: 408a 959711i bk1: 388a 959565i bk2: 348a 960581i bk3: 364a 959955i bk4: 316a 960081i bk5: 308a 959935i bk6: 296a 960622i bk7: 324a 960115i bk8: 328a 960610i bk9: 344a 960428i bk10: 376a 959841i bk11: 364a 960159i bk12: 424a 960104i bk13: 420a 959754i bk14: 408a 959559i bk15: 388a 959591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956768 n_act=556 n_pre=540 n_req=1698 n_rd=6024 n_write=192 bw_util=0.0129
n_activity=27212 dram_eff=0.4569
bk0: 388a 960578i bk1: 412a 960014i bk2: 388a 959796i bk3: 340a 960129i bk4: 328a 960345i bk5: 360a 959460i bk6: 336a 959889i bk7: 300a 959993i bk8: 364a 959369i bk9: 352a 959686i bk10: 376a 959698i bk11: 392a 959324i bk12: 440a 959408i bk13: 432a 959335i bk14: 416a 960257i bk15: 400a 959877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956777 n_act=551 n_pre=535 n_req=1702 n_rd=6020 n_write=197 bw_util=0.0129
n_activity=26977 dram_eff=0.4609
bk0: 404a 959585i bk1: 396a 959577i bk2: 364a 959751i bk3: 384a 959332i bk4: 332a 959972i bk5: 304a 960210i bk6: 328a 960035i bk7: 312a 960244i bk8: 356a 959996i bk9: 380a 959492i bk10: 384a 960349i bk11: 404a 960137i bk12: 412a 959666i bk13: 408a 959832i bk14: 420a 959389i bk15: 432a 959149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956843 n_act=548 n_pre=532 n_req=1687 n_rd=5960 n_write=197 bw_util=0.01277
n_activity=26585 dram_eff=0.4632
bk0: 408a 959773i bk1: 380a 959525i bk2: 364a 959848i bk3: 352a 959595i bk4: 320a 959979i bk5: 304a 960148i bk6: 312a 960424i bk7: 312a 959571i bk8: 348a 959652i bk9: 332a 960072i bk10: 396a 959642i bk11: 392a 960162i bk12: 432a 959830i bk13: 440a 959504i bk14: 424a 959244i bk15: 444a 958793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956673 n_act=566 n_pre=550 n_req=1719 n_rd=6096 n_write=195 bw_util=0.01305
n_activity=27017 dram_eff=0.4657
bk0: 436a 959608i bk1: 424a 959154i bk2: 392a 959035i bk3: 396a 959303i bk4: 324a 959942i bk5: 336a 959433i bk6: 312a 959666i bk7: 304a 960217i bk8: 340a 959644i bk9: 348a 959744i bk10: 400a 959842i bk11: 380a 960521i bk12: 428a 959712i bk13: 396a 960025i bk14: 436a 959680i bk15: 444a 959293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956718 n_act=586 n_pre=570 n_req=1697 n_rd=6012 n_write=194 bw_util=0.01287
n_activity=27512 dram_eff=0.4511
bk0: 424a 959376i bk1: 408a 959449i bk2: 384a 959619i bk3: 388a 959666i bk4: 304a 959809i bk5: 308a 960281i bk6: 312a 960004i bk7: 312a 960132i bk8: 364a 959968i bk9: 356a 959942i bk10: 404a 960095i bk11: 396a 960234i bk12: 416a 959802i bk13: 416a 959453i bk14: 424a 959155i bk15: 396a 959241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956714 n_act=574 n_pre=558 n_req=1704 n_rd=6040 n_write=194 bw_util=0.01293
n_activity=27268 dram_eff=0.4572
bk0: 416a 959377i bk1: 416a 959341i bk2: 376a 959736i bk3: 404a 959736i bk4: 344a 959706i bk5: 320a 960124i bk6: 316a 960368i bk7: 332a 960139i bk8: 360a 959655i bk9: 336a 960257i bk10: 356a 960406i bk11: 376a 960234i bk12: 424a 959864i bk13: 432a 959826i bk14: 420a 959957i bk15: 412a 959561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13266
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=957006 n_act=535 n_pre=519 n_req=1658 n_rd=5816 n_write=204 bw_util=0.01249
n_activity=25753 dram_eff=0.4675
bk0: 400a 959494i bk1: 428a 959399i bk2: 376a 959701i bk3: 360a 959873i bk4: 320a 960050i bk5: 324a 959560i bk6: 284a 960140i bk7: 312a 959642i bk8: 340a 959591i bk9: 344a 959502i bk10: 384a 959860i bk11: 364a 960502i bk12: 372a 959988i bk13: 388a 960312i bk14: 400a 959680i bk15: 420a 959465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14364
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956775 n_act=550 n_pre=534 n_req=1703 n_rd=6024 n_write=197 bw_util=0.01291
n_activity=26035 dram_eff=0.4779
bk0: 408a 959498i bk1: 380a 959479i bk2: 392a 959652i bk3: 376a 959313i bk4: 336a 959717i bk5: 316a 960064i bk6: 320a 960080i bk7: 316a 959749i bk8: 336a 960550i bk9: 344a 960488i bk10: 388a 959733i bk11: 392a 959806i bk12: 432a 959780i bk13: 428a 959224i bk14: 408a 959378i bk15: 452a 959022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139011
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=964080 n_nop=956821 n_act=575 n_pre=559 n_req=1679 n_rd=5928 n_write=197 bw_util=0.01271
n_activity=26367 dram_eff=0.4646
bk0: 408a 960020i bk1: 388a 959704i bk2: 364a 960070i bk3: 388a 959589i bk4: 320a 960055i bk5: 308a 960146i bk6: 320a 960184i bk7: 320a 960376i bk8: 376a 960514i bk9: 320a 960771i bk10: 384a 959769i bk11: 360a 960174i bk12: 440a 959863i bk13: 416a 959968i bk14: 432a 959647i bk15: 384a 959404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.096939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3358
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.7138
	minimum = 6
	maximum = 505
Network latency average = 40.9361
	minimum = 6
	maximum = 407
Slowest packet = 861263
Flit latency average = 50.8491
	minimum = 6
	maximum = 406
Slowest flit = 1431942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475174
	minimum = 0.037123 (at node 1)
	maximum = 0.281206 (at node 44)
Accepted packet rate average = 0.0475174
	minimum = 0.037123 (at node 1)
	maximum = 0.281206 (at node 44)
Injected flit rate average = 0.0712761
	minimum = 0.0533643 (at node 30)
	maximum = 0.292343 (at node 44)
Accepted flit rate average= 0.0712761
	minimum = 0.0445476 (at node 1)
	maximum = 0.551276 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4635 (12 samples)
	minimum = 6 (12 samples)
	maximum = 292.333 (12 samples)
Network latency average = 21.1469 (12 samples)
	minimum = 6 (12 samples)
	maximum = 242 (12 samples)
Flit latency average = 22.6407 (12 samples)
	minimum = 6 (12 samples)
	maximum = 241.25 (12 samples)
Fragmentation average = 0.00673636 (12 samples)
	minimum = 0 (12 samples)
	maximum = 70.4167 (12 samples)
Injected packet rate average = 0.0383203 (12 samples)
	minimum = 0.0273851 (12 samples)
	maximum = 0.109011 (12 samples)
Accepted packet rate average = 0.0383203 (12 samples)
	minimum = 0.0273851 (12 samples)
	maximum = 0.109011 (12 samples)
Injected flit rate average = 0.0600217 (12 samples)
	minimum = 0.0363197 (12 samples)
	maximum = 0.14463 (12 samples)
Accepted flit rate average = 0.0600217 (12 samples)
	minimum = 0.0448708 (12 samples)
	maximum = 0.202756 (12 samples)
Injected packet size average = 1.56632 (12 samples)
Accepted packet size average = 1.56632 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 43 sec (1063 sec)
gpgpu_simulation_rate = 15429 (inst/sec)
gpgpu_simulation_rate = 3022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 87954
gpu_sim_insn = 4962251
gpu_ipc =      56.4187
gpu_tot_sim_cycle = 3528081
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.0554
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 749753
gpu_stall_icnt2sh    = 2360273
partiton_reqs_in_parallel = 1391559
partiton_reqs_in_parallel_total    = 11216274
partiton_level_parallism =      15.8214
partiton_level_parallism_total  =       3.5736
partiton_reqs_in_parallel_util = 1391559
partiton_reqs_in_parallel_util_total    = 11216274
gpu_sim_cycle_parition_util = 87390
gpu_tot_sim_cycle_parition_util    = 519076
partiton_level_parallism_util =      15.9235
partiton_level_parallism_util_total  =      20.7890
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     564.3438 GB/Sec
L2_BW_total  =      25.8720 GB/Sec
gpu_total_sim_rate=14357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1401, 1357, 1891, 1254, 1462, 1475, 1481, 1299, 1938, 1481, 1553, 1307, 1706, 1595, 1259, 1223, 1219, 847, 1428, 1426, 998, 908, 985, 944, 1174, 880, 1088, 1677, 940, 949, 1168, 1064, 1028, 966, 1224, 1141, 1119, 1338, 942, 1224, 943, 1110, 1047, 857, 965, 1098, 1161, 929, 1041, 755, 968, 1171, 1116, 1029, 1010, 941, 961, 1118, 931, 1104, 1126, 770, 899, 1083, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3162030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3133520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23624
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4063679	W0_Idle:18559572	W0_Scoreboard:7015615	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 595 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 3527712 
mrq_lat_table:15163 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	716839 	223134 	4537 	3975 	1830 	659 	2392 	5264 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	104357 	29356 	361136 	213363 	94277 	130728 	10406 	3220 	2087 	1613 	638 	2388 	5260 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	128529 	182142 	349967 	24728 	309 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	271146 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	380 	84 	71 	46 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.895833  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.886364  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.366667  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.936170  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.880000  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.339286  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22130/7920 = 2.794192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      22391     22975     21576     21259     31307     29173     33823     32595     32509     32680     33334     34382     21554     20335     19887     19022
dram[1]:      21091     22557     21442     23257     29812     31298     31377     33951     30776     30349     32802     32437     19890     20595     19324     17947
dram[2]:      21942     21054     22380     22304     29493     32609     32678     33497     34005     31376     33262     32433     21927     20198     19808     19615
dram[3]:      20234     20968     22146     22553     30084     28721     34268     36110     30752     30614     33690     33491     20545     19670     19356     19429
dram[4]:      22285     21878     22163     22063     30680     29154     35345     34808     32394     30565     32108     33423     18912     19413     18015     19507
dram[5]:      21566     21802     24217     22662     29742     27590     32721     33322     32323     32728     31504     31048     21472     20836     18714     19191
dram[6]:      21980     21527     22117     23670     29256     30453     35387     32831     30855     33116     31839     33764     21054     21588     18954     19967
dram[7]:      21193     20937     22503     23549     29897     29784     33323     33804     32655     30858     30979     32680     21000     21199     19103     20998
dram[8]:      22131     21982     21365     22992     27913     29117     34603     31892     30967     31075     31158     31817     28584     19635     18069     19637
dram[9]:      22615     21910     23172     23085     28341     26834     35670     33162     32710     32529     32968     34872     20502     19696     19015     19598
dram[10]:      22440     21595     21790     22605     29927     30785     33792     34656     31260     30278     33560     32395     20187     20401     19376     19264
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118498 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01322
n_activity=36651 dram_eff=0.4068
bk0: 500a 1122465i bk1: 496a 1122659i bk2: 448a 1122661i bk3: 448a 1122890i bk4: 396a 1123159i bk5: 396a 1123074i bk6: 384a 1123056i bk7: 384a 1123368i bk8: 424a 1123063i bk9: 424a 1123088i bk10: 456a 1123160i bk11: 456a 1123317i bk12: 512a 1122688i bk13: 512a 1122097i bk14: 512a 1122585i bk15: 512a 1121862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0958465
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118499 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01324
n_activity=37129 dram_eff=0.402
bk0: 496a 1122571i bk1: 496a 1122286i bk2: 448a 1123435i bk3: 448a 1122807i bk4: 396a 1123020i bk5: 396a 1122865i bk6: 384a 1123557i bk7: 384a 1123128i bk8: 424a 1123583i bk9: 424a 1123351i bk10: 460a 1122695i bk11: 460a 1122952i bk12: 512a 1123057i bk13: 512a 1122589i bk14: 512a 1122298i bk15: 512a 1122247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118586 n_act=687 n_pre=671 n_req=2007 n_rd=7260 n_write=192 bw_util=0.01322
n_activity=35768 dram_eff=0.4167
bk0: 496a 1123274i bk1: 492a 1122914i bk2: 448a 1122837i bk3: 448a 1122930i bk4: 396a 1123334i bk5: 396a 1122606i bk6: 384a 1123020i bk7: 384a 1123030i bk8: 424a 1122431i bk9: 424a 1122649i bk10: 460a 1122633i bk11: 460a 1122375i bk12: 512a 1122425i bk13: 512a 1122321i bk14: 512a 1123098i bk15: 512a 1122705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118573 n_act=691 n_pre=675 n_req=2012 n_rd=7260 n_write=197 bw_util=0.01323
n_activity=36061 dram_eff=0.4136
bk0: 496a 1122503i bk1: 496a 1122377i bk2: 448a 1122693i bk3: 444a 1122420i bk4: 396a 1122981i bk5: 396a 1123166i bk6: 384a 1123155i bk7: 384a 1123203i bk8: 424a 1122979i bk9: 424a 1122567i bk10: 460a 1123297i bk11: 460a 1123252i bk12: 512a 1122556i bk13: 512a 1122572i bk14: 512a 1122224i bk15: 512a 1121995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118523 n_act=712 n_pre=696 n_req=2014 n_rd=7268 n_write=197 bw_util=0.01324
n_activity=36450 dram_eff=0.4096
bk0: 496a 1122677i bk1: 496a 1122263i bk2: 448a 1122732i bk3: 448a 1122471i bk4: 392a 1122912i bk5: 396a 1123011i bk6: 384a 1123441i bk7: 384a 1122521i bk8: 424a 1122636i bk9: 424a 1122909i bk10: 460a 1122605i bk11: 460a 1123164i bk12: 512a 1122733i bk13: 512a 1122415i bk14: 516a 1122097i bk15: 516a 1121677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118483 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01325
n_activity=36493 dram_eff=0.4092
bk0: 496a 1122577i bk1: 496a 1122033i bk2: 448a 1122084i bk3: 448a 1122306i bk4: 396a 1122940i bk5: 396a 1122364i bk6: 384a 1122723i bk7: 384a 1123207i bk8: 424a 1122524i bk9: 424a 1122585i bk10: 460a 1122845i bk11: 460a 1123395i bk12: 512a 1122476i bk13: 512a 1122769i bk14: 516a 1122465i bk15: 516a 1122203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117455
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118436 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01324
n_activity=37469 dram_eff=0.3985
bk0: 496a 1122248i bk1: 496a 1122251i bk2: 448a 1122510i bk3: 448a 1122613i bk4: 396a 1122748i bk5: 396a 1123171i bk6: 384a 1123025i bk7: 384a 1123080i bk8: 424a 1122913i bk9: 424a 1122878i bk10: 460a 1123071i bk11: 460a 1123232i bk12: 512a 1122677i bk13: 512a 1122318i bk14: 516a 1122039i bk15: 516a 1121951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0965783
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118514 n_act=726 n_pre=710 n_req=2007 n_rd=7252 n_write=194 bw_util=0.01321
n_activity=36507 dram_eff=0.4079
bk0: 492a 1122359i bk1: 488a 1122314i bk2: 448a 1122703i bk3: 448a 1122828i bk4: 396a 1122727i bk5: 396a 1122959i bk6: 384a 1123313i bk7: 384a 1123226i bk8: 424a 1122686i bk9: 424a 1123214i bk10: 460a 1123264i bk11: 460a 1123210i bk12: 512a 1122613i bk13: 512a 1122760i bk14: 512a 1122754i bk15: 512a 1122277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113591
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118502 n_act=725 n_pre=709 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01323
n_activity=36863 dram_eff=0.4047
bk0: 492a 1122368i bk1: 492a 1122445i bk2: 448a 1122640i bk3: 448a 1122784i bk4: 396a 1122975i bk5: 396a 1122458i bk6: 384a 1122953i bk7: 384a 1122628i bk8: 424a 1122463i bk9: 424a 1122354i bk10: 460a 1122796i bk11: 460a 1123358i bk12: 516a 1122555i bk13: 508a 1122916i bk14: 512a 1122441i bk15: 512a 1122240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122998
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118547 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01324
n_activity=35237 dram_eff=0.4235
bk0: 492a 1122434i bk1: 492a 1122336i bk2: 448a 1122622i bk3: 448a 1122318i bk4: 396a 1122677i bk5: 396a 1123023i bk6: 384a 1123115i bk7: 384a 1122770i bk8: 428a 1123417i bk9: 428a 1123264i bk10: 460a 1122622i bk11: 460a 1122809i bk12: 512a 1122706i bk13: 512a 1122115i bk14: 512a 1122265i bk15: 512a 1121962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11898
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127396 n_nop=1118489 n_act=737 n_pre=721 n_req=2010 n_rd=7252 n_write=197 bw_util=0.01321
n_activity=35979 dram_eff=0.4141
bk0: 492a 1122892i bk1: 492a 1122454i bk2: 448a 1123050i bk3: 448a 1122594i bk4: 392a 1123036i bk5: 392a 1123076i bk6: 384a 1123129i bk7: 384a 1123365i bk8: 428a 1123561i bk9: 428a 1123644i bk10: 456a 1122663i bk11: 460a 1123088i bk12: 512a 1122825i bk13: 512a 1122833i bk14: 512a 1122494i bk15: 512a 1122062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0830241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.5223
	minimum = 6
	maximum = 826
Network latency average = 40.0226
	minimum = 6
	maximum = 792
Slowest packet = 887975
Flit latency average = 31.6713
	minimum = 6
	maximum = 792
Slowest flit = 1473650
Fragmentation average = 0.0811472
	minimum = 0
	maximum = 513
Injected packet rate average = 0.119081
	minimum = 0.0913551 (at node 16)
	maximum = 0.138937 (at node 46)
Accepted packet rate average = 0.119081
	minimum = 0.0913551 (at node 16)
	maximum = 0.138937 (at node 46)
Injected flit rate average = 0.212003
	minimum = 0.114151 (at node 9)
	maximum = 0.320419 (at node 46)
Accepted flit rate average= 0.212003
	minimum = 0.164291 (at node 30)
	maximum = 0.279659 (at node 26)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.468 (13 samples)
	minimum = 6 (13 samples)
	maximum = 333.385 (13 samples)
Network latency average = 22.5989 (13 samples)
	minimum = 6 (13 samples)
	maximum = 284.308 (13 samples)
Flit latency average = 23.3354 (13 samples)
	minimum = 6 (13 samples)
	maximum = 283.615 (13 samples)
Fragmentation average = 0.0124603 (13 samples)
	minimum = 0 (13 samples)
	maximum = 104.462 (13 samples)
Injected packet rate average = 0.0445326 (13 samples)
	minimum = 0.0323058 (13 samples)
	maximum = 0.111313 (13 samples)
Accepted packet rate average = 0.0445326 (13 samples)
	minimum = 0.0323058 (13 samples)
	maximum = 0.111313 (13 samples)
Injected flit rate average = 0.0717125 (13 samples)
	minimum = 0.0423067 (13 samples)
	maximum = 0.158153 (13 samples)
Accepted flit rate average = 0.0717125 (13 samples)
	minimum = 0.054057 (13 samples)
	maximum = 0.208672 (13 samples)
Injected packet size average = 1.61034 (13 samples)
Accepted packet size average = 1.61034 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 48 sec (1488 sec)
gpgpu_simulation_rate = 14357 (inst/sec)
gpgpu_simulation_rate = 2371 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4378
gpu_sim_insn = 1323702
gpu_ipc =     302.3531
gpu_tot_sim_cycle = 3754609
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.0426
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 749753
gpu_stall_icnt2sh    = 2360273
partiton_reqs_in_parallel = 96316
partiton_reqs_in_parallel_total    = 12607833
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3836
partiton_reqs_in_parallel_util = 96316
partiton_reqs_in_parallel_util_total    = 12607833
gpu_sim_cycle_parition_util = 4378
gpu_tot_sim_cycle_parition_util    = 606466
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7977
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     221.6967 GB/Sec
L2_BW_total  =      24.5695 GB/Sec
gpu_total_sim_rate=15054

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997426
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1437, 1393, 1927, 1290, 1498, 1511, 1517, 1335, 1974, 1517, 1589, 1343, 1742, 1631, 1295, 1259, 1255, 883, 1464, 1462, 1034, 944, 1021, 980, 1210, 916, 1124, 1713, 976, 985, 1204, 1100, 1064, 1002, 1260, 1177, 1155, 1374, 978, 1260, 979, 1146, 1083, 893, 1001, 1134, 1197, 965, 1077, 791, 1004, 1207, 1152, 1065, 1046, 977, 997, 1154, 967, 1140, 1162, 806, 935, 1119, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3240804
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3212294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23624
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4182094	W0_Idle:18611050	W0_Scoreboard:7028240	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 591 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 3754608 
mrq_lat_table:15163 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	725993 	224220 	4537 	3975 	1830 	659 	2392 	5264 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	106118 	29804 	361426 	215069 	99010 	132025 	10411 	3220 	2087 	1613 	638 	2388 	5260 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130307 	182412 	349967 	24728 	309 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	279338 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	84 	71 	46 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.895833  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.886364  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.366667  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.936170  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.880000  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.339286  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22130/7920 = 2.794192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      22391     22975     21618     21305     31435     29298     34073     32841     32669     32844     33422     34480     21554     20335     19887     19022
dram[1]:      21091     22557     21484     23301     29936     31424     31617     34190     30932     30497     32879     32514     19890     20595     19324     17947
dram[2]:      21942     21054     22426     22357     29623     32741     32908     33730     34151     31522     33337     32510     21927     20198     19808     19615
dram[3]:      20234     20968     22197     22602     30209     28844     34497     36344     30912     30769     33781     33570     20545     19670     19356     19429
dram[4]:      22285     21878     22212     22113     30807     29276     35579     35052     32544     30715     32181     33500     18912     19413     18015     19507
dram[5]:      21566     21802     24268     22719     29879     27732     32983     33566     32485     32879     31581     31122     21472     20836     18714     19191
dram[6]:      21980     21527     22166     23720     29394     30594     35624     33070     31000     33263     31916     33840     21054     21588     18954     19967
dram[7]:      21193     20937     22551     23600     30028     29915     33554     34044     32806     31005     31052     32759     21000     21199     19103     20998
dram[8]:      22131     21982     21423     23050     28072     29263     34883     32156     31156     31249     31249     31899     31725     19635     18069     19637
dram[9]:      22615     21910     23223     23136     28478     26972     35914     33407     32857     32672     33046     34949     20502     19696     19015     19598
dram[10]:      22440     21595     21839     22658     30060     30921     34031     34898     31402     30418     33634     32470     20187     20401     19376     19264
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126626 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01313
n_activity=36651 dram_eff=0.4068
bk0: 500a 1130593i bk1: 496a 1130787i bk2: 448a 1130789i bk3: 448a 1131018i bk4: 396a 1131287i bk5: 396a 1131202i bk6: 384a 1131184i bk7: 384a 1131496i bk8: 424a 1131191i bk9: 424a 1131216i bk10: 456a 1131288i bk11: 456a 1131445i bk12: 512a 1130816i bk13: 512a 1130225i bk14: 512a 1130713i bk15: 512a 1129990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0951605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126627 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01314
n_activity=37129 dram_eff=0.402
bk0: 496a 1130699i bk1: 496a 1130414i bk2: 448a 1131563i bk3: 448a 1130935i bk4: 396a 1131148i bk5: 396a 1130993i bk6: 384a 1131685i bk7: 384a 1131256i bk8: 424a 1131711i bk9: 424a 1131479i bk10: 460a 1130823i bk11: 460a 1131080i bk12: 512a 1131185i bk13: 512a 1130717i bk14: 512a 1130426i bk15: 512a 1130375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126714 n_act=687 n_pre=671 n_req=2007 n_rd=7260 n_write=192 bw_util=0.01313
n_activity=35768 dram_eff=0.4167
bk0: 496a 1131402i bk1: 492a 1131042i bk2: 448a 1130965i bk3: 448a 1131058i bk4: 396a 1131462i bk5: 396a 1130734i bk6: 384a 1131148i bk7: 384a 1131158i bk8: 424a 1130559i bk9: 424a 1130777i bk10: 460a 1130761i bk11: 460a 1130503i bk12: 512a 1130553i bk13: 512a 1130449i bk14: 512a 1131226i bk15: 512a 1130833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126701 n_act=691 n_pre=675 n_req=2012 n_rd=7260 n_write=197 bw_util=0.01313
n_activity=36061 dram_eff=0.4136
bk0: 496a 1130631i bk1: 496a 1130505i bk2: 448a 1130821i bk3: 444a 1130548i bk4: 396a 1131109i bk5: 396a 1131294i bk6: 384a 1131283i bk7: 384a 1131331i bk8: 424a 1131107i bk9: 424a 1130695i bk10: 460a 1131425i bk11: 460a 1131380i bk12: 512a 1130684i bk13: 512a 1130700i bk14: 512a 1130352i bk15: 512a 1130123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126651 n_act=712 n_pre=696 n_req=2014 n_rd=7268 n_write=197 bw_util=0.01315
n_activity=36450 dram_eff=0.4096
bk0: 496a 1130805i bk1: 496a 1130391i bk2: 448a 1130860i bk3: 448a 1130599i bk4: 392a 1131040i bk5: 396a 1131139i bk6: 384a 1131569i bk7: 384a 1130649i bk8: 424a 1130764i bk9: 424a 1131037i bk10: 460a 1130733i bk11: 460a 1131292i bk12: 512a 1130861i bk13: 512a 1130543i bk14: 516a 1130225i bk15: 516a 1129805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128756
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126611 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01315
n_activity=36493 dram_eff=0.4092
bk0: 496a 1130705i bk1: 496a 1130161i bk2: 448a 1130212i bk3: 448a 1130434i bk4: 396a 1131068i bk5: 396a 1130492i bk6: 384a 1130851i bk7: 384a 1131335i bk8: 424a 1130652i bk9: 424a 1130713i bk10: 460a 1130973i bk11: 460a 1131523i bk12: 512a 1130604i bk13: 512a 1130897i bk14: 516a 1130593i bk15: 516a 1130331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126564 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01315
n_activity=37469 dram_eff=0.3985
bk0: 496a 1130376i bk1: 496a 1130379i bk2: 448a 1130638i bk3: 448a 1130741i bk4: 396a 1130876i bk5: 396a 1131299i bk6: 384a 1131153i bk7: 384a 1131208i bk8: 424a 1131041i bk9: 424a 1131006i bk10: 460a 1131199i bk11: 460a 1131360i bk12: 512a 1130805i bk13: 512a 1130446i bk14: 516a 1130167i bk15: 516a 1130079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.095887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126642 n_act=726 n_pre=710 n_req=2007 n_rd=7252 n_write=194 bw_util=0.01311
n_activity=36507 dram_eff=0.4079
bk0: 492a 1130487i bk1: 488a 1130442i bk2: 448a 1130831i bk3: 448a 1130956i bk4: 396a 1130855i bk5: 396a 1131087i bk6: 384a 1131441i bk7: 384a 1131354i bk8: 424a 1130814i bk9: 424a 1131342i bk10: 460a 1131392i bk11: 460a 1131338i bk12: 512a 1130741i bk13: 512a 1130888i bk14: 512a 1130882i bk15: 512a 1130405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126630 n_act=725 n_pre=709 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01314
n_activity=36863 dram_eff=0.4047
bk0: 492a 1130496i bk1: 492a 1130573i bk2: 448a 1130768i bk3: 448a 1130912i bk4: 396a 1131103i bk5: 396a 1130586i bk6: 384a 1131081i bk7: 384a 1130756i bk8: 424a 1130591i bk9: 424a 1130482i bk10: 460a 1130924i bk11: 460a 1131486i bk12: 516a 1130683i bk13: 508a 1131044i bk14: 512a 1130569i bk15: 512a 1130368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126675 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01314
n_activity=35237 dram_eff=0.4235
bk0: 492a 1130562i bk1: 492a 1130464i bk2: 448a 1130750i bk3: 448a 1130446i bk4: 396a 1130805i bk5: 396a 1131151i bk6: 384a 1131243i bk7: 384a 1130898i bk8: 428a 1131545i bk9: 428a 1131392i bk10: 460a 1130750i bk11: 460a 1130937i bk12: 512a 1130834i bk13: 512a 1130243i bk14: 512a 1130393i bk15: 512a 1130090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118129
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135524 n_nop=1126617 n_act=737 n_pre=721 n_req=2010 n_rd=7252 n_write=197 bw_util=0.01312
n_activity=35979 dram_eff=0.4141
bk0: 492a 1131020i bk1: 492a 1130582i bk2: 448a 1131178i bk3: 448a 1130722i bk4: 392a 1131164i bk5: 392a 1131204i bk6: 384a 1131257i bk7: 384a 1131493i bk8: 428a 1131689i bk9: 428a 1131772i bk10: 456a 1130791i bk11: 460a 1131216i bk12: 512a 1130953i bk13: 512a 1130961i bk14: 512a 1130622i bk15: 512a 1130190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0824298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.8496
	minimum = 6
	maximum = 587
Network latency average = 41.4393
	minimum = 6
	maximum = 338
Slowest packet = 1929114
Flit latency average = 51.3737
	minimum = 6
	maximum = 337
Slowest flit = 3326442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.04679
	minimum = 0.0365547 (at node 0)
	maximum = 0.276902 (at node 44)
Accepted packet rate average = 0.04679
	minimum = 0.0365547 (at node 0)
	maximum = 0.276902 (at node 44)
Injected flit rate average = 0.0701851
	minimum = 0.0525474 (at node 30)
	maximum = 0.287868 (at node 44)
Accepted flit rate average= 0.0701851
	minimum = 0.0438657 (at node 0)
	maximum = 0.542838 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.281 (14 samples)
	minimum = 6 (14 samples)
	maximum = 351.5 (14 samples)
Network latency average = 23.9447 (14 samples)
	minimum = 6 (14 samples)
	maximum = 288.143 (14 samples)
Flit latency average = 25.3381 (14 samples)
	minimum = 6 (14 samples)
	maximum = 287.429 (14 samples)
Fragmentation average = 0.0115702 (14 samples)
	minimum = 0 (14 samples)
	maximum = 97 (14 samples)
Injected packet rate average = 0.0446939 (14 samples)
	minimum = 0.0326093 (14 samples)
	maximum = 0.123141 (14 samples)
Accepted packet rate average = 0.0446939 (14 samples)
	minimum = 0.0326093 (14 samples)
	maximum = 0.123141 (14 samples)
Injected flit rate average = 0.0716034 (14 samples)
	minimum = 0.0430382 (14 samples)
	maximum = 0.167418 (14 samples)
Accepted flit rate average = 0.0716034 (14 samples)
	minimum = 0.0533291 (14 samples)
	maximum = 0.232541 (14 samples)
Injected packet size average = 1.60209 (14 samples)
Accepted packet size average = 1.60209 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 7 sec (1507 sec)
gpgpu_simulation_rate = 15054 (inst/sec)
gpgpu_simulation_rate = 2491 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 34120
gpu_sim_insn = 2978170
gpu_ipc =      87.2852
gpu_tot_sim_cycle = 4015951
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.3910
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 981488
gpu_stall_icnt2sh    = 2990092
partiton_reqs_in_parallel = 518905
partiton_reqs_in_parallel_total    = 12704149
partiton_level_parallism =      15.2082
partiton_level_parallism_total  =       3.2926
partiton_reqs_in_parallel_util = 518905
partiton_reqs_in_parallel_util_total    = 12704149
gpu_sim_cycle_parition_util = 33386
gpu_tot_sim_cycle_parition_util    = 610844
partiton_level_parallism_util =      15.5426
partiton_level_parallism_util_total  =      20.5254
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     539.3965 GB/Sec
L2_BW_total  =      27.5534 GB/Sec
gpu_total_sim_rate=15377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184166
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1651, 1591, 2136, 1412, 1707, 1713, 1684, 1517, 2167, 1741, 1786, 1517, 1999, 1864, 1487, 1421, 1484, 1121, 1601, 1669, 1257, 1181, 1198, 1197, 1419, 1169, 1291, 1879, 1168, 1167, 1377, 1357, 1226, 1213, 1437, 1388, 1393, 1561, 1130, 1477, 1183, 1338, 1276, 1055, 1183, 1328, 1375, 1172, 1255, 988, 1172, 1370, 1345, 1227, 1235, 1156, 1169, 1303, 1149, 1319, 1309, 974, 1139, 1266, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3929947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3887543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4725518	W0_Idle:18638437	W0_Scoreboard:7940561	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 607 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 4014588 
mrq_lat_table:15169 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	828689 	303992 	5938 	6386 	3226 	2119 	6117 	6573 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	117829 	31757 	415359 	263422 	126191 	165218 	17063 	4685 	4186 	2764 	2181 	6078 	6506 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149896 	235686 	456156 	33173 	624 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	103 	93 	60 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.857143  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.844445  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.290323  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.895833  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.843137  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.315789  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22136/7926 = 2.792834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      27773     28119     26399     26017     37699     35936     40074     39368     42041     41733     43623     44322     26261     23878     24517     23355
dram[1]:      26374     27585     26219     27871     36018     37909     37883     40690     40535     39180     42891     41711     24257     24667     24086     22119
dram[2]:      26199     26036     27236     27314     36038     38132     38750     40143     42938     40916     42203     41924     26186     24151     24426     24650
dram[3]:      24970     25672     27277     27293     36441     35017     40620     42467     39461     38658     43192     42797     25140     23698     23815     23952
dram[4]:      27254     27168     26516     26886     37415     35459     42495     41437     40804     39884     41514     42903     22632     23451     22764     23733
dram[5]:      26374     26721     28988     27632     36825     34374     39161     39938     41007     41939     41304     40622     25767     25119     23109     23428
dram[6]:      26314     26236     27012     28288     35447     36882     42168     39426     39666     42150     40783     42198     25639     25751     22975     24175
dram[7]:      26578     25964     27679     28190     36133     36136     39448     40159     41834     39661     40436     41920     25606     25668     23631     25726
dram[8]:      26960     26107     26199     27838     33909     35272     41346     39041     39977     39438     40766     40705     35474     23592     22728     23886
dram[9]:      27271     26773     28285     27821     34916     33258     42408     39475     41544     41449     43049     44200     24560     23626     23564     23493
dram[10]:      27258     26341     26795     27218     36409     37136     40126     40972     40232     39360     43201     41904     24301     24608     23767     23742
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189980 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01243
n_activity=36651 dram_eff=0.4068
bk0: 500a 1193947i bk1: 496a 1194141i bk2: 448a 1194143i bk3: 448a 1194372i bk4: 396a 1194641i bk5: 396a 1194556i bk6: 384a 1194538i bk7: 384a 1194850i bk8: 424a 1194545i bk9: 424a 1194570i bk10: 456a 1194642i bk11: 456a 1194799i bk12: 512a 1194170i bk13: 512a 1193579i bk14: 512a 1194067i bk15: 512a 1193344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0901318
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189981 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01245
n_activity=37129 dram_eff=0.402
bk0: 496a 1194053i bk1: 496a 1193768i bk2: 448a 1194917i bk3: 448a 1194289i bk4: 396a 1194502i bk5: 396a 1194347i bk6: 384a 1195039i bk7: 384a 1194610i bk8: 424a 1195065i bk9: 424a 1194833i bk10: 460a 1194177i bk11: 460a 1194434i bk12: 512a 1194539i bk13: 512a 1194071i bk14: 512a 1193780i bk15: 512a 1193729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0983394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1190062 n_act=688 n_pre=672 n_req=2008 n_rd=7264 n_write=192 bw_util=0.01244
n_activity=35820 dram_eff=0.4163
bk0: 496a 1194757i bk1: 496a 1194365i bk2: 448a 1194318i bk3: 448a 1194411i bk4: 396a 1194815i bk5: 396a 1194087i bk6: 384a 1194501i bk7: 384a 1194512i bk8: 424a 1193913i bk9: 424a 1194131i bk10: 460a 1194115i bk11: 460a 1193857i bk12: 512a 1193907i bk13: 512a 1193804i bk14: 512a 1194581i bk15: 512a 1194188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1190049 n_act=692 n_pre=676 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01245
n_activity=36113 dram_eff=0.4132
bk0: 496a 1193985i bk1: 496a 1193859i bk2: 448a 1194176i bk3: 448a 1193871i bk4: 396a 1194462i bk5: 396a 1194647i bk6: 384a 1194637i bk7: 384a 1194685i bk8: 424a 1194461i bk9: 424a 1194049i bk10: 460a 1194779i bk11: 460a 1194734i bk12: 512a 1194038i bk13: 512a 1194054i bk14: 512a 1193706i bk15: 512a 1193477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0991994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189999 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01246
n_activity=36502 dram_eff=0.4092
bk0: 496a 1194160i bk1: 496a 1193746i bk2: 448a 1194215i bk3: 448a 1193954i bk4: 396a 1194363i bk5: 396a 1194492i bk6: 384a 1194922i bk7: 384a 1194002i bk8: 424a 1194117i bk9: 424a 1194390i bk10: 460a 1194087i bk11: 460a 1194646i bk12: 512a 1194215i bk13: 512a 1193897i bk14: 516a 1193579i bk15: 516a 1193159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121952
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189965 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01246
n_activity=36493 dram_eff=0.4092
bk0: 496a 1194059i bk1: 496a 1193515i bk2: 448a 1193566i bk3: 448a 1193788i bk4: 396a 1194422i bk5: 396a 1193846i bk6: 384a 1194205i bk7: 384a 1194689i bk8: 424a 1194006i bk9: 424a 1194067i bk10: 460a 1194327i bk11: 460a 1194877i bk12: 512a 1193958i bk13: 512a 1194251i bk14: 516a 1193947i bk15: 516a 1193685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110452
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189918 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01245
n_activity=37469 dram_eff=0.3985
bk0: 496a 1193730i bk1: 496a 1193733i bk2: 448a 1193992i bk3: 448a 1194095i bk4: 396a 1194230i bk5: 396a 1194653i bk6: 384a 1194507i bk7: 384a 1194562i bk8: 424a 1194395i bk9: 424a 1194360i bk10: 460a 1194553i bk11: 460a 1194714i bk12: 512a 1194159i bk13: 512a 1193800i bk14: 516a 1193521i bk15: 516a 1193433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0908199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189990 n_act=727 n_pre=711 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01243
n_activity=36559 dram_eff=0.4076
bk0: 492a 1193842i bk1: 492a 1193765i bk2: 448a 1194184i bk3: 448a 1194309i bk4: 396a 1194208i bk5: 396a 1194440i bk6: 384a 1194794i bk7: 384a 1194707i bk8: 424a 1194168i bk9: 424a 1194696i bk10: 460a 1194746i bk11: 460a 1194692i bk12: 512a 1194096i bk13: 512a 1194243i bk14: 512a 1194237i bk15: 512a 1193760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189978 n_act=726 n_pre=710 n_req=2019 n_rd=7260 n_write=204 bw_util=0.01245
n_activity=36915 dram_eff=0.4044
bk0: 492a 1193849i bk1: 492a 1193926i bk2: 448a 1194121i bk3: 448a 1194266i bk4: 396a 1194457i bk5: 396a 1193940i bk6: 384a 1194435i bk7: 384a 1194110i bk8: 424a 1193945i bk9: 424a 1193837i bk10: 460a 1194279i bk11: 460a 1194841i bk12: 516a 1194038i bk13: 512a 1194367i bk14: 512a 1193922i bk15: 512a 1193721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115665
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1190029 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01245
n_activity=35237 dram_eff=0.4235
bk0: 492a 1193916i bk1: 492a 1193818i bk2: 448a 1194104i bk3: 448a 1193800i bk4: 396a 1194159i bk5: 396a 1194505i bk6: 384a 1194597i bk7: 384a 1194252i bk8: 428a 1194899i bk9: 428a 1194746i bk10: 460a 1194104i bk11: 460a 1194291i bk12: 512a 1194188i bk13: 512a 1193597i bk14: 512a 1193747i bk15: 512a 1193444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111886
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198878 n_nop=1189965 n_act=738 n_pre=722 n_req=2011 n_rd=7256 n_write=197 bw_util=0.01243
n_activity=36031 dram_eff=0.4137
bk0: 492a 1194373i bk1: 492a 1193935i bk2: 448a 1194531i bk3: 448a 1194077i bk4: 392a 1194519i bk5: 392a 1194559i bk6: 384a 1194612i bk7: 384a 1194848i bk8: 428a 1195044i bk9: 428a 1195127i bk10: 460a 1194114i bk11: 460a 1194569i bk12: 512a 1194306i bk13: 512a 1194314i bk14: 512a 1193975i bk15: 512a 1193543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0780738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.7064
	minimum = 6
	maximum = 752
Network latency average = 44.1353
	minimum = 6
	maximum = 660
Slowest packet = 1952413
Flit latency average = 32.9248
	minimum = 6
	maximum = 660
Slowest flit = 3378498
Fragmentation average = 0.0192718
	minimum = 0
	maximum = 468
Injected packet rate average = 0.113819
	minimum = 0.0842932 (at node 24)
	maximum = 0.131613 (at node 48)
Accepted packet rate average = 0.113819
	minimum = 0.0842932 (at node 24)
	maximum = 0.131613 (at node 48)
Injected flit rate average = 0.195842
	minimum = 0.0870776 (at node 24)
	maximum = 0.318166 (at node 44)
Accepted flit rate average= 0.195842
	minimum = 0.129986 (at node 41)
	maximum = 0.281515 (at node 4)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.1093 (15 samples)
	minimum = 6 (15 samples)
	maximum = 378.2 (15 samples)
Network latency average = 25.2907 (15 samples)
	minimum = 6 (15 samples)
	maximum = 312.933 (15 samples)
Flit latency average = 25.8439 (15 samples)
	minimum = 6 (15 samples)
	maximum = 312.267 (15 samples)
Fragmentation average = 0.0120837 (15 samples)
	minimum = 0 (15 samples)
	maximum = 121.733 (15 samples)
Injected packet rate average = 0.0493022 (15 samples)
	minimum = 0.0360549 (15 samples)
	maximum = 0.123705 (15 samples)
Accepted packet rate average = 0.0493022 (15 samples)
	minimum = 0.0360549 (15 samples)
	maximum = 0.123705 (15 samples)
Injected flit rate average = 0.079886 (15 samples)
	minimum = 0.0459742 (15 samples)
	maximum = 0.177468 (15 samples)
Accepted flit rate average = 0.079886 (15 samples)
	minimum = 0.0584396 (15 samples)
	maximum = 0.235806 (15 samples)
Injected packet size average = 1.62033 (15 samples)
Accepted packet size average = 1.62033 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 49 sec (1669 sec)
gpgpu_simulation_rate = 15377 (inst/sec)
gpgpu_simulation_rate = 2406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 1949
gpu_sim_insn = 1122762
gpu_ipc =     576.0708
gpu_tot_sim_cycle = 4240050
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.3180
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 981488
gpu_stall_icnt2sh    = 2990094
partiton_reqs_in_parallel = 42878
partiton_reqs_in_parallel_total    = 13223054
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1287
partiton_reqs_in_parallel_util = 42878
partiton_reqs_in_parallel_util_total    = 13223054
gpu_sim_cycle_parition_util = 1949
gpu_tot_sim_cycle_parition_util    = 644230
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.5298
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     237.5193 GB/Sec
L2_BW_total  =      26.2063 GB/Sec
gpu_total_sim_rate=15945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208191
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1723, 1633, 2208, 1469, 1749, 1770, 1741, 1574, 2239, 1813, 1828, 1559, 2071, 1906, 1529, 1478, 1520, 1157, 1622, 1690, 1278, 1217, 1219, 1218, 1455, 1190, 1312, 1900, 1189, 1188, 1398, 1393, 1247, 1234, 1458, 1424, 1429, 1582, 1151, 1498, 1204, 1374, 1297, 1076, 1204, 1364, 1396, 1193, 1276, 1009, 1193, 1391, 1366, 1248, 1256, 1177, 1205, 1339, 1170, 1340, 1330, 1010, 1175, 1302, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3950253
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3907849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4755708	W0_Idle:18660644	W0_Scoreboard:7953785	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 605 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 4240049 
mrq_lat_table:15169 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	833279 	304286 	5938 	6386 	3226 	2119 	6117 	6573 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	119880 	31999 	415606 	264125 	127484 	165564 	17065 	4685 	4186 	2764 	2181 	6078 	6506 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	151630 	235999 	456157 	33173 	624 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	2836 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	407 	103 	93 	60 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.857143  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.844445  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.290323  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.895833  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.843137  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.315789  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22136/7926 = 2.792834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      27773     28119     26410     26037     37731     35978     40224     39495     42106     41802     43650     44354     26261     23878     24517     23355
dram[1]:      26374     27585     26228     27884     36066     37955     38037     40827     40596     39249     42919     41737     24257     24667     24086     22119
dram[2]:      26199     26036     27248     27329     36077     38171     38890     40291     43001     40989     42233     41944     26186     24151     24426     24650
dram[3]:      24970     25672     27291     27307     36489     35052     40756     42616     39529     38712     43223     42809     25140     23698     23815     23952
dram[4]:      27254     27168     26530     26907     37469     35505     42638     41582     40873     39948     41539     42928     22632     23451     22764     23733
dram[5]:      26374     26721     28997     27656     36875     34425     39297     40082     41074     42000     41327     40646     25767     25119     23109     23428
dram[6]:      26314     26236     27030     28308     35504     36933     42320     39563     39733     42221     40801     42219     25639     25751     22975     24175
dram[7]:      26578     25964     27690     28209     36195     36186     39589     40305     41900     39725     40466     41944     25606     25668     23631     25726
dram[8]:      26960     26107     26224     27849     33963     35311     41494     39200     40054     39510     40790     40728     36450     23592     22728     23886
dram[9]:      27271     26773     28304     27833     34969     33308     42564     39622     41607     41517     43078     44211     24560     23626     23564     23493
dram[10]:      27258     26341     26806     27237     36459     37187     40267     41110     40291     39428     43232     41932     24301     24608     23767     23742
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193598 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.0124
n_activity=36651 dram_eff=0.4068
bk0: 500a 1197565i bk1: 496a 1197759i bk2: 448a 1197761i bk3: 448a 1197990i bk4: 396a 1198259i bk5: 396a 1198174i bk6: 384a 1198156i bk7: 384a 1198468i bk8: 424a 1198163i bk9: 424a 1198188i bk10: 456a 1198260i bk11: 456a 1198417i bk12: 512a 1197788i bk13: 512a 1197197i bk14: 512a 1197685i bk15: 512a 1196962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0898606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193599 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01241
n_activity=37129 dram_eff=0.402
bk0: 496a 1197671i bk1: 496a 1197386i bk2: 448a 1198535i bk3: 448a 1197907i bk4: 396a 1198120i bk5: 396a 1197965i bk6: 384a 1198657i bk7: 384a 1198228i bk8: 424a 1198683i bk9: 424a 1198451i bk10: 460a 1197795i bk11: 460a 1198052i bk12: 512a 1198157i bk13: 512a 1197689i bk14: 512a 1197398i bk15: 512a 1197347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0980436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193680 n_act=688 n_pre=672 n_req=2008 n_rd=7264 n_write=192 bw_util=0.0124
n_activity=35820 dram_eff=0.4163
bk0: 496a 1198375i bk1: 496a 1197983i bk2: 448a 1197936i bk3: 448a 1198029i bk4: 396a 1198433i bk5: 396a 1197705i bk6: 384a 1198119i bk7: 384a 1198130i bk8: 424a 1197531i bk9: 424a 1197749i bk10: 460a 1197733i bk11: 460a 1197475i bk12: 512a 1197525i bk13: 512a 1197422i bk14: 512a 1198199i bk15: 512a 1197806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193667 n_act=692 n_pre=676 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01241
n_activity=36113 dram_eff=0.4132
bk0: 496a 1197603i bk1: 496a 1197477i bk2: 448a 1197794i bk3: 448a 1197489i bk4: 396a 1198080i bk5: 396a 1198265i bk6: 384a 1198255i bk7: 384a 1198303i bk8: 424a 1198079i bk9: 424a 1197667i bk10: 460a 1198397i bk11: 460a 1198352i bk12: 512a 1197656i bk13: 512a 1197672i bk14: 512a 1197324i bk15: 512a 1197095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.098901
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193617 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01242
n_activity=36502 dram_eff=0.4092
bk0: 496a 1197778i bk1: 496a 1197364i bk2: 448a 1197833i bk3: 448a 1197572i bk4: 396a 1197981i bk5: 396a 1198110i bk6: 384a 1198540i bk7: 384a 1197620i bk8: 424a 1197735i bk9: 424a 1198008i bk10: 460a 1197705i bk11: 460a 1198264i bk12: 512a 1197833i bk13: 512a 1197515i bk14: 516a 1197197i bk15: 516a 1196777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121585
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193583 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01242
n_activity=36493 dram_eff=0.4092
bk0: 496a 1197677i bk1: 496a 1197133i bk2: 448a 1197184i bk3: 448a 1197406i bk4: 396a 1198040i bk5: 396a 1197464i bk6: 384a 1197823i bk7: 384a 1198307i bk8: 424a 1197624i bk9: 424a 1197685i bk10: 460a 1197945i bk11: 460a 1198495i bk12: 512a 1197576i bk13: 512a 1197869i bk14: 516a 1197565i bk15: 516a 1197303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110119
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193536 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01242
n_activity=37469 dram_eff=0.3985
bk0: 496a 1197348i bk1: 496a 1197351i bk2: 448a 1197610i bk3: 448a 1197713i bk4: 396a 1197848i bk5: 396a 1198271i bk6: 384a 1198125i bk7: 384a 1198180i bk8: 424a 1198013i bk9: 424a 1197978i bk10: 460a 1198171i bk11: 460a 1198332i bk12: 512a 1197777i bk13: 512a 1197418i bk14: 516a 1197139i bk15: 516a 1197051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0905467
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193608 n_act=727 n_pre=711 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01239
n_activity=36559 dram_eff=0.4076
bk0: 492a 1197460i bk1: 492a 1197383i bk2: 448a 1197802i bk3: 448a 1197927i bk4: 396a 1197826i bk5: 396a 1198058i bk6: 384a 1198412i bk7: 384a 1198325i bk8: 424a 1197786i bk9: 424a 1198314i bk10: 460a 1198364i bk11: 460a 1198310i bk12: 512a 1197714i bk13: 512a 1197861i bk14: 512a 1197855i bk15: 512a 1197378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193596 n_act=726 n_pre=710 n_req=2019 n_rd=7260 n_write=204 bw_util=0.01241
n_activity=36915 dram_eff=0.4044
bk0: 492a 1197467i bk1: 492a 1197544i bk2: 448a 1197739i bk3: 448a 1197884i bk4: 396a 1198075i bk5: 396a 1197558i bk6: 384a 1198053i bk7: 384a 1197728i bk8: 424a 1197563i bk9: 424a 1197455i bk10: 460a 1197897i bk11: 460a 1198459i bk12: 516a 1197656i bk13: 512a 1197985i bk14: 512a 1197540i bk15: 512a 1197339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115317
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193647 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01241
n_activity=35237 dram_eff=0.4235
bk0: 492a 1197534i bk1: 492a 1197436i bk2: 448a 1197722i bk3: 448a 1197418i bk4: 396a 1197777i bk5: 396a 1198123i bk6: 384a 1198215i bk7: 384a 1197870i bk8: 428a 1198517i bk9: 428a 1198364i bk10: 460a 1197722i bk11: 460a 1197909i bk12: 512a 1197806i bk13: 512a 1197215i bk14: 512a 1197365i bk15: 512a 1197062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11155
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1202496 n_nop=1193583 n_act=738 n_pre=722 n_req=2011 n_rd=7256 n_write=197 bw_util=0.0124
n_activity=36031 dram_eff=0.4137
bk0: 492a 1197991i bk1: 492a 1197553i bk2: 448a 1198149i bk3: 448a 1197695i bk4: 392a 1198137i bk5: 392a 1198177i bk6: 384a 1198230i bk7: 384a 1198466i bk8: 428a 1198662i bk9: 428a 1198745i bk10: 460a 1197732i bk11: 460a 1198187i bk12: 512a 1197924i bk13: 512a 1197932i bk14: 512a 1197593i bk15: 512a 1197161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0778389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.3273
	minimum = 6
	maximum = 574
Network latency average = 28.1773
	minimum = 6
	maximum = 403
Slowest packet = 2337619
Flit latency average = 33.192
	minimum = 6
	maximum = 402
Slowest flit = 4025838
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0501437
	minimum = 0.036961 (at node 2)
	maximum = 0.231006 (at node 44)
Accepted packet rate average = 0.0501437
	minimum = 0.036961 (at node 2)
	maximum = 0.231006 (at node 44)
Injected flit rate average = 0.0752156
	minimum = 0.0574949 (at node 2)
	maximum = 0.255647 (at node 44)
Accepted flit rate average= 0.0752156
	minimum = 0.0533881 (at node 2)
	maximum = 0.437372 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.4979 (16 samples)
	minimum = 6 (16 samples)
	maximum = 390.438 (16 samples)
Network latency average = 25.4711 (16 samples)
	minimum = 6 (16 samples)
	maximum = 318.562 (16 samples)
Flit latency average = 26.3032 (16 samples)
	minimum = 6 (16 samples)
	maximum = 317.875 (16 samples)
Fragmentation average = 0.0113285 (16 samples)
	minimum = 0 (16 samples)
	maximum = 114.125 (16 samples)
Injected packet rate average = 0.0493548 (16 samples)
	minimum = 0.0361115 (16 samples)
	maximum = 0.130412 (16 samples)
Accepted packet rate average = 0.0493548 (16 samples)
	minimum = 0.0361115 (16 samples)
	maximum = 0.130412 (16 samples)
Injected flit rate average = 0.0795941 (16 samples)
	minimum = 0.0466942 (16 samples)
	maximum = 0.182354 (16 samples)
Accepted flit rate average = 0.0795941 (16 samples)
	minimum = 0.0581238 (16 samples)
	maximum = 0.248404 (16 samples)
Injected packet size average = 1.61269 (16 samples)
Accepted packet size average = 1.61269 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 0 sec (1680 sec)
gpgpu_simulation_rate = 15945 (inst/sec)
gpgpu_simulation_rate = 2523 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5205
gpu_sim_insn = 1288129
gpu_ipc =     247.4792
gpu_tot_sim_cycle = 4472477
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.2776
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 981488
gpu_stall_icnt2sh    = 2990094
partiton_reqs_in_parallel = 114510
partiton_reqs_in_parallel_total    = 13265932
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9917
partiton_reqs_in_parallel_util = 114510
partiton_reqs_in_parallel_util_total    = 13265932
gpu_sim_cycle_parition_util = 5205
gpu_tot_sim_cycle_parition_util    = 646179
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.5416
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     159.7215 GB/Sec
L2_BW_total  =      25.0303 GB/Sec
gpu_total_sim_rate=16564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251907
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1786, 1656, 2271, 1492, 1812, 1863, 1819, 1597, 2262, 1836, 1851, 1582, 2094, 2014, 1552, 1501, 1598, 1180, 1645, 1767, 1356, 1240, 1372, 1281, 1478, 1213, 1335, 2008, 1267, 1211, 1421, 1416, 1270, 1257, 1481, 1447, 1507, 1605, 1174, 1521, 1297, 1397, 1420, 1099, 1227, 1387, 1489, 1216, 1384, 1032, 1216, 1414, 1474, 1271, 1279, 1200, 1228, 1362, 1193, 1363, 1353, 1087, 1253, 1395, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3950942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3908538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4762250	W0_Idle:18675703	W0_Scoreboard:8065391	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 602 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 4471479 
mrq_lat_table:15169 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842050 	304286 	5938 	6386 	3226 	2119 	6117 	6573 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	128424 	32045 	415606 	264125 	127665 	165564 	17065 	4685 	4186 	2764 	2181 	6078 	6506 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159356 	236320 	456158 	33173 	624 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3559 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	418 	103 	93 	60 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.857143  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.844445  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.290323  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.895833  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.843137  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.315789  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22136/7926 = 2.792834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      27813     28144     26477     26108     37851     36108     40261     39532     42162     41873     43717     44429     26286     23902     24535     23386
dram[1]:      26395     27611     26293     27950     36197     38091     38063     40853     40673     39308     42995     41819     24278     24691     24105     22147
dram[2]:      26223     26067     27320     27396     36203     38290     38915     40303     43065     41060     42320     42020     26203     24169     24449     24674
dram[3]:      24991     25693     27370     27379     36613     35172     40777     42629     39602     38810     43289     42883     25170     23731     23833     23975
dram[4]:      27285     27208     26597     26980     37609     35635     42655     41597     40935     40030     41619     42997     22646     23479     22784     23753
dram[5]:      26391     26742     29063     27728     37002     34556     39314     40108     41152     42070     41401     40710     25793     25144     23124     23453
dram[6]:      26341     26257     27100     28383     35617     37056     42352     39581     39791     42291     40875     42305     25675     25786     23006     24198
dram[7]:      26610     25996     27755     28294     36322     36303     39615     40331     41957     39792     40537     42005     25628     25687     23661     25755
dram[8]:      26996     26152     26304     27934     34083     35424     41550     39215     40138     39580     40864     40804     36474     23607     22755     23918
dram[9]:      27286     26795     28364     27902     35101     33444     42587     39641     41687     41593     43141     44280     24596     23653     23590     23526
dram[10]:      27279     26366     26873     27312     36570     37295     40289     41125     40348     39496     43302     42021     24323     24628     23794     23764
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203262 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.0123
n_activity=36651 dram_eff=0.4068
bk0: 500a 1207229i bk1: 496a 1207423i bk2: 448a 1207425i bk3: 448a 1207654i bk4: 396a 1207923i bk5: 396a 1207838i bk6: 384a 1207820i bk7: 384a 1208132i bk8: 424a 1207827i bk9: 424a 1207852i bk10: 456a 1207924i bk11: 456a 1208081i bk12: 512a 1207452i bk13: 512a 1206861i bk14: 512a 1207349i bk15: 512a 1206626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0891442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203263 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01231
n_activity=37129 dram_eff=0.402
bk0: 496a 1207335i bk1: 496a 1207050i bk2: 448a 1208199i bk3: 448a 1207571i bk4: 396a 1207784i bk5: 396a 1207629i bk6: 384a 1208321i bk7: 384a 1207892i bk8: 424a 1208347i bk9: 424a 1208115i bk10: 460a 1207459i bk11: 460a 1207716i bk12: 512a 1207821i bk13: 512a 1207353i bk14: 512a 1207062i bk15: 512a 1207011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0972619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203344 n_act=688 n_pre=672 n_req=2008 n_rd=7264 n_write=192 bw_util=0.0123
n_activity=35820 dram_eff=0.4163
bk0: 496a 1208039i bk1: 496a 1207647i bk2: 448a 1207600i bk3: 448a 1207693i bk4: 396a 1208097i bk5: 396a 1207369i bk6: 384a 1207783i bk7: 384a 1207794i bk8: 424a 1207195i bk9: 424a 1207413i bk10: 460a 1207397i bk11: 460a 1207139i bk12: 512a 1207189i bk13: 512a 1207086i bk14: 512a 1207863i bk15: 512a 1207470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0996502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203331 n_act=692 n_pre=676 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01231
n_activity=36113 dram_eff=0.4132
bk0: 496a 1207267i bk1: 496a 1207141i bk2: 448a 1207458i bk3: 448a 1207153i bk4: 396a 1207744i bk5: 396a 1207929i bk6: 384a 1207919i bk7: 384a 1207967i bk8: 424a 1207743i bk9: 424a 1207331i bk10: 460a 1208061i bk11: 460a 1208016i bk12: 512a 1207320i bk13: 512a 1207336i bk14: 512a 1206988i bk15: 512a 1206759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0981125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203281 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01232
n_activity=36502 dram_eff=0.4092
bk0: 496a 1207442i bk1: 496a 1207028i bk2: 448a 1207497i bk3: 448a 1207236i bk4: 396a 1207645i bk5: 396a 1207774i bk6: 384a 1208204i bk7: 384a 1207284i bk8: 424a 1207399i bk9: 424a 1207672i bk10: 460a 1207369i bk11: 460a 1207928i bk12: 512a 1207497i bk13: 512a 1207179i bk14: 516a 1206861i bk15: 516a 1206441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203247 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01232
n_activity=36493 dram_eff=0.4092
bk0: 496a 1207341i bk1: 496a 1206797i bk2: 448a 1206848i bk3: 448a 1207070i bk4: 396a 1207704i bk5: 396a 1207128i bk6: 384a 1207487i bk7: 384a 1207971i bk8: 424a 1207288i bk9: 424a 1207349i bk10: 460a 1207609i bk11: 460a 1208159i bk12: 512a 1207240i bk13: 512a 1207533i bk14: 516a 1207229i bk15: 516a 1206967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203200 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01232
n_activity=37469 dram_eff=0.3985
bk0: 496a 1207012i bk1: 496a 1207015i bk2: 448a 1207274i bk3: 448a 1207377i bk4: 396a 1207512i bk5: 396a 1207935i bk6: 384a 1207789i bk7: 384a 1207844i bk8: 424a 1207677i bk9: 424a 1207642i bk10: 460a 1207835i bk11: 460a 1207996i bk12: 512a 1207441i bk13: 512a 1207082i bk14: 516a 1206803i bk15: 516a 1206715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0898248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203272 n_act=727 n_pre=711 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01229
n_activity=36559 dram_eff=0.4076
bk0: 492a 1207124i bk1: 492a 1207047i bk2: 448a 1207466i bk3: 448a 1207591i bk4: 396a 1207490i bk5: 396a 1207722i bk6: 384a 1208076i bk7: 384a 1207989i bk8: 424a 1207450i bk9: 424a 1207978i bk10: 460a 1208028i bk11: 460a 1207974i bk12: 512a 1207378i bk13: 512a 1207525i bk14: 512a 1207519i bk15: 512a 1207042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203260 n_act=726 n_pre=710 n_req=2019 n_rd=7260 n_write=204 bw_util=0.01232
n_activity=36915 dram_eff=0.4044
bk0: 492a 1207131i bk1: 492a 1207208i bk2: 448a 1207403i bk3: 448a 1207548i bk4: 396a 1207739i bk5: 396a 1207222i bk6: 384a 1207717i bk7: 384a 1207392i bk8: 424a 1207227i bk9: 424a 1207119i bk10: 460a 1207561i bk11: 460a 1208123i bk12: 516a 1207320i bk13: 512a 1207649i bk14: 512a 1207204i bk15: 512a 1207003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114397
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203311 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01231
n_activity=35237 dram_eff=0.4235
bk0: 492a 1207198i bk1: 492a 1207100i bk2: 448a 1207386i bk3: 448a 1207082i bk4: 396a 1207441i bk5: 396a 1207787i bk6: 384a 1207879i bk7: 384a 1207534i bk8: 428a 1208181i bk9: 428a 1208028i bk10: 460a 1207386i bk11: 460a 1207573i bk12: 512a 1207470i bk13: 512a 1206879i bk14: 512a 1207029i bk15: 512a 1206726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11066
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1212160 n_nop=1203247 n_act=738 n_pre=722 n_req=2011 n_rd=7256 n_write=197 bw_util=0.0123
n_activity=36031 dram_eff=0.4137
bk0: 492a 1207655i bk1: 492a 1207217i bk2: 448a 1207813i bk3: 448a 1207359i bk4: 392a 1207801i bk5: 392a 1207841i bk6: 384a 1207894i bk7: 384a 1208130i bk8: 428a 1208326i bk9: 428a 1208409i bk10: 460a 1207396i bk11: 460a 1207851i bk12: 512a 1207588i bk13: 512a 1207596i bk14: 512a 1207257i bk15: 512a 1206825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0772184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.41147
	minimum = 6
	maximum = 29
Network latency average = 7.40201
	minimum = 6
	maximum = 26
Slowest packet = 2345715
Flit latency average = 6.99521
	minimum = 6
	maximum = 25
Slowest flit = 4042880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0337087
	minimum = 0.0229631 (at node 2)
	maximum = 0.0434281 (at node 44)
Accepted packet rate average = 0.0337087
	minimum = 0.0229631 (at node 2)
	maximum = 0.0434281 (at node 44)
Injected flit rate average = 0.0513989
	minimum = 0.0247886 (at node 2)
	maximum = 0.0848386 (at node 44)
Accepted flit rate average= 0.0513989
	minimum = 0.0376633 (at node 48)
	maximum = 0.0797463 (at node 20)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.3752 (17 samples)
	minimum = 6 (17 samples)
	maximum = 369.176 (17 samples)
Network latency average = 24.4082 (17 samples)
	minimum = 6 (17 samples)
	maximum = 301.353 (17 samples)
Flit latency average = 25.1674 (17 samples)
	minimum = 6 (17 samples)
	maximum = 300.647 (17 samples)
Fragmentation average = 0.0106621 (17 samples)
	minimum = 0 (17 samples)
	maximum = 107.412 (17 samples)
Injected packet rate average = 0.0484345 (17 samples)
	minimum = 0.0353381 (17 samples)
	maximum = 0.125295 (17 samples)
Accepted packet rate average = 0.0484345 (17 samples)
	minimum = 0.0353381 (17 samples)
	maximum = 0.125295 (17 samples)
Injected flit rate average = 0.0779356 (17 samples)
	minimum = 0.0454056 (17 samples)
	maximum = 0.176618 (17 samples)
Accepted flit rate average = 0.0779356 (17 samples)
	minimum = 0.0569203 (17 samples)
	maximum = 0.238483 (17 samples)
Injected packet size average = 1.60909 (17 samples)
Accepted packet size average = 1.60909 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 15 sec (1695 sec)
gpgpu_simulation_rate = 16564 (inst/sec)
gpgpu_simulation_rate = 2638 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1093
gpu_sim_insn = 1114172
gpu_ipc =    1019.3705
gpu_tot_sim_cycle = 4695720
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.2165
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 981488
gpu_stall_icnt2sh    = 2990112
partiton_reqs_in_parallel = 24046
partiton_reqs_in_parallel_total    = 13380442
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.8546
partiton_reqs_in_parallel_util = 24046
partiton_reqs_in_parallel_util_total    = 13380442
gpu_sim_cycle_parition_util = 1093
gpu_tot_sim_cycle_parition_util    = 651384
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.5440
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.6820 GB/Sec
L2_BW_total  =      23.8821 GB/Sec
gpu_total_sim_rate=17150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272417
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1828, 1698, 2313, 1534, 1854, 1905, 1861, 1639, 2304, 1878, 1893, 1624, 2136, 2056, 1594, 1543, 1619, 1201, 1666, 1788, 1377, 1261, 1393, 1302, 1499, 1234, 1356, 2029, 1288, 1232, 1442, 1437, 1291, 1278, 1502, 1468, 1528, 1626, 1195, 1542, 1318, 1418, 1441, 1120, 1248, 1408, 1510, 1237, 1405, 1053, 1237, 1435, 1495, 1292, 1300, 1221, 1249, 1383, 1214, 1384, 1374, 1108, 1274, 1416, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3950942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3908538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4766573	W0_Idle:18679617	W0_Scoreboard:8076980	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 601 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 4695719 
mrq_lat_table:15169 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	844122 	304286 	5938 	6386 	3226 	2119 	6117 	6573 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	130443 	32098 	415606 	264125 	127665 	165564 	17065 	4685 	4186 	2764 	2181 	6078 	6506 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161133 	236580 	456169 	33173 	624 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3583 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	421 	103 	93 	60 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.857143  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.844445  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.290323  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.895833  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.843137  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.315789  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22136/7926 = 2.792834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      27813     28144     26477     26108     37856     36113     40349     39621     42188     41900     43717     44429     26286     23902     24535     23386
dram[1]:      26395     27611     26293     27950     36203     38097     38150     40941     40701     39335     42995     41819     24278     24691     24105     22147
dram[2]:      26223     26067     27320     27396     36208     38296     39002     40391     43094     41088     42320     42020     26203     24169     24449     24674
dram[3]:      24991     25693     27371     27380     36618     35177     40866     42716     39629     38839     43289     42883     25170     23731     23833     23975
dram[4]:      27285     27208     26597     26980     37614     35640     42743     41686     40962     40058     41620     42997     22646     23479     22784     23753
dram[5]:      26391     26742     29063     27728     37008     34561     39401     40196     41179     42098     41402     40711     25793     25144     23124     23453
dram[6]:      26341     26257     27100     28383     35627     37066     42441     39671     39818     42318     40875     42305     25675     25786     23006     24198
dram[7]:      26610     25996     27755     28294     36332     36313     39702     40418     41983     39819     40537     42005     25628     25687     23661     25755
dram[8]:      26996     26152     26304     27936     34093     35435     41638     39303     40165     39607     40864     40804     36479     23607     22755     23918
dram[9]:      27286     26795     28364     27902     35113     33454     42676     39729     41710     41615     43141     44280     24596     23653     23590     23526
dram[10]:      27279     26366     26873     27312     36582     37307     40376     41214     40370     39518     43302     42021     24323     24628     23794     23764
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205290 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01228
n_activity=36651 dram_eff=0.4068
bk0: 500a 1209257i bk1: 496a 1209451i bk2: 448a 1209453i bk3: 448a 1209682i bk4: 396a 1209951i bk5: 396a 1209866i bk6: 384a 1209848i bk7: 384a 1210160i bk8: 424a 1209855i bk9: 424a 1209880i bk10: 456a 1209952i bk11: 456a 1210109i bk12: 512a 1209480i bk13: 512a 1208889i bk14: 512a 1209377i bk15: 512a 1208654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0889953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205291 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01229
n_activity=37129 dram_eff=0.402
bk0: 496a 1209363i bk1: 496a 1209078i bk2: 448a 1210227i bk3: 448a 1209599i bk4: 396a 1209812i bk5: 396a 1209657i bk6: 384a 1210349i bk7: 384a 1209920i bk8: 424a 1210375i bk9: 424a 1210143i bk10: 460a 1209487i bk11: 460a 1209744i bk12: 512a 1209849i bk13: 512a 1209381i bk14: 512a 1209090i bk15: 512a 1209039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205372 n_act=688 n_pre=672 n_req=2008 n_rd=7264 n_write=192 bw_util=0.01228
n_activity=35820 dram_eff=0.4163
bk0: 496a 1210067i bk1: 496a 1209675i bk2: 448a 1209628i bk3: 448a 1209721i bk4: 396a 1210125i bk5: 396a 1209397i bk6: 384a 1209811i bk7: 384a 1209822i bk8: 424a 1209223i bk9: 424a 1209441i bk10: 460a 1209425i bk11: 460a 1209167i bk12: 512a 1209217i bk13: 512a 1209114i bk14: 512a 1209891i bk15: 512a 1209498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205359 n_act=692 n_pre=676 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01229
n_activity=36113 dram_eff=0.4132
bk0: 496a 1209295i bk1: 496a 1209169i bk2: 448a 1209486i bk3: 448a 1209181i bk4: 396a 1209772i bk5: 396a 1209957i bk6: 384a 1209947i bk7: 384a 1209995i bk8: 424a 1209771i bk9: 424a 1209359i bk10: 460a 1210089i bk11: 460a 1210044i bk12: 512a 1209348i bk13: 512a 1209364i bk14: 512a 1209016i bk15: 512a 1208787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0979486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205309 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.0123
n_activity=36502 dram_eff=0.4092
bk0: 496a 1209470i bk1: 496a 1209056i bk2: 448a 1209525i bk3: 448a 1209264i bk4: 396a 1209673i bk5: 396a 1209802i bk6: 384a 1210232i bk7: 384a 1209312i bk8: 424a 1209427i bk9: 424a 1209700i bk10: 460a 1209397i bk11: 460a 1209956i bk12: 512a 1209525i bk13: 512a 1209207i bk14: 516a 1208889i bk15: 516a 1208469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205275 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.0123
n_activity=36493 dram_eff=0.4092
bk0: 496a 1209369i bk1: 496a 1208825i bk2: 448a 1208876i bk3: 448a 1209098i bk4: 396a 1209732i bk5: 396a 1209156i bk6: 384a 1209515i bk7: 384a 1209999i bk8: 424a 1209316i bk9: 424a 1209377i bk10: 460a 1209637i bk11: 460a 1210187i bk12: 512a 1209268i bk13: 512a 1209561i bk14: 516a 1209257i bk15: 516a 1208995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109059
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205228 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.0123
n_activity=37469 dram_eff=0.3985
bk0: 496a 1209040i bk1: 496a 1209043i bk2: 448a 1209302i bk3: 448a 1209405i bk4: 396a 1209540i bk5: 396a 1209963i bk6: 384a 1209817i bk7: 384a 1209872i bk8: 424a 1209705i bk9: 424a 1209670i bk10: 460a 1209863i bk11: 460a 1210024i bk12: 512a 1209469i bk13: 512a 1209110i bk14: 516a 1208831i bk15: 516a 1208743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0896747
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205300 n_act=727 n_pre=711 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01227
n_activity=36559 dram_eff=0.4076
bk0: 492a 1209152i bk1: 492a 1209075i bk2: 448a 1209494i bk3: 448a 1209619i bk4: 396a 1209518i bk5: 396a 1209750i bk6: 384a 1210104i bk7: 384a 1210017i bk8: 424a 1209478i bk9: 424a 1210006i bk10: 460a 1210056i bk11: 460a 1210002i bk12: 512a 1209406i bk13: 512a 1209553i bk14: 512a 1209547i bk15: 512a 1209070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205288 n_act=726 n_pre=710 n_req=2019 n_rd=7260 n_write=204 bw_util=0.01229
n_activity=36915 dram_eff=0.4044
bk0: 492a 1209159i bk1: 492a 1209236i bk2: 448a 1209431i bk3: 448a 1209576i bk4: 396a 1209767i bk5: 396a 1209250i bk6: 384a 1209745i bk7: 384a 1209420i bk8: 424a 1209255i bk9: 424a 1209147i bk10: 460a 1209589i bk11: 460a 1210151i bk12: 516a 1209348i bk13: 512a 1209677i bk14: 512a 1209232i bk15: 512a 1209031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114206
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205339 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01229
n_activity=35237 dram_eff=0.4235
bk0: 492a 1209226i bk1: 492a 1209128i bk2: 448a 1209414i bk3: 448a 1209110i bk4: 396a 1209469i bk5: 396a 1209815i bk6: 384a 1209907i bk7: 384a 1209562i bk8: 428a 1210209i bk9: 428a 1210056i bk10: 460a 1209414i bk11: 460a 1209601i bk12: 512a 1209498i bk13: 512a 1208907i bk14: 512a 1209057i bk15: 512a 1208754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110475
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1214188 n_nop=1205275 n_act=738 n_pre=722 n_req=2011 n_rd=7256 n_write=197 bw_util=0.01228
n_activity=36031 dram_eff=0.4137
bk0: 492a 1209683i bk1: 492a 1209245i bk2: 448a 1209841i bk3: 448a 1209387i bk4: 392a 1209829i bk5: 392a 1209869i bk6: 384a 1209922i bk7: 384a 1210158i bk8: 428a 1210354i bk9: 428a 1210437i bk10: 460a 1209424i bk11: 460a 1209879i bk12: 512a 1209616i bk13: 512a 1209624i bk14: 512a 1209285i bk15: 512a 1208853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0770894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.37452
	minimum = 6
	maximum = 34
Network latency average = 8.24083
	minimum = 6
	maximum = 28
Slowest packet = 2362931
Flit latency average = 7.98793
	minimum = 6
	maximum = 27
Slowest flit = 4063112
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0379487
	minimum = 0.029304 (at node 2)
	maximum = 0.0467033 (at node 44)
Accepted packet rate average = 0.0379487
	minimum = 0.029304 (at node 2)
	maximum = 0.0467033 (at node 44)
Injected flit rate average = 0.0569231
	minimum = 0.029304 (at node 2)
	maximum = 0.0906593 (at node 44)
Accepted flit rate average= 0.0569231
	minimum = 0.0421245 (at node 28)
	maximum = 0.0769231 (at node 26)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.5418 (18 samples)
	minimum = 6 (18 samples)
	maximum = 350.556 (18 samples)
Network latency average = 23.51 (18 samples)
	minimum = 6 (18 samples)
	maximum = 286.167 (18 samples)
Flit latency average = 24.213 (18 samples)
	minimum = 6 (18 samples)
	maximum = 285.444 (18 samples)
Fragmentation average = 0.0100697 (18 samples)
	minimum = 0 (18 samples)
	maximum = 101.444 (18 samples)
Injected packet rate average = 0.0478519 (18 samples)
	minimum = 0.0350029 (18 samples)
	maximum = 0.120929 (18 samples)
Accepted packet rate average = 0.0478519 (18 samples)
	minimum = 0.0350029 (18 samples)
	maximum = 0.120929 (18 samples)
Injected flit rate average = 0.0767682 (18 samples)
	minimum = 0.0445111 (18 samples)
	maximum = 0.171842 (18 samples)
Accepted flit rate average = 0.0767682 (18 samples)
	minimum = 0.0560983 (18 samples)
	maximum = 0.229507 (18 samples)
Injected packet size average = 1.60429 (18 samples)
Accepted packet size average = 1.60429 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 22 sec (1702 sec)
gpgpu_simulation_rate = 17150 (inst/sec)
gpgpu_simulation_rate = 2758 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2013
gpu_sim_insn = 1245371
gpu_ipc =     618.6642
gpu_tot_sim_cycle = 4924955
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.1800
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 981488
gpu_stall_icnt2sh    = 2990112
partiton_reqs_in_parallel = 44286
partiton_reqs_in_parallel_total    = 13404488
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7307
partiton_reqs_in_parallel_util = 44286
partiton_reqs_in_parallel_util_total    = 13404488
gpu_sim_cycle_parition_util = 2013
gpu_tot_sim_cycle_parition_util    = 652477
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.5485
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      97.9388 GB/Sec
L2_BW_total  =      22.8106 GB/Sec
gpu_total_sim_rate=17809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1874, 1744, 2359, 1580, 1900, 1951, 1907, 1685, 2350, 1924, 1939, 1670, 2182, 2102, 1640, 1589, 1642, 1224, 1689, 1811, 1400, 1284, 1416, 1325, 1522, 1257, 1379, 2052, 1311, 1255, 1465, 1460, 1314, 1301, 1525, 1491, 1551, 1649, 1218, 1565, 1341, 1441, 1464, 1143, 1271, 1431, 1533, 1260, 1428, 1076, 1260, 1458, 1518, 1315, 1323, 1244, 1272, 1406, 1237, 1447, 1397, 1131, 1297, 1439, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3950942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3908538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4772604	W0_Idle:18686715	W0_Scoreboard:8090474	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 600 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 4924098 
mrq_lat_table:15169 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846202 	304286 	5938 	6386 	3226 	2119 	6117 	6573 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	132474 	32140 	415606 	264125 	127672 	165564 	17065 	4685 	4186 	2764 	2181 	6078 	6506 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163132 	236655 	456169 	33173 	624 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	426 	103 	93 	60 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.857143  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.844445  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.290323  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.895833  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.843137  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.315789  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22136/7926 = 2.792834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      27813     28144     26510     26141     37933     36190     40349     39621     42188     41900     43717     44430     26286     23902     24535     23386
dram[1]:      26395     27611     26326     27983     36280     38173     38150     40941     40701     39335     42995     41819     24278     24691     24105     22147
dram[2]:      26223     26069     27353     27431     36285     38373     39002     40391     43094     41088     42320     42020     26203     24169     24449     24676
dram[3]:      24993     25693     27409     27419     36695     35254     40868     42716     39629     38839     43289     42884     25170     23731     23833     23975
dram[4]:      27285     27208     26635     27019     37691     35718     42743     41686     40963     40058     41621     42999     22646     23479     22784     23753
dram[5]:      26391     26742     29103     27765     37085     34638     39401     40196     41179     42098     41402     40711     25793     25144     23124     23453
dram[6]:      26344     26257     27138     28420     35699     37138     42441     39671     39818     42318     40875     42305     25675     25786     23006     24198
dram[7]:      26610     25996     27793     28331     36404     36385     39702     40418     41983     39819     40537     42006     25628     25688     23661     25755
dram[8]:      26996     26152     26341     27974     34165     35506     41638     39303     40165     39607     40864     40804     36479     23607     22755     23921
dram[9]:      27286     26795     28401     27939     35186     33525     42676     39729     41710     41615     43141     44280     24596     23653     23590     23526
dram[10]:      27279     26366     26909     27349     36657     37381     40376     41214     40370     39520     43302     42021     24323     24628     23794     23764
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209026 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01224
n_activity=36651 dram_eff=0.4068
bk0: 500a 1212993i bk1: 496a 1213187i bk2: 448a 1213189i bk3: 448a 1213418i bk4: 396a 1213687i bk5: 396a 1213602i bk6: 384a 1213584i bk7: 384a 1213896i bk8: 424a 1213591i bk9: 424a 1213616i bk10: 456a 1213688i bk11: 456a 1213845i bk12: 512a 1213216i bk13: 512a 1212625i bk14: 512a 1213113i bk15: 512a 1212390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0887223
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209027 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01226
n_activity=37129 dram_eff=0.402
bk0: 496a 1213099i bk1: 496a 1212814i bk2: 448a 1213963i bk3: 448a 1213335i bk4: 396a 1213548i bk5: 396a 1213393i bk6: 384a 1214085i bk7: 384a 1213656i bk8: 424a 1214111i bk9: 424a 1213879i bk10: 460a 1213223i bk11: 460a 1213480i bk12: 512a 1213585i bk13: 512a 1213117i bk14: 512a 1212826i bk15: 512a 1212775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0968016
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209108 n_act=688 n_pre=672 n_req=2008 n_rd=7264 n_write=192 bw_util=0.01224
n_activity=35820 dram_eff=0.4163
bk0: 496a 1213803i bk1: 496a 1213411i bk2: 448a 1213364i bk3: 448a 1213457i bk4: 396a 1213861i bk5: 396a 1213133i bk6: 384a 1213547i bk7: 384a 1213558i bk8: 424a 1212959i bk9: 424a 1213177i bk10: 460a 1213161i bk11: 460a 1212903i bk12: 512a 1212953i bk13: 512a 1212850i bk14: 512a 1213627i bk15: 512a 1213234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0991786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209095 n_act=692 n_pre=676 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01225
n_activity=36113 dram_eff=0.4132
bk0: 496a 1213031i bk1: 496a 1212905i bk2: 448a 1213222i bk3: 448a 1212917i bk4: 396a 1213508i bk5: 396a 1213693i bk6: 384a 1213683i bk7: 384a 1213731i bk8: 424a 1213507i bk9: 424a 1213095i bk10: 460a 1213825i bk11: 460a 1213780i bk12: 512a 1213084i bk13: 512a 1213100i bk14: 512a 1212752i bk15: 512a 1212523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0976481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209045 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01227
n_activity=36502 dram_eff=0.4092
bk0: 496a 1213206i bk1: 496a 1212792i bk2: 448a 1213261i bk3: 448a 1213000i bk4: 396a 1213409i bk5: 396a 1213538i bk6: 384a 1213968i bk7: 384a 1213048i bk8: 424a 1213163i bk9: 424a 1213436i bk10: 460a 1213133i bk11: 460a 1213692i bk12: 512a 1213261i bk13: 512a 1212943i bk14: 516a 1212625i bk15: 516a 1212205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209011 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01226
n_activity=36493 dram_eff=0.4092
bk0: 496a 1213105i bk1: 496a 1212561i bk2: 448a 1212612i bk3: 448a 1212834i bk4: 396a 1213468i bk5: 396a 1212892i bk6: 384a 1213251i bk7: 384a 1213735i bk8: 424a 1213052i bk9: 424a 1213113i bk10: 460a 1213373i bk11: 460a 1213923i bk12: 512a 1213004i bk13: 512a 1213297i bk14: 516a 1212993i bk15: 516a 1212731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108724
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1208964 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01226
n_activity=37469 dram_eff=0.3985
bk0: 496a 1212776i bk1: 496a 1212779i bk2: 448a 1213038i bk3: 448a 1213141i bk4: 396a 1213276i bk5: 396a 1213699i bk6: 384a 1213553i bk7: 384a 1213608i bk8: 424a 1213441i bk9: 424a 1213406i bk10: 460a 1213599i bk11: 460a 1213760i bk12: 512a 1213205i bk13: 512a 1212846i bk14: 516a 1212567i bk15: 516a 1212479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0893997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209036 n_act=727 n_pre=711 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01223
n_activity=36559 dram_eff=0.4076
bk0: 492a 1212888i bk1: 492a 1212811i bk2: 448a 1213230i bk3: 448a 1213355i bk4: 396a 1213254i bk5: 396a 1213486i bk6: 384a 1213840i bk7: 384a 1213753i bk8: 424a 1213214i bk9: 424a 1213742i bk10: 460a 1213792i bk11: 460a 1213738i bk12: 512a 1213142i bk13: 512a 1213289i bk14: 512a 1213283i bk15: 512a 1212806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105148
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209024 n_act=726 n_pre=710 n_req=2019 n_rd=7260 n_write=204 bw_util=0.01226
n_activity=36915 dram_eff=0.4044
bk0: 492a 1212895i bk1: 492a 1212972i bk2: 448a 1213167i bk3: 448a 1213312i bk4: 396a 1213503i bk5: 396a 1212986i bk6: 384a 1213481i bk7: 384a 1213156i bk8: 424a 1212991i bk9: 424a 1212883i bk10: 460a 1213325i bk11: 460a 1213887i bk12: 516a 1213084i bk13: 512a 1213413i bk14: 512a 1212968i bk15: 512a 1212767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113856
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209075 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01225
n_activity=35237 dram_eff=0.4235
bk0: 492a 1212962i bk1: 492a 1212864i bk2: 448a 1213150i bk3: 448a 1212846i bk4: 396a 1213205i bk5: 396a 1213551i bk6: 384a 1213643i bk7: 384a 1213298i bk8: 428a 1213945i bk9: 428a 1213792i bk10: 460a 1213150i bk11: 460a 1213337i bk12: 512a 1213234i bk13: 512a 1212643i bk14: 512a 1212793i bk15: 512a 1212490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110137
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217924 n_nop=1209011 n_act=738 n_pre=722 n_req=2011 n_rd=7256 n_write=197 bw_util=0.01224
n_activity=36031 dram_eff=0.4137
bk0: 492a 1213419i bk1: 492a 1212981i bk2: 448a 1213577i bk3: 448a 1213123i bk4: 392a 1213565i bk5: 392a 1213605i bk6: 384a 1213658i bk7: 384a 1213894i bk8: 428a 1214090i bk9: 428a 1214173i bk10: 460a 1213160i bk11: 460a 1213615i bk12: 512a 1213352i bk13: 512a 1213360i bk14: 512a 1213021i bk15: 512a 1212589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0768529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.74255
	minimum = 6
	maximum = 22
Network latency average = 7.72933
	minimum = 6
	maximum = 20
Slowest packet = 2367055
Flit latency average = 7.32228
	minimum = 6
	maximum = 20
Slowest flit = 4069096
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206759
	minimum = 0.0159046 (at node 1)
	maximum = 0.0248509 (at node 34)
Accepted packet rate average = 0.0206759
	minimum = 0.0159046 (at node 1)
	maximum = 0.0248509 (at node 34)
Injected flit rate average = 0.0310139
	minimum = 0.0159046 (at node 1)
	maximum = 0.0494533 (at node 34)
Accepted flit rate average= 0.0310139
	minimum = 0.0228628 (at node 28)
	maximum = 0.0442346 (at node 15)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8682 (19 samples)
	minimum = 6 (19 samples)
	maximum = 333.263 (19 samples)
Network latency average = 22.6795 (19 samples)
	minimum = 6 (19 samples)
	maximum = 272.158 (19 samples)
Flit latency average = 23.324 (19 samples)
	minimum = 6 (19 samples)
	maximum = 271.474 (19 samples)
Fragmentation average = 0.00953975 (19 samples)
	minimum = 0 (19 samples)
	maximum = 96.1053 (19 samples)
Injected packet rate average = 0.0464216 (19 samples)
	minimum = 0.0339977 (19 samples)
	maximum = 0.115872 (19 samples)
Accepted packet rate average = 0.0464216 (19 samples)
	minimum = 0.0339977 (19 samples)
	maximum = 0.115872 (19 samples)
Injected flit rate average = 0.0743601 (19 samples)
	minimum = 0.0430055 (19 samples)
	maximum = 0.165401 (19 samples)
Accepted flit rate average = 0.0743601 (19 samples)
	minimum = 0.0543491 (19 samples)
	maximum = 0.219756 (19 samples)
Injected packet size average = 1.60184 (19 samples)
Accepted packet size average = 1.60184 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 29 sec (1709 sec)
gpgpu_simulation_rate = 17809 (inst/sec)
gpgpu_simulation_rate = 2881 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 974
gpu_sim_insn = 1114112
gpu_ipc =    1143.8522
gpu_tot_sim_cycle = 5148079
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.1286
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 981488
gpu_stall_icnt2sh    = 2990119
partiton_reqs_in_parallel = 21428
partiton_reqs_in_parallel_total    = 13448774
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.6165
partiton_reqs_in_parallel_util = 21428
partiton_reqs_in_parallel_util_total    = 13448774
gpu_sim_cycle_parition_util = 974
gpu_tot_sim_cycle_parition_util    = 654490
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.5506
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.2994 GB/Sec
L2_BW_total  =      21.8596 GB/Sec
gpu_total_sim_rate=18385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5516
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15928
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315529
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15928
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1895, 1765, 2380, 1601, 1921, 1972, 1928, 1706, 2371, 1945, 1960, 1691, 2203, 2123, 1661, 1610, 1663, 1245, 1710, 1832, 1421, 1305, 1437, 1346, 1543, 1278, 1400, 2073, 1332, 1276, 1486, 1481, 1335, 1322, 1546, 1512, 1572, 1670, 1239, 1586, 1362, 1462, 1485, 1164, 1292, 1452, 1554, 1281, 1449, 1097, 1281, 1479, 1539, 1336, 1344, 1265, 1293, 1427, 1258, 1468, 1418, 1152, 1318, 1460, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3950942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3908538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4776965	W0_Idle:18689852	W0_Scoreboard:8101868	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1027 
maxdqlatency = 0 
maxmflatency = 118784 
averagemflatency = 600 
max_icnt2mem_latency = 118527 
max_icnt2sh_latency = 4924098 
mrq_lat_table:15169 	307 	461 	1261 	826 	1095 	1138 	1037 	673 	168 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848250 	304286 	5938 	6386 	3226 	2119 	6117 	6573 	4114 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	134412 	32247 	415609 	264125 	127672 	165564 	17065 	4685 	4186 	2764 	2181 	6078 	6506 	4088 	94 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	164815 	236999 	456190 	33173 	624 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	427 	103 	93 	60 	6 	3 	9 	5 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        22        21         9 
dram[1]:        12        12        14        17        16        16        16        16        11        11        12        12        12        23        18        22 
dram[2]:        14        22        14        20        16        12        17        16         9        12         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        16        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        11         8        15         8        13        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        14        12        14        23        12        16 
dram[6]:        14        19        16        15        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12         9        14        11        14        17        15        20 
dram[8]:        16        12        12        12        16        16        16        16        10        10        18        13        14        20        20        18 
dram[9]:        24        12        18        20        16        16        16        16        15        13        12        10        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     20376     23517     12868     73231     87291     97795     17373     17672    118956     20109     60460    121579    100368     30817    106651     16670 
dram[1]:    130997     93878     15244    105511     19125     16705     17425     13812     27888     64579     87780     54277     30023     19564     20716     20669 
dram[2]:     92266     11538    133899    102623     16659     61363     64570     67835     64601     34316     91458     73762    116393    123534     88751     17597 
dram[3]:    108396    141368    138513     95157    106842     12986     20248     62271     64576     96117     71544     80318     84579     83332     42287     37033 
dram[4]:     18623     18605     35376     96858     47223     18104     63872     17779     87932     11950     85888     73228    116680     17567    122439     44402 
dram[5]:     26190     17311    115396     16923     17659     16436     64573     19063     98522    141177    137008     83669     84581     96670     46315     18742 
dram[6]:     22284     26832     79609     14038     27558    117162    118983     16984     86387     79849     97003     68203     15906     55708     15901     93844 
dram[7]:    131734     27943     66628     91594     26131     13389     22965     32129     36565    104278     93358    110945     18245     31707     64197    126036 
dram[8]:     72063     28044     68230     69812     17323     12997    119003    121778     17925    106498    100699    123096     86553     15926    130102    130015 
dram[9]:     21070     89819    135937    134745     49192     17318     57708     25030     46035     20188    139998     92501    136638     85038    119653     19986 
dram[10]:     61037    126154     84382     15979    114535    111678     64572     21398     93681     59374     96710    128302     29225     19957     16408     92819 
average row accesses per activate:
dram[0]:  3.000000  2.877551  3.047619  4.266667  2.684211  2.833333  2.400000  2.181818  2.543478  2.416667  2.673469  2.096774  2.482759  3.395349  2.959184  3.041667 
dram[1]:  2.563636  2.660377  3.095238  3.225000  2.756757  2.861111  2.526316  2.400000  2.761905  2.489362  2.147541  2.471698  3.815789  3.418605  2.938776  2.862745 
dram[2]:  2.592592  2.857143  2.909091  2.600000  3.090909  2.372093  3.129032  3.000000  2.697675  3.741935  2.673469  2.620000  3.348837  3.717949  2.959184  3.020833 
dram[3]:  3.130435  2.916667  3.282051  2.844445  2.833333  3.322581  3.096774  3.161290  2.600000  2.974359  2.588235  2.911111  3.000000  2.685185  2.959184  2.666667 
dram[4]:  2.456140  2.692308  3.555556  3.146342  3.290323  2.550000  4.217391  2.823529  2.636364  2.521739  2.462963  2.381818  3.152174  3.062500  3.000000  2.561404 
dram[5]:  3.204545  2.692308  2.826087  3.047619  3.187500  3.000000  2.939394  3.310345  2.416667  2.367347  2.444444  2.333333  2.769231  2.900000  2.703704  2.636364 
dram[6]:  2.679245  2.877551  2.782609  3.225000  2.487805  2.615385  2.285714  2.461539  2.367347  2.468085  2.627451  2.258621  2.735849  3.348837  2.735849  2.788461 
dram[7]:  2.877551  2.895833  2.909091  3.225000  2.914286  2.833333  2.526316  3.200000  2.659091  2.785714  2.808511  2.620000  2.181818  3.152174  2.500000  2.666667 
dram[8]:  2.978723  2.692308  2.931818  2.782609  3.187500  2.487805  2.823529  3.000000  2.697675  2.226415  2.714286  2.288136  2.960784  2.843137  3.272727  3.000000 
dram[9]:  2.574074  2.725490  2.723404  2.931818  2.428571  2.942857  3.200000  3.000000  2.878049  2.608696  2.471698  2.847826  3.348837  3.318182  3.020833  3.173913 
dram[10]:  2.692308  2.500000  2.632653  2.909091  2.857143  3.030303  2.694444  2.594594  2.727273  2.333333  2.315789  2.680000  3.200000  3.272727  2.880000  2.618182 
average row locality = 22136/7926 = 2.792834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        16        16         3         3         0         0        11        10        17        16        16        18        17        18 
dram[1]:        17        17        18        17         3         4         0         0        10        11        16        16        17        19        16        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        17 
dram[3]:        20        16        16        16         3         4         0         2        11        10        17        16        16        17        17        16 
dram[4]:        16        16        16        17         3         3         1         0        10        10        18        16        17        19        18        17 
dram[5]:        17        16        18        16         3         3         1         0        10        10        17        18        16        17        17        16 
dram[6]:        18        17        16        17         3         3         0         0        10        10        19        16        17        16        16        16 
dram[7]:        18        16        16        17         3         3         0         0        11        11        17        16        16        17        17        16 
dram[8]:        17        17        17        16         3         3         0         0        10        12        18        20        22        17        16        16 
dram[9]:        16        16        16        17         3         4         0         0        11        13        16        16        16        18        17        18 
dram[10]:        17        17        17        16         2         2         1         0        13        12        17        19        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      27813     28144     26510     26141     37939     36195     40438     39709     42215     41928     43717     44430     26286     23902     24535     23386
dram[1]:      26395     27611     26326     27983     36285     38178     38239     41029     40728     39362     42995     41819     24278     24691     24105     22147
dram[2]:      26223     26069     27353     27431     36290     38378     39090     40479     43121     41115     42320     42020     26203     24169     24449     24676
dram[3]:      24993     25693     27409     27419     36700     35259     40956     42803     39656     38866     43289     42884     25170     23731     23833     23975
dram[4]:      27285     27208     26635     27019     37697     35723     42831     41775     40991     40085     41621     42999     22646     23479     22784     23753
dram[5]:      26391     26742     29103     27765     37090     34644     39489     40286     41207     42125     41402     40711     25793     25144     23124     23453
dram[6]:      26344     26257     27138     28420     35710     37148     42530     39759     39846     42346     40875     42305     25675     25786     23006     24198
dram[7]:      26610     25996     27793     28331     36415     36396     39791     40506     42010     39846     40537     42006     25628     25688     23661     25755
dram[8]:      26996     26152     26341     27974     34175     35517     41726     39391     40192     39634     40864     40804     36479     23607     22755     23921
dram[9]:      27286     26795     28401     27939     35197     33536     42764     39818     41733     41637     43141     44280     24596     23653     23590     23526
dram[10]:      27279     26366     26909     27349     36667     37392     40464     41302     40392     39542     43302     42021     24323     24628     23794     23764
maximum mf latency per bank:
dram[0]:      59636     56948     54410     55097     78633     54444     66484     69250    118404     59034     58905     59236     66411     66471    118757     59322
dram[1]:      59511     59687     55126     81505     54391     54411     69254     69328     59073     59164     59245     59583     66434     66500     61789     61922
dram[2]:      59631     59543     55148     57438     54489     54311     69204     69388     59135     59207    118618     59950    118699     65597     61742     61889
dram[3]:      59489     60744     55119     57352     54271     54976     70254    118688     59096    118704     59953    118422     65652     65585     61791     61907
dram[4]:      61183     61189     57505     57453     57549     56478     70327     70288    118784     57086     59942    118411     65623     61588     59346     59406
dram[5]:      61172     61173    118655     57462     56292     56362     70242     66617    118377    118679    118421     62633     62185     61571     59468     59446
dram[6]:      61175     61236     57183     57198     56286     53798    118390     70580     59902     59802    118624     62745     64046     64207     61907     61954
dram[7]:      59678     59673     57233    118540     54259     54248     70389     70390     59802     59780     65076     65601     66281     66277     61987     64697
dram[8]:      59708     59686     57315     57390     54284     54303    118513     70249     49617     55204     65624     65664     58893     62601     55075     55870
dram[9]:      59735     59808     57386     57404     54194     54292     70458     70258     55382     55197     66066     66551     75292     62675     55826     59347
dram[10]:      60040     66171     60025     53975    118690     55259     70265     66483     55730     55507     66519     66467     66226     66401     59291     72117
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210833 n_act=730 n_pre=714 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01222
n_activity=36651 dram_eff=0.4068
bk0: 500a 1214800i bk1: 496a 1214994i bk2: 448a 1214996i bk3: 448a 1215225i bk4: 396a 1215494i bk5: 396a 1215409i bk6: 384a 1215391i bk7: 384a 1215703i bk8: 424a 1215398i bk9: 424a 1215423i bk10: 456a 1215495i bk11: 456a 1215652i bk12: 512a 1215023i bk13: 512a 1214432i bk14: 512a 1214920i bk15: 512a 1214197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0885908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210834 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01224
n_activity=37129 dram_eff=0.402
bk0: 496a 1214906i bk1: 496a 1214621i bk2: 448a 1215770i bk3: 448a 1215142i bk4: 396a 1215355i bk5: 396a 1215200i bk6: 384a 1215892i bk7: 384a 1215463i bk8: 424a 1215918i bk9: 424a 1215686i bk10: 460a 1215030i bk11: 460a 1215287i bk12: 512a 1215392i bk13: 512a 1214924i bk14: 512a 1214633i bk15: 512a 1214582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0966582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210915 n_act=688 n_pre=672 n_req=2008 n_rd=7264 n_write=192 bw_util=0.01223
n_activity=35820 dram_eff=0.4163
bk0: 496a 1215610i bk1: 496a 1215218i bk2: 448a 1215171i bk3: 448a 1215264i bk4: 396a 1215668i bk5: 396a 1214940i bk6: 384a 1215354i bk7: 384a 1215365i bk8: 424a 1214766i bk9: 424a 1214984i bk10: 460a 1214968i bk11: 460a 1214710i bk12: 512a 1214760i bk13: 512a 1214657i bk14: 512a 1215434i bk15: 512a 1215041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0990317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210902 n_act=692 n_pre=676 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01223
n_activity=36113 dram_eff=0.4132
bk0: 496a 1214838i bk1: 496a 1214712i bk2: 448a 1215029i bk3: 448a 1214724i bk4: 396a 1215315i bk5: 396a 1215500i bk6: 384a 1215490i bk7: 384a 1215538i bk8: 424a 1215314i bk9: 424a 1214902i bk10: 460a 1215632i bk11: 460a 1215587i bk12: 512a 1214891i bk13: 512a 1214907i bk14: 512a 1214559i bk15: 512a 1214330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0975035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210852 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01225
n_activity=36502 dram_eff=0.4092
bk0: 496a 1215013i bk1: 496a 1214599i bk2: 448a 1215068i bk3: 448a 1214807i bk4: 396a 1215216i bk5: 396a 1215345i bk6: 384a 1215775i bk7: 384a 1214855i bk8: 424a 1214970i bk9: 424a 1215243i bk10: 460a 1214940i bk11: 460a 1215499i bk12: 512a 1215068i bk13: 512a 1214750i bk14: 516a 1214432i bk15: 516a 1214012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210818 n_act=731 n_pre=715 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01224
n_activity=36493 dram_eff=0.4092
bk0: 496a 1214912i bk1: 496a 1214368i bk2: 448a 1214419i bk3: 448a 1214641i bk4: 396a 1215275i bk5: 396a 1214699i bk6: 384a 1215058i bk7: 384a 1215542i bk8: 424a 1214859i bk9: 424a 1214920i bk10: 460a 1215180i bk11: 460a 1215730i bk12: 512a 1214811i bk13: 512a 1215104i bk14: 516a 1214800i bk15: 516a 1214538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210771 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01224
n_activity=37469 dram_eff=0.3985
bk0: 496a 1214583i bk1: 496a 1214586i bk2: 448a 1214845i bk3: 448a 1214948i bk4: 396a 1215083i bk5: 396a 1215506i bk6: 384a 1215360i bk7: 384a 1215415i bk8: 424a 1215248i bk9: 424a 1215213i bk10: 460a 1215406i bk11: 460a 1215567i bk12: 512a 1215012i bk13: 512a 1214653i bk14: 516a 1214374i bk15: 516a 1214286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0892672
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210843 n_act=727 n_pre=711 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01222
n_activity=36559 dram_eff=0.4076
bk0: 492a 1214695i bk1: 492a 1214618i bk2: 448a 1215037i bk3: 448a 1215162i bk4: 396a 1215061i bk5: 396a 1215293i bk6: 384a 1215647i bk7: 384a 1215560i bk8: 424a 1215021i bk9: 424a 1215549i bk10: 460a 1215599i bk11: 460a 1215545i bk12: 512a 1214949i bk13: 512a 1215096i bk14: 512a 1215090i bk15: 512a 1214613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210831 n_act=726 n_pre=710 n_req=2019 n_rd=7260 n_write=204 bw_util=0.01224
n_activity=36915 dram_eff=0.4044
bk0: 492a 1214702i bk1: 492a 1214779i bk2: 448a 1214974i bk3: 448a 1215119i bk4: 396a 1215310i bk5: 396a 1214793i bk6: 384a 1215288i bk7: 384a 1214963i bk8: 424a 1214798i bk9: 424a 1214690i bk10: 460a 1215132i bk11: 460a 1215694i bk12: 516a 1214891i bk13: 512a 1215220i bk14: 512a 1214775i bk15: 512a 1214574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210882 n_act=702 n_pre=686 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01223
n_activity=35237 dram_eff=0.4235
bk0: 492a 1214769i bk1: 492a 1214671i bk2: 448a 1214957i bk3: 448a 1214653i bk4: 396a 1215012i bk5: 396a 1215358i bk6: 384a 1215450i bk7: 384a 1215105i bk8: 428a 1215752i bk9: 428a 1215599i bk10: 460a 1214957i bk11: 460a 1215144i bk12: 512a 1215041i bk13: 512a 1214450i bk14: 512a 1214600i bk15: 512a 1214297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109973
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219731 n_nop=1210818 n_act=738 n_pre=722 n_req=2011 n_rd=7256 n_write=197 bw_util=0.01222
n_activity=36031 dram_eff=0.4137
bk0: 492a 1215226i bk1: 492a 1214788i bk2: 448a 1215384i bk3: 448a 1214930i bk4: 392a 1215372i bk5: 392a 1215412i bk6: 384a 1215465i bk7: 384a 1215701i bk8: 428a 1215897i bk9: 428a 1215980i bk10: 460a 1214967i bk11: 460a 1215422i bk12: 512a 1215159i bk13: 512a 1215167i bk14: 512a 1214828i bk15: 512a 1214396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0767391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3376
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.98486
	minimum = 6
	maximum = 37
Network latency average = 8.76562
	minimum = 6
	maximum = 30
Slowest packet = 2371217
Flit latency average = 8.50553
	minimum = 6
	maximum = 30
Slowest flit = 4076180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0420966
	minimum = 0.032888 (at node 0)
	maximum = 0.049332 (at node 40)
Accepted packet rate average = 0.0420966
	minimum = 0.032888 (at node 0)
	maximum = 0.049332 (at node 40)
Injected flit rate average = 0.0631449
	minimum = 0.032888 (at node 0)
	maximum = 0.0986639 (at node 40)
Accepted flit rate average= 0.0631449
	minimum = 0.0472765 (at node 28)
	maximum = 0.0822199 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.424 (20 samples)
	minimum = 6 (20 samples)
	maximum = 318.45 (20 samples)
Network latency average = 21.9838 (20 samples)
	minimum = 6 (20 samples)
	maximum = 260.05 (20 samples)
Flit latency average = 22.5831 (20 samples)
	minimum = 6 (20 samples)
	maximum = 259.4 (20 samples)
Fragmentation average = 0.00906276 (20 samples)
	minimum = 0 (20 samples)
	maximum = 91.3 (20 samples)
Injected packet rate average = 0.0462054 (20 samples)
	minimum = 0.0339422 (20 samples)
	maximum = 0.112545 (20 samples)
Accepted packet rate average = 0.0462054 (20 samples)
	minimum = 0.0339422 (20 samples)
	maximum = 0.112545 (20 samples)
Injected flit rate average = 0.0737994 (20 samples)
	minimum = 0.0424996 (20 samples)
	maximum = 0.162064 (20 samples)
Accepted flit rate average = 0.0737994 (20 samples)
	minimum = 0.0539954 (20 samples)
	maximum = 0.212879 (20 samples)
Injected packet size average = 1.5972 (20 samples)
Accepted packet size average = 1.5972 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 36 sec (1716 sec)
gpgpu_simulation_rate = 18385 (inst/sec)
gpgpu_simulation_rate = 3000 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 40763 Tlb_hit: 39163 Tlb_miss: 1600 Tlb_hit_rate: 0.960749
Shader1: Tlb_access: 45620 Tlb_hit: 43870 Tlb_miss: 1750 Tlb_hit_rate: 0.961640
Shader2: Tlb_access: 44447 Tlb_hit: 42764 Tlb_miss: 1683 Tlb_hit_rate: 0.962135
Shader3: Tlb_access: 39601 Tlb_hit: 37899 Tlb_miss: 1702 Tlb_hit_rate: 0.957021
Shader4: Tlb_access: 40514 Tlb_hit: 38921 Tlb_miss: 1593 Tlb_hit_rate: 0.960680
Shader5: Tlb_access: 40827 Tlb_hit: 39105 Tlb_miss: 1722 Tlb_hit_rate: 0.957822
Shader6: Tlb_access: 44645 Tlb_hit: 42823 Tlb_miss: 1822 Tlb_hit_rate: 0.959189
Shader7: Tlb_access: 40830 Tlb_hit: 39194 Tlb_miss: 1636 Tlb_hit_rate: 0.959931
Shader8: Tlb_access: 42962 Tlb_hit: 41253 Tlb_miss: 1709 Tlb_hit_rate: 0.960221
Shader9: Tlb_access: 40529 Tlb_hit: 38837 Tlb_miss: 1692 Tlb_hit_rate: 0.958252
Shader10: Tlb_access: 42995 Tlb_hit: 41217 Tlb_miss: 1778 Tlb_hit_rate: 0.958646
Shader11: Tlb_access: 39012 Tlb_hit: 37422 Tlb_miss: 1590 Tlb_hit_rate: 0.959243
Shader12: Tlb_access: 43117 Tlb_hit: 41437 Tlb_miss: 1680 Tlb_hit_rate: 0.961036
Shader13: Tlb_access: 41223 Tlb_hit: 39495 Tlb_miss: 1728 Tlb_hit_rate: 0.958082
Shader14: Tlb_access: 40589 Tlb_hit: 38895 Tlb_miss: 1694 Tlb_hit_rate: 0.958265
Shader15: Tlb_access: 43486 Tlb_hit: 41745 Tlb_miss: 1741 Tlb_hit_rate: 0.959964
Shader16: Tlb_access: 39043 Tlb_hit: 37363 Tlb_miss: 1680 Tlb_hit_rate: 0.956971
Shader17: Tlb_access: 42614 Tlb_hit: 40894 Tlb_miss: 1720 Tlb_hit_rate: 0.959638
Shader18: Tlb_access: 45793 Tlb_hit: 44076 Tlb_miss: 1717 Tlb_hit_rate: 0.962505
Shader19: Tlb_access: 38645 Tlb_hit: 37056 Tlb_miss: 1589 Tlb_hit_rate: 0.958882
Shader20: Tlb_access: 38779 Tlb_hit: 37178 Tlb_miss: 1601 Tlb_hit_rate: 0.958715
Shader21: Tlb_access: 43517 Tlb_hit: 41761 Tlb_miss: 1756 Tlb_hit_rate: 0.959648
Shader22: Tlb_access: 40306 Tlb_hit: 38630 Tlb_miss: 1676 Tlb_hit_rate: 0.958418
Shader23: Tlb_access: 43465 Tlb_hit: 41786 Tlb_miss: 1679 Tlb_hit_rate: 0.961371
Shader24: Tlb_access: 39829 Tlb_hit: 38267 Tlb_miss: 1562 Tlb_hit_rate: 0.960782
Shader25: Tlb_access: 42837 Tlb_hit: 41055 Tlb_miss: 1782 Tlb_hit_rate: 0.958400
Shader26: Tlb_access: 46213 Tlb_hit: 44526 Tlb_miss: 1687 Tlb_hit_rate: 0.963495
Shader27: Tlb_access: 46526 Tlb_hit: 44830 Tlb_miss: 1696 Tlb_hit_rate: 0.963547
Tlb_tot_access: 1178727 Tlb_tot_hit: 1131462, Tlb_tot_miss: 47265, Tlb_tot_hit_rate: 0.959902
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 220 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 217 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 210 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 207 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 214 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 210 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 206 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 217 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 209 Tlb_invalidate: 111 Tlb_evict: 0 Tlb_page_evict: 111
Shader25: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6063 Tlb_invalidate: 3135, Tlb_tot_evict: 0, Tlb_tot_evict page: 3135
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1600 Page_hit: 1532 Page_miss: 68 Page_hit_rate: 0.957500
Shader1: Page_table_access:1750 Page_hit: 1666 Page_miss: 84 Page_hit_rate: 0.952000
Shader2: Page_table_access:1683 Page_hit: 1618 Page_miss: 65 Page_hit_rate: 0.961379
Shader3: Page_table_access:1702 Page_hit: 1635 Page_miss: 67 Page_hit_rate: 0.960635
Shader4: Page_table_access:1593 Page_hit: 1529 Page_miss: 64 Page_hit_rate: 0.959824
Shader5: Page_table_access:1722 Page_hit: 1656 Page_miss: 66 Page_hit_rate: 0.961672
Shader6: Page_table_access:1822 Page_hit: 1756 Page_miss: 66 Page_hit_rate: 0.963776
Shader7: Page_table_access:1636 Page_hit: 1570 Page_miss: 66 Page_hit_rate: 0.959658
Shader8: Page_table_access:1709 Page_hit: 1645 Page_miss: 64 Page_hit_rate: 0.962551
Shader9: Page_table_access:1692 Page_hit: 1627 Page_miss: 65 Page_hit_rate: 0.961584
Shader10: Page_table_access:1778 Page_hit: 1713 Page_miss: 65 Page_hit_rate: 0.963442
Shader11: Page_table_access:1590 Page_hit: 1526 Page_miss: 64 Page_hit_rate: 0.959748
Shader12: Page_table_access:1680 Page_hit: 1613 Page_miss: 67 Page_hit_rate: 0.960119
Shader13: Page_table_access:1728 Page_hit: 1664 Page_miss: 64 Page_hit_rate: 0.962963
Shader14: Page_table_access:1694 Page_hit: 1627 Page_miss: 67 Page_hit_rate: 0.960449
Shader15: Page_table_access:1741 Page_hit: 1677 Page_miss: 64 Page_hit_rate: 0.963239
Shader16: Page_table_access:1680 Page_hit: 1612 Page_miss: 68 Page_hit_rate: 0.959524
Shader17: Page_table_access:1720 Page_hit: 1653 Page_miss: 67 Page_hit_rate: 0.961047
Shader18: Page_table_access:1717 Page_hit: 1649 Page_miss: 68 Page_hit_rate: 0.960396
Shader19: Page_table_access:1589 Page_hit: 1523 Page_miss: 66 Page_hit_rate: 0.958464
Shader20: Page_table_access:1601 Page_hit: 1536 Page_miss: 65 Page_hit_rate: 0.959400
Shader21: Page_table_access:1756 Page_hit: 1690 Page_miss: 66 Page_hit_rate: 0.962415
Shader22: Page_table_access:1676 Page_hit: 1611 Page_miss: 65 Page_hit_rate: 0.961217
Shader23: Page_table_access:1679 Page_hit: 1612 Page_miss: 67 Page_hit_rate: 0.960095
Shader24: Page_table_access:1562 Page_hit: 1498 Page_miss: 64 Page_hit_rate: 0.959027
Shader25: Page_table_access:1782 Page_hit: 1715 Page_miss: 67 Page_hit_rate: 0.962402
Shader26: Page_table_access:1687 Page_hit: 1619 Page_miss: 68 Page_hit_rate: 0.959692
Shader27: Page_table_access:1696 Page_hit: 1632 Page_miss: 64 Page_hit_rate: 0.962264
Page_table_tot_access: 47265 Page_tot_hit: 45404, Page_tot_miss 1861, Page_tot_hit_rate: 0.960626 Page_tot_fault: 20 Page_tot_pending: 1841
Total_memory_access_page_fault: 20, Average_latency: 642957.562500
========================================Page thrashing statistics==============================
Page_validate: 752 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.961187
[0-25]: 0.031552, [26-50]: 0.006783, [51-75]: 0.042470, [76-100]: 0.919195
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317781 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.859554)
F:   225609----T:   229039 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: c02c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539931----T:   541902 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.330858)
F:   541902----T:   544437 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544438----T:   546973 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769124----T:   912236 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.632004)
F:   769761----T:   773573 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773573----T:   779985 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779985----T:   788687 	 St: c0020000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   788687----T:   797389 	 St: c0030000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   797389----T:   802030 	 St: c0040000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802030----T:   829932 	 St: c0047000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829932----T:   837712 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837712----T:   840512 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840512----T:   849214 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849214----T:   855175 	 St: c0120000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855175----T:   859394 	 St: c012a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859394----T:   867634 	 St: c0130000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867634----T:   870239 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870239----T:   874458 	 St: c0170000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874458----T:   880419 	 St: c0176000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880419----T:   883849 	 St: c0180000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883849----T:   890714 	 St: c0184000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890714----T:   894933 	 St: c0220000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894933----T:   900894 	 St: c0226000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900894----T:   905535 	 St: c0210000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905535----T:   911050 	 St: c0217000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134386----T:  1135708 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.892640)
F:  1135708----T:  1138243 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138244----T:  1140779 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362930----T:  1543986 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(122.252533)
F:  1364132----T:  1380295 	 St: c00c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1380295----T:  1389459 	 St: c0100000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  1389459----T:  1397699 	 St: c0111000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1397699----T:  1421371 	 St: c0140000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1421371----T:  1482678 	 St: c0190000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1482678----T:  1543985 	 St: c0230000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1766136----T:  1767540 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.948008)
F:  1767540----T:  1770075 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1770076----T:  1772611 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1994762----T:  2006397 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.856178)
F:  2228547----T:  2231429 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.945982)
F:  2231429----T:  2233964 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2233965----T:  2236500 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2458651----T:  2479266 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.919649)
F:  2701416----T:  2705731 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.913572)
F:  2705731----T:  2708266 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2708267----T:  2710802 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2932953----T:  2986444 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(36.118164)
F:  3208594----T:  3212905 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.910871)
F:  3212905----T:  3215440 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3215441----T:  3217976 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3440127----T:  3528081 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.388252)
F:  3750231----T:  3754609 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.956111)
F:  3754609----T:  3757144 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3757145----T:  3759680 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3981831----T:  4015951 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(23.038488)
F:  4238101----T:  4240050 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.316003)
F:  4240050----T:  4242585 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4242586----T:  4245121 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4467272----T:  4472477 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.514517)
F:  4694627----T:  4695720 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.738015)
F:  4695720----T:  4698255 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4698256----T:  4700791 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4922942----T:  4924955 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.359217)
F:  5147105----T:  5148079 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.657664)
F:  5148079----T:  5150614 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5150615----T:  5153220 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5150615----T:  5158855 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5161460----T:  5164065 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5161460----T:  5169700 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5172305----T:  5174910 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5172305----T:  5188000 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5190605----T:  5193210 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5190605----T:  5213808 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 656895(cycle), 443.548279(us)
Tot_kernel_exec_time_and_fault_time: 1989795(cycle), 1343.548218(us)
Tot_memcpy_h2d_time: 438161(cycle), 295.854828(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 463511(cycle), 312.971649(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
