{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728133574335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728133574336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  5 21:06:14 2024 " "Processing started: Sat Oct  5 21:06:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728133574336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133574336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I_Single -c RV32I_Single " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I_Single -c RV32I_Single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133574336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728133574693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728133574693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_Single " "Found entity 1: RV32I_Single" {  } { { "RV32I_Single.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/RV32I_Single.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brchjmp_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file brchjmp_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brchjmp_decoder " "Found entity 1: brchjmp_decoder" {  } { { "brchjmp_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/brchjmp_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/alu_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(15) " "Verilog HDL warning at extend.sv(15): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/extend.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728133580453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(52) " "Verilog HDL warning at alu.sv(52): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/alu.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728133580460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.sv 1 1 " "Found 1 design units, including 1 entities, in source file store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store " "Found entity 1: store" {  } { { "store.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/store.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load.sv 1 1 " "Found 1 design units, including 1 entities, in source file load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load " "Found entity 1: load" {  } { { "load.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/load.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Memory " "Found entity 1: Instr_Memory" {  } { { "Instr_Memory.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/Instr_Memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/Data_Memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580471 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(42) " "Verilog HDL warning at testbench.sv(42): extended using \"x\" or \"z\"" {  } { { "testbench.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/testbench.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728133580473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728133580473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133580473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728133580528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_Single RV32I_Single:rvsingle " "Elaborating entity \"RV32I_Single\" for hierarchy \"RV32I_Single:rvsingle\"" {  } { { "top.sv" "rvsingle" { Text "D:/Studies/DDCA/RV32I_Single/top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller RV32I_Single:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"RV32I_Single:rvsingle\|controller:c\"" {  } { { "RV32I_Single.sv" "c" { Text "D:/Studies/DDCA/RV32I_Single/RV32I_Single.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder RV32I_Single:rvsingle\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\"" {  } { { "controller.sv" "md" { Text "D:/Studies/DDCA/RV32I_Single/controller.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brchjmp_decoder RV32I_Single:rvsingle\|controller:c\|brchjmp_decoder:bjd " "Elaborating entity \"brchjmp_decoder\" for hierarchy \"RV32I_Single:rvsingle\|controller:c\|brchjmp_decoder:bjd\"" {  } { { "controller.sv" "bjd" { Text "D:/Studies/DDCA/RV32I_Single/controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder RV32I_Single:rvsingle\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"RV32I_Single:rvsingle\|controller:c\|alu_decoder:ad\"" {  } { { "controller.sv" "ad" { Text "D:/Studies/DDCA/RV32I_Single/controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath RV32I_Single:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\"" {  } { { "RV32I_Single.sv" "dp" { Text "D:/Studies/DDCA/RV32I_Single/RV32I_Single.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr RV32I_Single:rvsingle\|datapath:dp\|flopr:pc_reg " "Elaborating entity \"flopr\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|flopr:pc_reg\"" {  } { { "datapath.sv" "pc_reg" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RV32I_Single:rvsingle\|datapath:dp\|mux2:target_mux " "Elaborating entity \"mux2\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|mux2:target_mux\"" {  } { { "datapath.sv" "target_mux" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile RV32I_Single:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend RV32I_Single:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RV32I_Single:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store RV32I_Single:rvsingle\|datapath:dp\|store:str " "Elaborating entity \"store\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|store:str\"" {  } { { "datapath.sv" "str" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load RV32I_Single:rvsingle\|datapath:dp\|load:ld " "Elaborating entity \"load\" for hierarchy \"RV32I_Single:rvsingle\|datapath:dp\|load:ld\"" {  } { { "datapath.sv" "ld" { Text "D:/Studies/DDCA/RV32I_Single/datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Memory Instr_Memory:imem " "Elaborating entity \"Instr_Memory\" for hierarchy \"Instr_Memory:imem\"" {  } { { "top.sv" "imem" { Text "D:/Studies/DDCA/RV32I_Single/top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580667 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "75 0 255 Instr_Memory.sv(12) " "Verilog HDL warning at Instr_Memory.sv(12): number of words (75) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Instr_Memory.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/Instr_Memory.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1728133580673 "|top|Instr_Memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Instr_Memory.sv(8) " "Net \"memory.data_a\" at Instr_Memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Memory.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/Instr_Memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728133580673 "|top|Instr_Memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Instr_Memory.sv(8) " "Net \"memory.waddr_a\" at Instr_Memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Memory.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/Instr_Memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728133580673 "|top|Instr_Memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Instr_Memory.sv(8) " "Net \"memory.we_a\" at Instr_Memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Memory.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/Instr_Memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728133580673 "|top|Instr_Memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:dmem\"" {  } { { "top.sv" "dmem" { Text "D:/Studies/DDCA/RV32I_Single/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133580673 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|brchjmp_decoder:bjd\|flag " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|brchjmp_decoder:bjd\|flag\" feeding internal logic into a wire" {  } { { "brchjmp_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/brchjmp_decoder.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|MemWrite " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|MemWrite\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ResultSrc\[0\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ResultSrc\[0\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ResultSrc\[1\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ResultSrc\[1\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUSrcB " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUSrcB\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUSrcA " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUSrcA\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|PCTargetSrc " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|PCTargetSrc\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|RegWrite " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|RegWrite\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ImmSrc\[0\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ImmSrc\[0\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ImmSrc\[1\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ImmSrc\[1\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ImmSrc\[2\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ImmSrc\[2\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUOp\[0\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUOp\[0\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUOp\[1\] " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|ALUOp\[1\]\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|Branch " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|Branch\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|Jump " "Converted tri-state buffer \"RV32I_Single:rvsingle\|controller:c\|main_decoder:md\|Jump\" feeding internal logic into a wire" {  } { { "main_decoder.sv" "" { Text "D:/Studies/DDCA/RV32I_Single/main_decoder.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728133580937 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728133580937 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Studies/DDCA/RV32I_Single/db/RV32I_Single.ram0_Instr_Memory_24daf050.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Studies/DDCA/RV32I_Single/db/RV32I_Single.ram0_Instr_Memory_24daf050.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1728133581023 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RV32I_Single:rvsingle\|datapath:dp\|regfile:rf\|rf " "RAM logic \"RV32I_Single:rvsingle\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "D:/Studies/DDCA/RV32I_Single/regfile.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728133581041 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Instr_Memory:imem\|memory " "RAM logic \"Instr_Memory:imem\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "Instr_Memory.sv" "memory" { Text "D:/Studies/DDCA/RV32I_Single/Instr_Memory.sv" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1728133581041 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:dmem\|memory " "RAM logic \"Data_Memory:dmem\|memory\" is uninferred due to asynchronous read logic" {  } { { "Data_Memory.sv" "memory" { Text "D:/Studies/DDCA/RV32I_Single/Data_Memory.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728133581041 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1728133581041 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Studies/DDCA/RV32I_Single/db/RV32I_Single.ram0_Instr_Memory_24daf050.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Studies/DDCA/RV32I_Single/db/RV32I_Single.ram0_Instr_Memory_24daf050.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1728133581045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728133607075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Studies/DDCA/RV32I_Single/output_files/RV32I_Single.map.smsg " "Generated suppressed messages file D:/Studies/DDCA/RV32I_Single/output_files/RV32I_Single.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133618346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728133618764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728133618764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17885 " "Implemented 17885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728133619553 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728133619553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17787 " "Implemented 17787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728133619553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728133619553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728133619577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  5 21:06:59 2024 " "Processing ended: Sat Oct  5 21:06:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728133619577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728133619577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728133619577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728133619577 ""}
