#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon May 23 19:43:44 2016
# Process ID: 10326
# Current directory: /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mikkeljaedicke/Zynq_Book/sem_project3/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 988.020 ; gain = 72.473 ; free physical = 58 ; free virtual = 5087
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1126.754 ; gain = 282.543 ; free physical = 32 ; free virtual = 5038
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:72]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2045' bound to instance 'design_1_i' of component 'design_1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:131]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2107]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2632]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (9#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_encoder_rm28md_0_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:56' bound to instance 'encoder_rm28md_0' of component 'design_1_encoder_rm28md_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_rm28md_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:84]
INFO: [Synth 8-3491] module 'encoder_rm28md_v1_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:5' bound to instance 'U0' of component 'encoder_rm28md_v1_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'encoder_rm28md_v1_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:50]
INFO: [Synth 8-3491] module 'encoder_rm28md_v1_0_S00_AXI' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:5' bound to instance 'encoder_rm28md_v1_0_S00_AXI_inst' of component 'encoder_rm28md_v1_0_S00_AXI' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'encoder_rm28md_v1_0_S00_AXI' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:359]
WARNING: [Synth 8-614] signal 'encoder_position' is read in the process but is not in the sensitivity list [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-3491] module 'rmb28md_ssi' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/src/rmb28md_ssi.vhd:34' bound to instance 'rmb28md_ssi_ip' of component 'rmb28md_ssi' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:393]
INFO: [Synth 8-638] synthesizing module 'rmb28md_ssi' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/src/rmb28md_ssi.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rmb28md_ssi' (10#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/src/rmb28md_ssi.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'encoder_rm28md_v1_0_S00_AXI' (11#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'encoder_rm28md_v1_0' (12#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_encoder_rm28md_0_0' (13#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_interfaces_0_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/synth/design_1_interfaces_0_0.v:56' bound to instance 'interfaces_0' of component 'design_1_interfaces_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2710]
INFO: [Synth 8-638] synthesizing module 'design_1_interfaces_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/synth/design_1_interfaces_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'interfaces' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces.vhd:177]
INFO: [Synth 8-638] synthesizing module 'interfaces_axi_lite_interface' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_entity_declarations.vhd:82]
INFO: [Synth 8-3491] module 'interfaces_axi_lite_interface_verilog' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'interfaces_axi_lite_interface_verilog' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'interfaces_axi_lite_interface_verilog' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_axi_lite_interface_verilog.v:38]
WARNING: [Synth 8-567] referenced signal 'slv_wire_array' should be on the sensitivity list [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_axi_lite_interface_verilog.v:326]
WARNING: [Synth 8-567] referenced signal 'dec_r' should be on the sensitivity list [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_axi_lite_interface_verilog.v:326]
WARNING: [Synth 8-3848] Net blk_next_write in module/entity interfaces_axi_lite_interface_verilog does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_axi_lite_interface_verilog.v:102]
INFO: [Synth 8-256] done synthesizing module 'interfaces_axi_lite_interface_verilog' (14#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'interfaces_axi_lite_interface' (15#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_entity_declarations.vhd:82]
INFO: [Synth 8-638] synthesizing module 'interfaces_default_clock_driver' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces.vhd:120]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (16#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (17#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (18#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'interfaces_default_clock_driver' (19#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces.vhd:120]
INFO: [Synth 8-638] synthesizing module 'interfaces_struct' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces.vhd:41]
INFO: [Synth 8-638] synthesizing module 'interfaces_xlcounter_free' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_entity_declarations.vhd:210]
INFO: [Synth 8-3491] module 'interfaces_c_counter_binary_v12_0_i0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/interfaces_c_counter_binary_v12_0_i0/synth/interfaces_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'interfaces_c_counter_binary_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_entity_declarations.vhd:241]
INFO: [Synth 8-638] synthesizing module 'interfaces_c_counter_binary_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/interfaces_c_counter_binary_v12_0_i0/synth/interfaces_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/interfaces_c_counter_binary_v12_0_i0/synth/interfaces_c_counter_binary_v12_0_i0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:333' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:524]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:528]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:532]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:535]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:538]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:541]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:544]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:548]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:551]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:554]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:557]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:560]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:563]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:566]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:569]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:572]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:575]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:578]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:591]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:596]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:601]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:605]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:610]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:615]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:632]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:638]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:658]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:663]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:668]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:674]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:677]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:681]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:686]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:691]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:696]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:701]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:707]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:710]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:713]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:718]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1850]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1856]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1859]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1865]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1868]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1871]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1877]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1880]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1883]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1886]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1895]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1898]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1904]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1907]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1919]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1925]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1928]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1931]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1939]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1944]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1947]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1952]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1961]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1965]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2008]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2386]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2390]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:377]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:378]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:380]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:381]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:383]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (20#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (21#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (22#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (23#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_legacy' (24#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv' (25#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8' (26#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'interfaces_c_counter_binary_v12_0_i0' (27#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/interfaces_c_counter_binary_v12_0_i0/synth/interfaces_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'interfaces_xlcounter_free' (28#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces_entity_declarations.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'interfaces_struct' (29#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'interfaces' (30#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/interfaces_v1_0/hdl/interfaces.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'design_1_interfaces_0_0' (31#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/synth/design_1_interfaces_0_0.v:56]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (32#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (33#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (34#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (35#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (36#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:319]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (37#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (38#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (39#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (40#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (41#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (42#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1DRAFME' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1DRAFME' (43#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:566]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:696]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:879]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (44#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (45#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (46#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (47#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (48#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (49#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (49#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (50#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (51#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (52#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (52#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (52#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (53#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (54#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (55#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (55#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (55#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (55#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (56#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (57#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (58#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (59#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (60#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (61#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:696]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1910]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (62#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (63#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (63#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (63#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (63#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (63#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (63#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (64#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (65#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (66#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (67#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (67#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (68#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (68#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (68#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (68#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (68#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (68#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (69#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (70#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (71#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (72#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1109]
INFO: [Synth 8-3491] module 'design_1_rst_processing_system7_0_100M_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'design_1_rst_processing_system7_0_100M_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2979]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (73#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (73#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (73#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (74#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (75#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (76#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (77#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (78#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_three_phase_pwm_0_0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/synth/design_1_three_phase_pwm_0_0.v:56' bound to instance 'three_phase_pwm_0' of component 'design_1_three_phase_pwm_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2992]
INFO: [Synth 8-638] synthesizing module 'design_1_three_phase_pwm_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/synth/design_1_three_phase_pwm_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:684]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_axi_lite_interface' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:508]
INFO: [Synth 8-3491] module 'three_phase_pwm_axi_lite_interface_verilog' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'three_phase_pwm_axi_lite_interface_verilog' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:539]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_axi_lite_interface_verilog' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:38]
WARNING: [Synth 8-567] referenced signal 'slv_wire_array' should be on the sensitivity list [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:273]
WARNING: [Synth 8-567] referenced signal 'dec_r' should be on the sensitivity list [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:273]
WARNING: [Synth 8-3848] Net blk_next_write in module/entity three_phase_pwm_axi_lite_interface_verilog does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:92]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_axi_lite_interface_verilog' (79#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_axi_lite_interface' (80#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:508]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_default_clock_driver' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:634]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_default_clock_driver' (81#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:634]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_struct' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:24]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xladdsub' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:660]
INFO: [Synth 8-3491] module 'three_phase_pwm_c_addsub_v12_0_i0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'three_phase_pwm_c_addsub_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:745]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_c_addsub_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:116' bound to instance 'U0' of component 'c_addsub_v12_0_8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6457' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_8_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' (81#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' (81#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' (81#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' (81#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv' (82#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8' (83#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_c_addsub_v12_0_i0' (84#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xladdsub' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:660]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xladdsub__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:660]
INFO: [Synth 8-3491] module 'three_phase_pwm_c_addsub_v12_0_i1' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'three_phase_pwm_c_addsub_v12_0_i1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:756]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_c_addsub_v12_0_i1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:116' bound to instance 'U0' of component 'c_addsub_v12_0_8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6457' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_8_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized3' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8__parameterized1' (85#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_c_addsub_v12_0_i1' (86#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xladdsub__parameterized0' (86#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:660]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_0770f498dd' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_0770f498dd' (87#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_ab5752ac1e' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_ab5752ac1e' (88#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_f64dc28183' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_f64dc28183' (89#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:88]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_48599ff0b7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_48599ff0b7' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:107]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlcounter_free' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:872]
INFO: [Synth 8-3491] module 'three_phase_pwm_c_counter_binary_v12_0_i0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'three_phase_pwm_c_counter_binary_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:904]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_c_counter_binary_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:69]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:333' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_legacy__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized5' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_legacy__parameterized1' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv__parameterized1' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8__parameterized1' (90#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_c_counter_binary_v12_0_i0' (91#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlcounter_free' (92#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:872]
INFO: [Synth 8-638] synthesizing module 'xldivider_generator_f23fad49a91fef030be21da83423d236' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:938]
INFO: [Synth 8-3491] module 'three_phase_pwm_div_gen_v5_1_i0' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:59' bound to instance 'three_phase_pwm_div_gen_v5_1_i0_instance' of component 'three_phase_pwm_div_gen_v5_1_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:958]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_div_gen_v5_1_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_9' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:119' bound to instance 'U0' of component 'div_gen_v5_1_9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:138]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-3491] module 'div_gen_v5_1_9_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13147' bound to instance 'i_synth' of component 'div_gen_v5_1_9_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:183]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13546]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (93#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (93#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (93#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3680' bound to instance 'the_addsub' of component 'c_addsub_lut6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5346]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:4151]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (93#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:4218]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (93#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'qreg' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:4273]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (93#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6' (94#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv' (95#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' (96#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6927]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v' (97#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth' (98#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth' (99#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9_viv' (100#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9' (101#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_div_gen_v5_1_i0' (102#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldivider_generator_f23fad49a91fef030be21da83423d236' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:938]
INFO: [Synth 8-638] synthesizing module 'xldivider_generator_e06f885059213901f7ecbc1502756aa9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:990]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_div_gen_v5_1_i1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i1/synth/three_phase_pwm_div_gen_v5_1_i1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized1 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized1' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized0' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized0' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized3 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized3' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized1' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized1' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized5 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized5' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized2' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized2' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized7 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized7' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized3' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized3' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized9 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized9' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized4' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized4' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized11' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized11 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized11' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized5' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized5' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized13' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized13 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized13' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized6' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized6' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized15' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized15 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized15' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized7' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized7' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized17' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized17 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized17' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized8' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized8' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized19' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized19 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized19' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized9' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized9' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized10' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized10' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized21' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized21 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized21' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized10' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized10' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized11' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized11' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized23' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized23 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized23' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized11' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized11' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized12' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized12' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized25' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized25 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized25' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized12' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized12' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized13' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized13' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized27' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized27 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized27' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized13' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized13' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized14' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized14' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized29' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized29 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized29' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized14' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized14' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized15' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized15' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized31' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized31 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized31' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized15' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized15' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized16' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized16' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized33' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized33 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized33' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized16' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized16' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized17' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized17' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized35' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized35 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized35' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized17' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized17' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized18' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized18' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized37' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized37 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized37' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized18' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized18' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized19' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized19' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized39' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized39 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized39' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized19' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized19' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized20' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized20' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized41' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized41 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized41' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized20' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized20' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized21' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized21' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized43' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized43 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized43' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized21' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized21' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized22' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized22' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized45' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized45 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized45' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized22' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized22' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized23' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized23' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized47' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized47 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized47' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized23' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized23' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized24' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized24' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized49' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized49 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized49' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized24' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized24' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized25' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized25' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized51' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized51 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized51' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized25' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized25' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized26' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized26' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized53' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized53 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized53' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized26' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized26' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized27' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized27' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized55' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized55 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized55' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized27' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized27' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized28' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized28' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized57' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized57 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized57' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized28' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized28' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized29' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized29' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized59' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized59 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized59' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized29' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized29' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized30' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized30' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized61' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized61 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized61' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized30' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized30' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized31' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized31' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized63' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized63 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized63' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized31' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized31' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized32' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized32' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized65' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized65 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized65' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized32' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized32' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized33' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized33' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized67' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized67 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized67' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized33' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized33' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v__parameterized0 does not have driver. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6927]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v__parameterized0' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth__parameterized0' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth__parameterized0' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9_viv__parameterized1' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9__parameterized1' (103#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_div_gen_v5_1_i1' (104#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i1/synth/three_phase_pwm_div_gen_v5_1_i1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldivider_generator_e06f885059213901f7ecbc1502756aa9' (105#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:990]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_d3beae7029' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_d3beae7029' (106#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:127]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_3698c4d206' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_3698c4d206' (107#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:171]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlmult' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1112]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_mult_gen_v12_0_i0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (108#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized7' (109#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (110#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (111#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10' (112#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_mult_gen_v12_0_i0' (113#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlmult' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1112]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlmult__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1112]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_mult_gen_v12_0_i1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:74]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized8' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized9' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized10' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized10' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized11' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized11' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized12' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized12' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized13' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized13' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized14' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized14' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized15' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized15' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv__parameterized1' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10__parameterized1' (114#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_mult_gen_v12_0_i1' (115#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlmult__parameterized0' (115#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1112]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlregister' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:242]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (115#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (115#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlregister' (116#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:242]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_6d77fa2c52' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_6d77fa2c52' (117#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:297]
INFO: [Synth 8-638] synthesizing module 'sysgen_mcode_block_42ff848af5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:345]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mcode_block_42ff848af5' (118#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:345]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xladdsub__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:660]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xladdsub__parameterized1' (118#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:660]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_b5262e1d25' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_b5262e1d25' (119#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:423]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a87fcca1e3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:467]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a87fcca1e3' (120#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:467]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_struct' (121#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm' (122#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:684]
INFO: [Synth 8-256] done synthesizing module 'design_1_three_phase_pwm_0_0' (123#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/synth/design_1_three_phase_pwm_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:164]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' (124#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' (125#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' (126#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' (127#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' (128#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:194]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' (129#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_20_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' (130#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' (131#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0' (132#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'design_1' (133#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2107]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (134#1) [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 1406.023 ; gain = 561.812 ; free physical = 54 ; free virtual = 4765
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 1406.023 ; gain = 561.812 ; free physical = 53 ; free virtual = 4768
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/constrs/interfaces.xdc] for cell 'design_1_i/interfaces_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_interfaces_0_0/constrs/interfaces.xdc] for cell 'design_1_i/interfaces_0/inst'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 414 instances were transformed.
  FDR => FDRE: 396 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1557.203 ; gain = 0.000 ; free physical = 29 ; free virtual = 4698
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10392 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:02:53 . Memory (MB): peak = 1557.207 ; gain = 712.996 ; free physical = 58 ; free virtual = 4687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:47 ; elapsed = 00:02:53 . Memory (MB): peak = 1557.207 ; gain = 712.996 ; free physical = 58 ; free virtual = 4688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1/U0. (constraint file  /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst. (constraint file  /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc, line 110).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0/U0. (constraint file  /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for design_1_i/interfaces_0/inst. (constraint file  /home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.runs/synth_1/dont_touch.xdc, line 120).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_rm28md_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/interfaces_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/interfaces_0/inst/interfaces_struct/counter_x0/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/addsub2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide/three_phase_pwm_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide3/three_phase_pwm_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/subtraction/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 1557.207 ; gain = 712.996 ; free physical = 58 ; free virtual = 4688
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ssi_clk_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dec_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5546] ROM "dec_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1557.207 ; gain = 712.996 ; free physical = 49 ; free virtual = 4686
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant10' (sysgen_constant_ab5752ac1e) to 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant11'
INFO: [Synth 8-223] decloning instance 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant10' (sysgen_constant_ab5752ac1e) to 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant12'
INFO: [Synth 8-223] decloning instance 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant2' (sysgen_constant_f64dc28183) to 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant6'
INFO: [Synth 8-223] decloning instance 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant2' (sysgen_constant_f64dc28183) to 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant8'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1557.211 ; gain = 713.000 ; free physical = 50 ; free virtual = 4688
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-5546] ROM "U0/encoder_rm28md_v1_0_S00_AXI_inst/rmb28md_ssi_ip/ssi_clk_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/mikkeljaedicke/Zynq_Book/sem_project3/sem_project3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:656]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1557.211 ; gain = 713.000 ; free physical = 48 ; free virtual = 4689
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1557.211 ; gain = 713.000 ; free physical = 48 ; free virtual = 4689

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (three_phase_pwm_mult_gen_v12_0_i0:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/three_phase_pwm_0/inst/\three_phase_pwm_struct/mult1/comp1.core_instance1 /U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_10_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:33 . Memory (MB): peak = 1557.211 ; gain = 713.000 ; free physical = 51 ; free virtual = 4692
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:26 ; elapsed = 00:03:33 . Memory (MB): peak = 1557.211 ; gain = 713.000 ; free physical = 51 ; free virtual = 4692

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:40 ; elapsed = 00:03:47 . Memory (MB): peak = 1735.203 ; gain = 890.992 ; free physical = 33 ; free virtual = 4442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:03:52 . Memory (MB): peak = 1760.211 ; gain = 916.000 ; free physical = 35 ; free virtual = 4432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module axi_gpio__2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:13 ; elapsed = 00:04:20 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 98 ; free virtual = 4424
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:13 ; elapsed = 00:04:20 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 98 ; free virtual = 4424

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:13 ; elapsed = 00:04:20 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 98 ; free virtual = 4424
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:04:24 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 102 ; free virtual = 4431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:17 ; elapsed = 00:04:24 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 101 ; free virtual = 4430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:24 ; elapsed = 00:04:31 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 97 ; free virtual = 4427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:24 ; elapsed = 00:04:31 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 97 ; free virtual = 4427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:25 ; elapsed = 00:04:33 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 94 ; free virtual = 4424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:26 ; elapsed = 00:04:33 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 92 ; free virtual = 4422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |    52|
|4     |DSP48E1   |     4|
|5     |DSP48E1_1 |     4|
|6     |DSP48E1_2 |     4|
|7     |DSP48E1_3 |     4|
|8     |LUT1      |   547|
|9     |LUT2      |   748|
|10    |LUT3      |  3914|
|11    |LUT4      |   297|
|12    |LUT5      |   531|
|13    |LUT6      |   594|
|14    |MUXCY     |  4042|
|15    |MUXF7     |     7|
|16    |PS7       |     1|
|17    |SRL16     |     1|
|18    |SRL16E    |    22|
|19    |SRLC32E   |    52|
|20    |XADC      |     1|
|21    |XORCY     |  4049|
|22    |FDR       |   264|
|23    |FDRE      | 13413|
|24    |FDSE      |   260|
|25    |IBUF      |    20|
|26    |OBUF      |    18|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:26 ; elapsed = 00:04:33 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 92 ; free virtual = 4422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:42 ; elapsed = 00:03:47 . Memory (MB): peak = 1798.336 ; gain = 604.789 ; free physical = 90 ; free virtual = 4423
Synthesis Optimization Complete : Time (s): cpu = 00:04:26 ; elapsed = 00:04:33 . Memory (MB): peak = 1798.336 ; gain = 954.125 ; free physical = 88 ; free virtual = 4423
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1379 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1113 instances
  FDR => FDRE: 264 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1659 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:34 ; elapsed = 00:04:40 . Memory (MB): peak = 1798.340 ; gain = 810.320 ; free physical = 29 ; free virtual = 4408
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1830.355 ; gain = 0.000 ; free physical = 41 ; free virtual = 4400
INFO: [Common 17-206] Exiting Vivado at Mon May 23 19:48:49 2016...
