[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LP38798SD-ADJ/NOPB production of TEXAS INSTRUMENTS from the text:OUT(FB)2\n3\n4\n5\n6 781\nSET\nFB\nGND(CP)CP\nENIN(CP)VIN VOUT\nGNDGNDCIN\nCCPCOUT\nR1\nR2LP38798\nGNDININ\nOUTOUT\n9101112\nVEN\nDAPON\nOFF+\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nLP38798 800-mA Ultra-Low-Noise, High-PSRR LDO\n11Features\n1•Wide Operating Input Voltage Range:\n3Vto20V\n•Ultra-Low Output Noise: 5µVRMS\n(10Hzto100kHz)\n•High PSRR: 90dBat10kHz, 60dBat100kHz\n•±1%Output Voltage Initial Accuracy (TJ=25°C)\n•Very Low Dropout: 200mV(Typical) at800mA\n•Stable with Ceramic orTantalum Output\nCapacitors\n•Excellent Line andLoad Transient Response\n•Current Limit andOvertemperature Protection\n•Create aCustom Design Using theLP38798 With\ntheWEBENCH®Power Designer\n2Applications\n•RFPower Supplies: PLLs, VCOs, Mixers, LNAs\n•Telecom Infrastructure\n•Wireless Infrastructure\n•Very Low-Noise Instrumentation\n•Precision Power Supplies\n•High-Speed, High-Precision Data Converters3Description\nThe LP38798-ADJ isahigh-performance, low-noise\nLDO that can supply upto800 mAoutput current.\nDesigned tomeet the requirements ofsensitive\nRF/Analog circuitry, theLP38798-ADJ implements a\nnovel linear topology onanadvanced CMOS process\ntodeliver ultra-low output noise and high PSRR at\nswitching power supply frequencies. The\nLP38798SD-ADJ isstable with both ceramic and\ntantalum output capacitors and requires aminimum\noutput capacitance ofonly 1µFforstability.\nThe LP38798-ADJ can operate over awide input\nvoltage range (3Vto20V)making itwell suited for\nmany post-regulation applications.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLP38798 WSON (12) 4.00 mm×4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nspace\nspace\nspace\nspace\nspace\nspace\nSimplified Schematic\n2LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 14\n7.4 Device Functional Modes ........................................ 15\n7.5 Programming ........................................................... 168Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Application: VOUT=5V............................. 17\n9Power Supply Recommendations ...................... 20\n10Layout ................................................................... 20\n10.1 Layout Guidelines ................................................. 20\n10.2 Layout Example .................................................... 20\n10.3 Thermal Considerations ........................................ 20\n10.4 Estimating theJunction Temperature ................... 20\n11Device andDocumentation Support ................. 21\n11.1 Device Support ...................................................... 21\n11.2 Documentation Support ........................................ 21\n11.3 Receiving Notification ofDocumentation Updates 21\n11.4 Community Resources .......................................... 21\n11.5 Trademarks ........................................................... 21\n11.6 Electrostatic Discharge Caution ............................ 21\n11.7 Glossary ................................................................ 22\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 22\n4Revision History\nChanges from Revision E(August 2016) toRevision F Page\n•Created Rev Ftoonly addWEBENCH links todata sheet ..................................................................................................... 1\nChanges from Revision D(June 2016) toRevision E Page\n•Changed titleofdata sheet andupdated listofApplications ................................................................................................ 1\n•Changed firstwording offirstsentence ofDescription .......................................................................................................... 1\nChanges from Revision C(June2016) toRevision D Page\n•Added 1.2VrowtoTable 1................................................................................................................................................. 16\n•Changed "Value forR2=12.9 kΩand100kΩ"to"R2=12.9 kΩminimum to100kΩmaximum "..................................... 19\n•Changed "value of13.3 kΩ"to"value of15kΩforR2"....................................................................................................... 19\n•Changed "forR1is"to"needed forR1toprovide anoutput voltage of5Vis"................................................................... 19\nChanges from Revision B(December 2014) toRevision C Page\n•Changed "linear regulator "to"LDO "onpage 1;addtopnavicon forreference design ....................................................... 1\n•Changed Handling Ratings table toESD Ratings table; move storage temperature toAbsMax table ............................... 4\n•Added links forCommunity Resources ............................................................................................................................... 21\nChanges from Revision A(May 2013) toRevision B Page\n•Added Device Information andHandling Rating tables, Feature Description ,Device Functional Modes ,Application\nandImplementation ,Power Supply Recommendations ,Layout ,Device andDocumentation Support ,and\nMechanical, Packaging, andOrderable Information sections; updated Thermal Information ;moved some curves to\nApplication Curves section ..................................................................................................................................................... 1\nIN\nENCP\nGND(CP)OUT\nSET\nFB\nGNDOUT\nOUT(FB)IN\nIN(CP) Exposed Pad \non Bottom\n(DAP)1\n2\n3\n4\n5\n6 789101112\nLP38798SD\n3LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nDNT Package\n12-Pin WSON\nTopView\nConnect WSON DAP toGND atPins 6and7.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNUMBER NAME\n1,2 IN I Device unregulated input voltage pins. Connect pins together atthepackage.\n3 IN(CP) I Charge pump input voltage pin.Connect directly topins 1and2atthepackage.\n4 CP OCharge pump output. See Charge Pump section inApplication andImplementation formore\ninformation.\n5 EN IEnable pin.This pinhasaninternal pullup toturntheLDO output onbydefault. Alogic low\nlevel turns theLDO output Off,andreduce theoperating current ofthedevice. See Enable\nInput Operation section inApplication andImplementation formore information.\n6 GND(CP) — Device charge pump ground pin.\n7 GND — Device analog ground pin.\n8 FB i Feedback pinforprogramming theoutput voltage.\n9 SET I/OReference voltage output, andnoise filter input. Afeedback resistor divider network from this\npintoFBandGND willsettheoutput voltage ofthedevice.\n10 OUT(FB) I OUT buffer feedback input pin.Connect directly topins 11and12atthepackage.\n11,12 OUT O Device regulated output voltage pins. Connect pins together atthepackage.\nExposed Pad DAP —Theexposed dieattach padonthebottom ofthepackage must beconnected toacopper\nthermal padonthePCB atground potential. Connect toground potential orleave floating. Do\nnotconnect toanypotential other than thesame ground potential seen atdevice pins 6\n(GND(CP)) and7(GND). See Thermal Considerations section inLayout formore information.\n4LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Thevalue ofRθJAfortheWSON package isdependent onPCB copper area, copper thickness, thenumber ofcopper layers inthePCB,\nandthenumber ofthermal vias under theexposed thermal pad(DAP). Exceeding themaximum allowable power dissipation willcause\nexcessive dietemperature, andtheregulator may gointothermal shutdown. See Thermal Considerations .6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN,VIN(CP) –0.3 22 V\nVOUT,VOUT(FB) –0.3 VIN+0.3 V\nVSET –0.3 VIN+0.3 V\nVFB –0.3 VIN+0.3 V\nVEN –0.3 6 V\nPower dissipation(2)Internally Limited\nIOUT(Survival) Internally Limited\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±250\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nInput voltage, VIN 3 20 V\nOutput voltage, VOUT 1.2 (VIN–VDO) V\nEnable voltage, VEN 0 5 V\nJunction temperature, TJ –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seeSemiconductor andICPackage Thermal Metrics .6.4 Thermal Information\nTHERMAL METRIC(1)LP38798\nUNIT DNT (WSON)\n12PINS\nRθJA Junction-to-ambient thermal resistance 35.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 29.4 °C/W\nRθJB Junction-to-board thermal resistance 12.6 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 12.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.6 °C/W\n5LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated(1) Minimum andmaximum limits areensured through test, design, orstatistical correlation over theoperating junction temperature (TJ)\nrange of–40°Cto125°C,unless otherwise stated.\n(2) Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference purposes only.\n(3) Line Regulation: %change inVOUT(NOM) forevery 1Vchange inVIN=((ΔVOUT/VOUT(NOM) )/ΔVIN)×100%\n(4) Load Regulation: %change inVOUT(NOM) forevery 1Achange inIOUT=((ΔVOUT/VOUT(NOM) )/ΔIOUT)×100%\n(5) Dropout voltage (VDO)isdefined asthedifferential voltage measured between VOUTandVINwhen VIN,falling from VIN=VOUT+1V,\ncauses VOUTtodrop 2%below thevalue measured with VIN=VOUT+1V.Dropout voltage specification does notapply when the\nprogrammed output voltage isbelow theMinimum Operating Input Voltage.\n(6) Ground pincurrent isthesum ofthecurrent inboth GND pins (pin4andpin5)only, anddoes notinclude current from theSET pin.6.5 Electrical Characteristics\nUnless otherwise stated thefollowing conditions apply: VIN=5.5V,VSET=5V,CCP=10nFX7R, CIN=10μF,50-mΩ\ntantalum, COUT=10μFX7R MLCC, IOUT=10mA, andTJ=–40°Cto+125 °C.\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nVFB Feedback voltageVIN=5.5V\nTJ=25°C1.188 1.2 1.212\nV\n5.5V≤VIN≤20V 1.176 1.2 1.224\nVOS VOUT–VSET 0 3.5 16 mV\nIFB Feedback pincurrent VFB=1.2V 0 1 µA\nISETSET pininternal current\nsinkVIN=3V,VSET=2.5V 46\nμA VIN=5.5V,VSET=5V 25.2 52 67.8\nVIN=12.5 V,VSET=12V 71\nΔVOUT/\nΔVINLine regulation(3) 5.5V≤VIN≤20V\nIOUT=10mA0.005 %/V\nΔVOUT/\nΔIOUTLoad regulation(4) VIN=5.5V\n10mA≤IOUT≤800mA–0.2 %/A\nVDO Dropout voltage(5)IOUT=800mA 200 420 mV\nUVLO Undervoltage lock-out VINRising until output isOn 2.47 2.65 2.83 V\nΔUVLO UVLO hysteresisVINFalling from >UVLO threshold until\noutput isOff180 mV\nIGND Ground pincurrent(6)IOUT=800mA 1.4 2.25\nmA\nVIN=20V,IOUT=800mA 1.6 2.51\nIQGround pincurrent,\nquiescent(6)IOUT=0mA 1.4 2.1\nmA\nVIN=20V,IOUT=0mA 1.5 2.2\nISDGround pincurrent,\nshutdown(6)VEN=0V 9 20\nµA\nVIN=20V,VEN=0V 12 40\nISC Short-circuit current RLOAD =0Ω 850 1200 1600 mA\nΔVCP VCP–VIN2.8\nV\nVIN=20V 2.3\ntSTART Start-up timeFrom VEN>VEN(ON) toVOUT≥98% of\nVOUT(NOM)155 300 µs\nPSRRPower Supply Rejection\nRatioVOUT=1.2V,f=10kHz 110\ndBVOUT=5V,f=10kHz 90\nVOUT=1.2V,f=100kHz 90\nVOUT=5V,f=100kHz 60\nVOUT=1.2V,f=1MHz 70\nVOUT=5V,f=1MHz 60\n6LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nUnless otherwise stated thefollowing conditions apply: VIN=5.5V,VSET=5V,CCP=10nFX7R, CIN=10μF,50-mΩ\ntantalum, COUT=10μFX7R MLCC, IOUT=10mA, andTJ=–40°Cto+125 °C.\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\neN Output noise voltage (RMS)VIN=3V,VOUT=1.2V\nCOUT=1µFX7R\nBW=10Hzto100kHz4.96\nµV(RMS)VIN=3V,VOUT=1.2V\nBW=10Hzto100kHz5.21\nVIN=3V,VOUT=1.2V\nBW=10Hzto10MHz11.53\nVIN=6V,VOUT=5V\nCOUT=1µFX7R\nBW=10Hzto100kHz5.38\nVIN=6V,VOUT=5V\nBW=10Hzto100kHz5.43\nVIN=6V,VOUT=5V\nBW=10Hzto10MHz11.58\nENABLE INPUT\nVEN(ON)Enable ONthreshold\nvoltageVENrising from 500mVuntil Output isON 1.14 1.24 1.34 V\nΔVENEnable threshold voltage\nhysteresisVENfalling from VEN(ON) 110 mV\nIEN(IL) ENpinpullup current VEN=500mV 2 3\nµA\nIEN(IH) ENpinpullup current VEN=2V 2 3\nVEN(CLAM\nP)Enable pinclamp voltage ENpin=Open 5 V\nTHERMAL SHUTDOWN\nTSD Thermal shutdown Junction temperature (TJ)rising 170\n°C\nΔTSDThermal shutdown\nhysteresisJunction temperature (TJ)falling from TSD 12\n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) Vin = 5.5V \nVin = 6.0V \nC001 VOUT = 5.0 V \nCOUT = 10 µF MLCC \nIOUT = 10 mA \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) Vin = 5.5V \nVin = 6.0V \nC002 VOUT = 5.0 V \nCOUT = 10 µF MLCC \nIOUT = 100 mA \n0.001 0.01 0.1 1 \n10 100  1k  10k  100k 1M 10M OUTPUT NOISE (µV ¥Hz) \nFREQUENCY (Hz) Cout = 1 µF \nCout = 10 µF \nC009 VIN = 3.0 V \nVOUT = 1.2 V \nIOUT = 500 mA \n0.001 0.01 0.1 1 \n10 100  1k  10k  100k 1M 10M OUTPUT NOISE (µV ¥Hz) \nFREQUENCY (Hz) Cout = 1 µF \nCout = 10 µF \nC010 VIN = 6.0 V \nVOUT = 5.0 V \nIOUT = 500 mA \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) 10 mA \n100 mA \n200 mA \n400 mA \n800 mA \nC007 VIN = 5.5 V \nVOUT = 5.0 V \nCOUT = 10 µF MLCC \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) 10 mA \n100 mA \n200 mA \n400 mA \n800 mA \nC008 VIN = 6.0 V \nVOUT = 5.0 V \nCOUT = 10 µF MLCC \n7LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated6.6 Typical Characteristics\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 1.PSRR Figure 2.PSRR\nFigure 3.Noise Density Figure 4.Noise Density\nFigure 5.PSRR Figure 6.PSRR\n2.0 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 3.0 \n-50 -25 0 25 50 75 100 125 UVLO THRESHOLDS (V) \nTEMPERATURE, TJ (\x83C) C023 Rising VIN (ON) \nFalling VIN (OFF) \n1.00 1.05 1.10 1.15 1.20 1.25 1.30 1.35 1.40 \n-50 -25 0 25 50 75 100 125 ENABLE THRESHOLDS (V) \nTEMPERATURE, TJ (\x83C) C024 Rising VEN (ON) \nFalling VEN (OFF) \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) Vin = 5.5V \nVin = 6.0V \nC005 VOUT = 5.0 V \nCOUT = 10 µF MLCC \nIOUT = 800 mA \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) Cout = 10 µF \nCout = 50 µF \nC006 VIN = 5.5 V \nVOUT = 5.0 V \nIOUT = 800 mA \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) Vin = 5.5V \nVin = 6.0V \nC003 VOUT = 5.0 V \nCOUT = 10 µF MLCC \nIOUT = 200 mA \n0 10 20 30 40 50 60 70 80 90 100 110 120 \n10 100  1k  10k  100k 1M 10M PSRR (dB) \nFREQUENCY (Hz) Vin = 5.5V \nVin = 6.0V \nC004 VOUT = 5.0 V \nCOUT = 10 µF MLCC \nIOUT = 400 mA \n8LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 7.PSRR Figure 8.PSRR\nFigure 9.PSRR Figure 10.PSRR\nFigure 11.UVLO Thresholds vsTJ Figure 12.Enable Thresholds vsTJ\n0.0 1.0 2.0 3.0 4.0 5.0 6.0 \n0.0 1.0 2.0 3.0 4.0 5.0 6.0 VOUT (V) \nVIN (V) Vout = 5.0V \nVout = 3.3V \nVout = 1.2V \nC038 UVLO \n-0.5 -0.4 -0.3 -0.2 -0.1 0.0 0.1 0.2 0.3 0.4 0.5 \n-50 -25 0 25 50 75 100 125 VFB  VARIATION (%) \nTEMPERATURE, TJ (\x83C ) C029 VIN = 5.5 V \nNormalized to TJ = 25\x83C \n-0.5 0.0 0.5 1.0 1.5 2.0 2.5 VOLTS (V) \nTIME (50µs/DIV) Ven \nVout 125\x83C \nVout 25\x83C \nVout -40\x83C \nC027 VIN = 5.5 V \nVOUT = 1.5 V \n-0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 VOLTS (V) \nTIME (50µs/DIV) Ven \nVout -40\x83C \nVout 25\x83C \nVout 125\x83C \nC028 VIN = 5.5 V \nVOUT = 5.0 V \n1.00 1.05 1.10 1.15 1.20 1.25 1.30 1.35 1.40 \n0 2 4 6 8 10 12 14 16 18 20 ENABLE THRESHOLDS (V) \nINPUT VOLTAGE, VIN (V) C025 Rising VEN (ON) \nFalling VEN (OFF) \n-0.5 0.0 0.5 1.0 1.5 2.0 2.5 VOLTS (V) \nTIME (50µs/DIV) Ven \nVout 125\x83C \nVout 25\x83C \nVout -40\x83C \nC026 VIN = 5.5 V \nVOUT = 1.2 V \n9LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 13.Enable Thresholds vsVIN Figure 14.Start-Up Time\nFigure 15.Start-Up Time Figure 16.Start-Up Time\nFigure 17.VOUTvsRising VIN Figure 18.VFBVariation vsTJ\n0 50 100 150 200 250 300 350 \n0.01 0.1 1 DROPOUT VOLTAGE, VDO (mV) \nOUTPUT CURRENT (A) 125\x83C \n25\x83C \n-40\x83C \nC034 VOUT = 5.0V \n-2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 \n-50 -25 0 25 50 75 100 125 VOUT VARIATION (%) \nTEMPERATURE, TJ (\x83C) C035 VIN = 5.5 V \nVOUT = 5.0 V \nIOUT = 800 mA \nNormalized to 25 \x83C \n0.0 0.5 1.0 1.5 2.0 2.5 3.0 \n0 2 4 6 8 10 12 14 16 18 20 IEN(IL) PULL-UP CURRENT (µA) \nINPUT VOLTAGE, VIN (V) 125\x83C \n25\x83C \n-40\x83C \nC032 \n0 50 100 150 200 250 300 350 \n0.01 0.1 1 DROPOUT VOLTAGE, VDO (mV) \nOUTPUT CURRENT (A) 125\x83C \n25\x83C \n-40\x83C \nC033 VOUT = 3.0V \n0 2 4 6 8 10 12 14 16 18 20 \n0 2 4 6 8 10 12 14 16 18 20 INPUT CURRENT, IIN (µA) \nINPUT VOLTAGE, VIN (V) 125\x83C \n25\x83C \n-40\x83C \nC030 VEN = 0.0V \n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 \n0 2 4 6 8 10 12 14 16 18 20 VEN(CLAMP) (V) \nINPUT VOLTAGE, VIN (V) 125\x83C \n25\x83C \n-40\x83C \nC031 \n10LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 19.INPinCurrent vsVIN Figure 20.VEN(CLAMP) vsVIN\nFigure 21.Enable PinPull-Up Current vsVIN Figure 22.Dropout Voltage vsOutput Current\nFigure 23.Dropout Voltage vsOutput Current Figure 24.VOUTVariation vsTJ\nTIME (500µs/DIV) \nC021 VIN = 7.0V \nVIN = 6.0V \nûVOUT VOUT = 5.0 V \nCOUT = 10 µF \nIOUT = 400 mA VIN \n1 V \n/DIV \nûVOUT \n20 mV \n/DIV \nTIME (500µs/DIV) \nC020 VIN = 7.0 V \nVIN = 6.0 V \nûVOUT VOUT = 5.0 V \nCOUT = 10 µF \nIOUT = 10 mA VIN \n1 V \n/DIV \nûVOUT \n20 mV \n/DIV \n0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 \n-50 -25 0 25 50 75 100 125 CURRENT LIMIT, ISC (A) \nTEMPERATURE ( \x83C) C039 \nTIME (500µs/DIV) \nC022 VIN = 7.0 V \nVIN = 6.0 V \nûVOUT VOUT = 5.0 V \nCOUT = 10 µF \nIOUT = 800 mA VIN \n1 V \n/DIV \nûVOUT \n20 mV \n/DIV \n0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 \n-50 -25 0 25 50 75 100 125 LOAD REGULATION (%/A) \nTEMPERATURE, TJ (\x83C) C036 VIN = 5.5 V \nVOUT =  5.0 V \nûIOUT = 10 mA to 800 mA \n-0.05 -0.04 -0.03 -0.02 -0.01 0.00 0.01 0.02 0.03 0.04 0.05 \n-50 -25 0 25 50 75 100 125 LINE REGULATION (%/V) \nTEMPERATURE, TJ (\x83C) C037 ûVIN = 5.5 V to 15 V \nVOUT = 5.0 V \nIOUT = 10 mA \n11LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 25.Load Regulation vsTJ Figure 26.Line Regulation vsTJ\nFigure 27.Current Limit, ISCvsTJ Figure 28.Line Transient\nFigure 29.Line Transient Figure 30.Line Transient\nTIME (500µs/DIV) \nC015 ûVOUT IOUT = 10 mA IOUT = 800 mA IOUT \n200 mA \n/DIV \nûVOUT \n20 mV \n/DIV VIN = 5.5 V \nVOUT = 5.0 V \nCOUT = 10 µF \nTIME (500µs/DIV) \nC014 IOUT = 10 mA IOUT = 400 mA \nûVOUT VIN = 5.5 V \nVOUT = 5.0 V \nCOUT = 10 µF IOUT \n200 mA \n/DIV \nûVOUT \n20 mV \n/DIV \nTIME (500µs/DIV) \nC017 VIN = 4.3 V \nVIN = 3.3 V \nûVOUT VIN \n1 V \n/DIV \nûVOUT \n20 mV \n/DIV VOUT = 1.2 V \nCOUT = 10 µF \nIOUT = 10 mA \nTIME (500µs/DIV) \nC016 ûVOUT IOUT = 400 mA IOUT = 800 mA \nVIN = 5.5 V \nVOUT = 5.0 V \nCOUT = 10 µF IOUT \n200 mA \n/DIV \nûVOUT \n20 mV \n/DIV \nTIME (500µs/DIV) \nC019 VIN = 4.3 V \nVIN = 3.3 V \nûVOUT VOUT = 1.2 V \nCOUT = 10 µF \nIOUT = 800 mA VIN \n1 V \n/DIV \nûVOUT \n20 mV \n/DIV \nTIME (500µs/DIV) \nC018 VOUT = 1.2 V \nCOUT = 10 µF \nIOUT = 400 mA VIN = 4.3 V \nVIN = 3.3 V \nûVOUT \nûVOUT \n20 mV \n/DIV VIN \n1 V \n/DIV \n12LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 31.Line Transient Figure 32.Line Transient\nFigure 33.Line Transient Figure 34.Load Transient\nFigure 35.Load Transient Figure 36.Load Transient\nTIME (500µs/DIV) \nC011 IOUT  = 400 mA \nIOUT = 10 mA \nûVOUT IOUT \n200 mA \n/DIV \nûVOUT \n20 mV \n/DIV VIN = 3.3 V \nVOUT = 1.2 V \nCOUT = 10 µF \nTIME (500µs/DIV) \nC013 IOUT \n200 mA \n/DIV \nûVOUT \n20 mV \n/DIV \nûVOUT IOUT = 400 mA IOUT = 800 mA \nVIN = 3.3 V \nVOUT = 1.2 V \nCOUT = 10 µF \nTIME (500µs/DIV) \nC012 IOUT = 10 mA \nûVOUT IOUT = 800 mA IOUT \n200 mA \n/DIV \nûVOUT \n20 mV \n/DIV VIN = 3.3 V \nVOUT = 1.2 V \nCOUT = 10 µF \n13LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5.5V,VOUT=5V,IOUT=10mA, COUT=10µFMLCC 16VX7R, andTJ=25°C.\nFigure 37.Load Transient Figure 38.Load Transient\nFigure 39.Load Transient\nEN\nGND(CP)CPIN(CP) OUT(FB)\nSET\nFB\nGND+\n-UVLO\nCharge Pump\n 3.5 MHz\n+\n-Current\nLimit\nThermal\nShutdown\nVREF\n1.200VIEN\n2 PA\n5VOUTOUT\nININ\nActive Ripple \nRejection\n200 mVPMOS\nISET\n52 PA99.5%98%\ntau= 2s\n1.24V\n14LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LP38798 isapositive voltage (20V),ultra-low-noise (5µVRMS),low-dropout (LDO) regulator capable of\nsupplying awell-regulated, low-noise voltage toan800-mA load. The LP38798 uses anadvanced design with a\nCMOS process todeliver ultra lowoutput noise andhigh PSRR atswitching power supply (SMPS) frequencies.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Noise Filter\nAnynoise atLP38798 SET pinisreduced byaninternal passive, firstorder low-pass RCfilter before itispassed\ntotheoutput buffer stage. Thelow-pass filter hasa–3-dB cut-off frequency ofapproximately 0.08 Hz.\nTokeep thelow-pass filter from interfering with theoutput voltage rise time atstart-up, avoltage comparator\nkeeps thefilter inafast-charge mode while theoutput voltage (VOUT)isless than 99.5% oftheSET pinvoltage\n(VSET).When therising VOUTiswithin 0.5% ofVSETthefast-charge mode ends, andVOUTwillrisethefinal 0.5%\nbased ontheRCtime constant (τ=2s)ofthefilter.\nShould VOUTbemore than 2%above theVSETvoltage, avoltage comparator willputthefilter intothefast-charge\nmode toallow thefilter todischarge andVOUTtofallavalue closer toVSET.When thefalling VOUTiswithin 2%of\nVSETthefast-charge mode ends, and VOUTwillfallthefinal 2%based ontheRCtime constant (τ=2s)ofthe\nfilter.\nIftheinput voltage hasanextended risetime, theoutput voltage may exhibit astair-case waveform asthefast-\ncharge mode isactivated and de-activated asVSETrises with VIN,and VOUTfollows. Once theVINhas risen\nabove theprogrammed VSETvoltage, andVOUTiswithin 0.5% ofVSET,thestair-case behavior willend.\n15LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.2 Enable Input Operation\nThe Enable pin(EN) ispulled high internally bya2μA(typical) current source from theINpin,and internally\nclamped at5V(typical) byazener. Pulling theENpinlow, bysinking theIENcurrent toground, willturn the\noutput off.\nIftheENfunction isnotneeded theENpinshould beleftopen (floating). Donotconnect theENpindirectly to\nVINifthere isanypossibility thatVINmight exceed 5.5V(that is,ENpinAbsMax). Ifexternal pullup isrequired,\ntheexternal current intotheENpinshould belimited tonomore than 10μA.\nRPULL-UP >(VPULL-UP –5V)/10μA) (1)\n7.3.3 Undervoltage Lockout (UVLO)\nThe LP38798 incorporates UVLO. The UVLO circuit monitors theinput voltage andkeeps theLP38798 disabled\nwhile arising VINisless than 2.65 V(typical). The rising UVLO threshold isapproximately 350 mVbelow the\nrecommended minimum operating VINof3V.\n7.3.4 Output Current Limiting\nThe LP38798 incorporates active output current limiting. The threshold fortheoutput current limiting issetwell\nabove theensured output operating current such thatitdoes notinterfere with normal operation.\nNote that output current limiting isprovided asasafety feature and isoutside therecommended operating\nconditions. Operation atthecurrent limit isnotrecommended asthedevice junction temperature (TJ)willrise\nrapidly andoperation willlikely cross intothermal shutdown behavior .\n7.3.5 Thermal Shutdown\nThe LP38798 includes thermal protection thatwillshut-off theoutput current when activated byexcessive device\ndissipation. Thermal shutdown (TSD)willoccur when thejunction temperature hasrisen to170°C.The junction\ntemperature must falltypically 12°Cfrom theshutdown temperature fortheoutput current toberestored.\nJunction temperature iscalculated from theformula inEquation 2:\nTJ=(TA+(PD×RθJA)) (2)\nWhere thepower being dissipated, PD,isdefined as:\nPD=((VIN–VOUT)×IOUT) (3)\nNOTE\nThermal shutdown isprovided asasafety feature and isoutside thespecified Operating\nRatings temperature range. Operation with ajunction temperature (TJ)above 125°Cisnot\nrecommended asthedevice behavior isnotspecified.\n7.4 Device Functional Modes\nTheLP38798 hastwofunctional modes:\n1.Enabled: When theENpinvoltage isabove theVEN(ON) threshold, andVINisabove theUVLO threshold, the\ndevice isenabled.\n2.Disabled: When theENpinvoltage isbelow the(VEN(ON) +ΔVEN)threshold, orVINisbelow theUVLO\nthreshold, thedevice isdisabled.\n16LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated7.5 Programming\n7.5.1 Programming theOutput Voltage\nCurrent sourced from theSET pin,through R1andR2,must bekept toless than 100µA.The minimum allowed\nvalue forR2is12.9 kΩ.\nISET=VFB/R2 (4)\nR2MIN=VFB(MAX) /100μA (5)\nR2MIN=12.9 kΩ; (6)\nThevalues forR1andR2may beadjusted asneeded toachieve thedesired output voltage aslong asthevalue\nforR2isnoless than 12.9 kΩ.Themaximum recommended value forR2is100kΩ.\nEquation 7isused todetermine theoutput voltage:\nVOUT=(VFB×(1+(R1/R2)))+VOS (7)\nAlternately, Equation 8canbeused todetermine theappropriate R1value foragiven R2value:\nR1=R2×(((V OUT)/VFB)–1) (8)\nTable 1suggests some ±1%values forR1andR2forarange ofoutput voltages using thetypical VFBvalue of\n1.200V. This isnotadefinitive list, asother combinations exist that willprovide similar, possibly better,\nperformance.\nTable 1.Typical R1andR2Values forAssorted Output Voltages\nTARGET VOUT R1 R2 TYPICAL VOUT\n1.2V 0Ω 15kΩ 1.2V\n1.5V 4.22 kΩ 16.9 kΩ 1.5V\n1.8V 10.5 kΩ 21kΩ 1.8V\n2V 10kΩ 15kΩ 2V\n2.5V 16.2 kΩ 15.0 kΩ 2.496 V\n3V 21kΩ 14kΩ 3V\n3.3V 23.2 kΩ 13.3 kΩ 3.293 V\n5V 47.5 kΩ 15kΩ 5V\nOUT(FB)2\n3\n4\n5\n6 781\nSET\nFB\nGND(CP)CP\nENIN(CP)VIN VOUT\nGND GNDCCP\n10 nFCOUT\n10 PF\nR1\n47.5k\nR2\n15.0kLP38798\nGNDININ\nOUTOUT\n9101112\nVEN\nDAP5.00V 5.50V\nCIN\n1 PF\nMLCC+\n(1.20V)(5.00V)\n17LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LP38798 isahigh-performance linear regulator capable ofsupplying awell-regulated, low-noise voltage into\nan800-mA load. TheLP38798 canoperate over awide input voltage range (3Vto20V)making itwellsuited for\nmany post-regulation applications.\n8.2 Typical Application: VOUT=5V\nFigure 40.Typical Application, VOUT=5V\n8.2.1 Design Requirements\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage 5.5V,±10%\nOutput voltage 5.V,±3.5%\nOutput current 500mA\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLP39798 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n18LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Input Capacitor Recommendations\nThe LP38798 isdesigned and characterized foroperation with aceramic capacitor of1µF,orgreater, atthe\ninput. Note especially thattheinput capacitances must belocated asnear aspractical totheINpins\nThe minimum recommended input capacitance is1µF,ceramic ortantalum. However, iftheLP38798 is\noperating inconditions where input ripple, fastchanges intheinput voltage, orlarge changes intheload current\ndemand areexpected, aminimum input capacitance of10µFisstrongly recommended\nCeramic capacitor tolerance and variations due temperature and applied voltage must beconsidered when\nselecting acapacitor toassure theminimum input capacitance requirement ismet over theintended operating\nrange.\nThe input capacitor must belocated asclose asphysically possible totheinput pinand returned toaclean\nanalog ground. Any good quality tantalum capacitor may beused, while aceramic capacitor should beX5R or\nX7R rated with appropriate adjustments duetotheloss ofcapacitance value from theapplied DCvoltage.\nAttention must begiven totheinput capacitance value tominimize transient input voltage droop during load\ncurrent steps attheOUT pin.Larger input capacitor values arenecessary forgood transient load response, and\nhave nodetrimental influence onthestability ofthedevice. Note, however, thatusing large value ceramic input\ncapacitances canalso cause unwanted ringing attheoutput iftheinput capacitor, incombination with thetrace\ninductance, creates ahigh-Q peaking effect during transients. Short, well-designed interconnect leads totheup-\nstream supply minimize thiseffect without adding damping. Damping ofunwanted ringing canbeaccomplished\nbyusing atantalum capacitor, with afewhundred milli-ohms ofESR, inparallel with theceramic input capacitor.\n8.2.2.3 Output Capacitor Recommendations\nThe LP38798 requires anoutput capacitance ofatleast 1µF,ceramic ortantalum; however, aminimum output\ncapacitance of10µFisstrongly recommended iffastload transient conditions areexpected. While theLP38798\nisdesigned towork with Ceramic output capacitors, theoutput capacitor can beCeramic, Tantalum, ora\ncombination. The total output capacitance must besized appropriately tohandle any fast load current steps.\nCapacitance type, tolerance, ESR, aswell astemperature andvoltage characteristics, must beconsidered when\nselecting anoutput capacitor fortheapplication.\nNote especially thattheoutput capacitances must belocated asnear aspractical totheOUT pins.\nEven though theLP38798 isstable with anoutput capacitance of1µFto10µF,asingle output capacitor will\ngenerally notbeable toprovide thebest PSRR performance across awide frequency range. Multiple parallel\ncapacitors, each with adifferent self-resonance frequency willprovide better performance over awider frequency\nrange.\nThe LP38798 ischaracterized with aceramic capacitor of10µF,orgreater, attheoutput. Noise performance is\ncharacterized using asingle output capacitor of10µF±10%, 16V, X7R, 1206.\n8.2.2.4 Charge Pump\nThe charge pump isrunning when both theinput voltage isabove theUVLO threshold (2.65 Vtypical) and the\nENpinvoltage isabove theVEN(ON) threshold (1.24 Vtypical). The typical charge pump operating frequency is\n3.5MHz.\nAlowleakage 10nFX7R storage capacitor isrequired between theCPpinand ground tostore theenergy\nrequired forgate drive oftheinternal NMOS pass device. Larger values ofcapacitance may slow start-up times,\nwhile smaller capacitance values may result indegraded dynamic performance.\nDonotmake any other connection totheCPpin. Loading this pininany manner degrades regulator\nperformance. Noexternal biasing may beapplied to,orderived from, thispin, aspermanent damage tothe\ninternal charge pump circuitry may occur.\n-0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 VOLTS (V) \nTIME (50µs/DIV) Ven \nVout -40\x83C \nVout 25\x83C \nVout 125\x83C \nC028 VIN = 5.5 V \nVOUT = 5.0 V \n19LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated8.2.2.5 Setting theOutput Voltage\nTheoutput voltage isbuffered from theSET pin.Theoutput voltage isdefined as:\nVOUT=VSET=(VFB×(1+(R1/R2))\nwhere\n•VFB=1.2V(typical)\n•R2=12.9 kΩminimum to100kΩmaximum (9)\nSelecting astandard 1%resistor value of15kΩforR2,theresistor value needed forR1toprovide anoutput\nvoltage of5Viscalculated from:\nR1=R2×((VOUT/VFB)–1) (10)\nR1=15kΩ×((5V/1.2V)–1) (11)\nR1=47.5 kΩ (12)\n8.2.2.6 Device Dissipation\nDevice power dissipation isdefined as:\nPD=((VIN–VOUT)×IOUT) (13)\nPD=((5.5 V-5V)×0.5A) (14)\nPD=250mW (15)\nGiven 250 mW ofdevice power dissipation, amaximum operating junction temperature (TJ)of125°C,and\npresuming aRθJAof35.4°C/W, themaximum ambient temperature (TA)isdefined as:\nTA(MAX) =TJ(MAX) –(PD×RθJA) (16)\nTA(MAX) =(125°C–(0.25 W×35.4°C/W)) (17)\nTA(MAX) =116°C (18)\n8.2.3 Application Curve\nFigure 41.Start-Up Time\nVINVOUT\nVEN\nGNDGND GND\nGNDCOUT CIN\nCCP\nR2R1Thermal\nVias\n20LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nThe LP38798 device isdesigned tooperate from aninput voltage supply range of3Vto20V.The input supply\nmust beable tosupply enough current tokeep theinput voltage from drooping during load transients and high\nload current. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve theoutput\nnoise performance.\n10Layout\n10.1 Layout Guidelines\nThe dynamic performance oftheLP38798 isdependant onthelayout ofthePCB. PCB layout practices thatare\nadequate fortypical LDOs may degrade thePSRR, noise, ortransient performance oftheLP38798.\nBest performance isachieved byplacing allofthecomponents onthesame side ofthePCB astheLP38798,\nand asclose asispractical totheLP38798 package. Allcomponent ground connections must beback tothe\nLP38798 analog ground connection using aswide and short ofacopper trace asispractical. The connection\nfrom theFBpintotheVSETresistors must beasshort aspossible astheFBpinisahigh impedance input. Any\ntrace length ontheFBpinacts asanantenna.\nConnections using long trace lengths, narrow trace widths; avoid connections through vias, which add parasitic\ninductances andresistance thatresults ininferior performance especially during transient conditions.\nAground plane, either ontheopposite side ofatwo-layer PCB, orembedded inamulti-layer PCB, isstrongly\nrecommended. This Ground Plane serves twopurposes :\n1.Provides acircuit reference plane toassure accuracy, and\n2.Provides athermal plane toremove heat from theLP38798 through thermal vias under thepackage DAP.\n10.2 Layout Example\n10.3 Thermal Considerations\nThe value ofRθJAforthe12-lead WSON package isspecifically dependent onPCB copper area, copper\nthickness, thenumber oflayers, and thermal vias under theexposed thermal pad (DAP). Refer toAGuide to\nBoard Layout forBest Thermal Resistance forExposed Packages forgeneral guidelines formounting packages\nwith exposed thermal pads.\nExceeding the maximum allowable power dissipation defined bythe final RθJAwill cause excessive die\ntemperature, andtheregulator may gointothermal shutdown.\n10.4 Estimating theJunction Temperature\nTheEIA/JEDEC standard (JESD51-2) provides methodologies toestimate thejunction temperature from external\nmeasurements (ΨJBreferences thetemperature atthePCB, andΨJTreferences thetemperature atthetop\nsurface ofthepackage) when operating under steady-state power dissipation conditions. These methodologies\nhave been determined toberelatively independent ofthecopper thermal spreading area thatmay beattached to\nthepackage DAP when compared tothemore typical RθJA.Refer toSemiconductor and ICPackage Thermal\nMetrics ,forspecifics.\n21LP38798\nwww.ti.com SNOSCT6F –MARCH 2013 –REVISED JANUARY 2017\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Suppport\n11.1.1.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLP39798 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•AN-1187 Leadless Leadframe Package (LLP) (SNOA401)\n•AGuide toBoard Layout forBest Thermal Resistance forExposed Packages (SNVA183)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates —gototheproduct folder foryour device onti.com. Inthe\nupper right-hand corner, click theAlert mebutton toregister andreceive aweekly digest ofproduct information\nthathaschanged (ifany). Forchange details, check therevision history ofanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n22LP38798\nSNOSCT6F –MARCH 2013 –REVISED JANUARY 2017 www.ti.com\nProduct Folder Links: LP38798Submit Documentation Feedback Copyright ©2013 –2017, Texas Instruments Incorporated11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP38798SD-ADJ/NOPB ACTIVE WSON DNT 121000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L00075B\nLP38798SDE-ADJ/NOPB ACTIVE WSON DNT 12250RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L00075B\nLP38798SDX-ADJ/NOPB ACTIVE WSON DNT 124500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L00075B\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP38798SD-ADJ/NOPB WSON DNT 121000 178.0 12.4 4.34.31.38.012.0 Q1\nLP38798SDE-ADJ/NOPB WSON DNT 12250 178.0 12.4 4.34.31.38.012.0 Q1\nLP38798SDX-ADJ/NOPB WSON DNT 124500 330.0 12.4 4.34.31.38.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 21-Oct-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP38798SD-ADJ/NOPB WSON DNT 121000 208.0 191.0 35.0\nLP38798SDE-ADJ/NOPB WSON DNT 12250 208.0 191.0 35.0\nLP38798SDX-ADJ/NOPB WSON DNT 124500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 21-Oct-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n12X 0.3\n0.230.12.6 0.10.80.7\n10X 0.52X\n2.5\n12X 0.50.3(0.1) TYP0.050.00B4.13.9 A\n4.13.9WSON - 0.8 mm max height DNT0012B\nPLASTIC SMALL OUTLINE - NO LEAD\n4214928/C   10/2021PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n167\n12\nX 0.25)(45PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n(R0.05) TYP10X (0.5)\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(2.6)\n(3.8)12X (0.25)12X (0.6)\n(3)\n(0.2) VIA\nTYP(1.25)\n(1.05)WSON - 0.8 mm max height DNT0012B\nPLASTIC SMALL OUTLINE - NO LEAD\n4214928/C   10/2021SYMM\n1\n6712\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n12X (0.25)12X (0.6)\n10X (0.5)\n4X\n(1.31)\n4X (1.15)(0.76)\n(3.8)(R0.05) TYP(0.68)WSON - 0.8 mm max height DNT0012B\nPLASTIC SMALL OUTLINE - NO LEAD\n4214928/C   10/2021\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 77% PRINTED SOLDER COVERAGE BY AREA\nSCALE:20XSYMM\n1\n6 712\nSYMMMETALTYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICA\nTION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety\n, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for\n, and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale  or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LP38798SD-ADJ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 3V to 20V
  - Output Voltage (VOUT): Adjustable, typically set using external resistors.
  
- **Current Ratings:**
  - Output Current (IOUT): Up to 800 mA

- **Power Consumption:**
  - Ground Pin Current (IGND) at 800 mA: 1.4 mA to 2.25 mA
  - Quiescent Current (IQ) at 0 mA: 1.4 mA to 2.1 mA
  - Shutdown Current (ISD): 9 µA to 20 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - WSON (12 pins), dimensions: 4.00 mm x 4.00 mm

- **Special Features:**
  - Ultra-low output noise: 5 µVRMS (10Hz to 100kHz)
  - High Power Supply Rejection Ratio (PSRR): 90 dB at 10 kHz
  - Low dropout voltage: 200 mV (typical) at 800 mA
  - Stable with ceramic or tantalum output capacitors
  - Current limit and over-temperature protection
  - Enable pin for power management

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **LP38798SD-ADJ** is a high-performance, low-noise linear voltage regulator (LDO) designed to provide a stable output voltage with minimal noise and high power supply rejection. It is capable of delivering up to 800 mA of output current while maintaining a low dropout voltage, making it suitable for applications requiring precise voltage regulation.

#### Typical Applications:
- **RF Power Supplies:** Used in applications such as Phase-Locked Loops (PLLs), Voltage-Controlled Oscillators (VCOs), Mixers, and Low-Noise Amplifiers (LNAs).
- **Telecom Infrastructure:** Provides stable power for communication devices.
- **Wireless Infrastructure:** Ensures reliable operation of wireless communication systems.
- **Low-Noise Instrumentation:** Ideal for sensitive measurement equipment that requires minimal noise interference.
- **Precision Power Supplies:** Used in applications where voltage accuracy is critical.
- **High-Speed, High-Precision Data Converters:** Supports devices that require stable and low-noise power supply.

This component is particularly well-suited for applications where low noise and high PSRR are critical, such as in RF and analog circuits. Its wide input voltage range and adjustable output voltage capabilities make it versatile for various power management needs.