.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH init_design_netlisttype  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBinit_design_netlisttype\fR
.SH Syntax \fBinit_design_netlisttype\fR <netlist_source> 
.P Type: String
.P Default: Verilog
.P Specifies the source of the design netlist. You can specify either Verilog or OA. The init_design_netlisttype variable replaces the previous rda_Input(ui_netlisttype) configuration file variable. 
.SH Example
.RS  "*" 2 The following command specifies Verilog as the source of the design netlist.   set init_design_netlisttype {Verilog}
.RE 
.SH Related Information
.RS  "*" 2 init_design
.RE
.P
