

================================================================
== Vitis HLS Report for 'aes_table_Pipeline_2'
================================================================
* Date:           Sat May 17 12:36:17 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        aes_table
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.720 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      115|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|      142|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |empty_14_fu_73_p2         |         +|   0|  0|  10|           3|           1|
    |exitcond183_fu_67_p2      |      icmp|   0|  0|   9|           3|           4|
    |empty_16_fu_95_p2         |      lshr|   0|  0|  92|          32|          32|
    |add_ptr195_sum_fu_106_p2  |       xor|   0|  0|   4|           3|           4|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 115|          41|          41|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index6_load  |   9|          2|    3|          6|
    |loop_index6_fu_36                  |   9|          2|    3|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  27|          6|    7|         14|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |loop_index6_fu_36  |  3|   0|    3|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  5|   0|    5|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_table_Pipeline_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_table_Pipeline_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_table_Pipeline_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_table_Pipeline_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_table_Pipeline_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_table_Pipeline_2|  return value|
|w_1             |   in|   32|     ap_none|                   w_1|        scalar|
|out_r_address0  |  out|    4|   ap_memory|                 out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                 out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                 out_r|         array|
|out_r_d0        |  out|    8|   ap_memory|                 out_r|         array|
+----------------+-----+-----+------------+----------------------+--------------+

