# berus-accumulator
VHDL project to build a 2x12-bit signed input, 64-bit accumulator with SPI output, reset and enable
