
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118059                       # Number of seconds simulated
sim_ticks                                118058847564                       # Number of ticks simulated
final_tick                               1175917668877                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37414                       # Simulator instruction rate (inst/s)
host_op_rate                                    47358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4015548                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903592                       # Number of bytes of host memory used
host_seconds                                 29400.44                       # Real time elapsed on the host
sim_insts                                  1100000001                       # Number of instructions simulated
sim_ops                                    1392352231                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       374400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               375552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       375552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            375552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2925                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2934                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2934                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2934                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         9758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      3171300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3181058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         9758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3181058                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3181058                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3181058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         9758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      3171300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6362115                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                141727309                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23175561                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19086101                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1933816                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9364557                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8671597                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2437266                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        87670                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    104485521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128058743                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23175561                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11108863                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              27194895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6265849                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        4315497                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12105549                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1574380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    140295908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.111889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.553165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        113101013     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2782523      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2365762      1.69%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2380519      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2270142      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1125241      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           778245      0.55%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1978020      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13514443      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    140295908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.163522                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.903557                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        103321538                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5724464                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          26846990                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        109369                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4293538                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3730345                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6458                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      154464394                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         51122                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4293538                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        103836699                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3307059                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1271635                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26430524                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1156445                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      153017043                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           134                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         400497                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        622154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         6602                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    214083109                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     713235147                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    713235147                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     168259218                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45823884                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        33743                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17721                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3793818                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     15188647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7902412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       309093                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1684680                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          149146580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        33742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         139198092                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       107704                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     25216564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     57194207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1698                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    140295908                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.992175                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.586758                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     82930043     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     23715858     16.90%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11943149      8.51%     84.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7815074      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6902743      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2704819      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3069671      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1118787      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        95764      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    140295908                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          976604     74.72%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         157928     12.08%     86.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        172558     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     114964292     82.59%     82.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2012580      1.45%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14359301     10.32%     94.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7845897      5.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      139198092                       # Type of FU issued
system.switch_cpus.iq.rate                   0.982154                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1307090                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009390                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    420106886                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    174397553                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    135083788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      140505182                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       200919                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2976518                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          677                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       160742                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4293538                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2659721                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        246600                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    149180322                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1166985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      15188647                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7902412                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17720                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         196453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         13055                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          677                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1151177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1085053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2236230                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     136822656                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      14109777                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2375436                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21954180                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19289435                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7844403                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.965394                       # Inst execution rate
system.switch_cpus.iew.wb_sent              135090725                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             135083788                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81517553                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         221160147                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.953125                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.368591                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     26765391                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1958869                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    136002370                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.900145                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.714893                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     86906094     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     22503432     16.55%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10808349      7.95%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4813850      3.54%     91.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3765887      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1538929      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1563985      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1096619      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3005225      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    136002370                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122421916                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               19953796                       # Number of memory references committed
system.switch_cpus.commit.loads              12212126                       # Number of loads committed
system.switch_cpus.commit.membars               16022                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17573934                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110146122                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3005225                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            282184452                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           302668441                       # The number of ROB writes
system.switch_cpus.timesIdled                   54167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1431401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.417273                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.417273                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.705580                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.705580                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        618302272                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       186399116                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       145833914                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          32044                       # number of misc regfile writes
system.l2.replacements                           2934                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1193914                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134006                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.909407                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         115581.501850                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       8.997368                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1540.500782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data                  13778                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.881817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000069                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.011753                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.105118                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        93581                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   93581                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44396                       # number of Writeback hits
system.l2.Writeback_hits::total                 44396                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         93581                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93581                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        93581                       # number of overall hits
system.l2.overall_hits::total                   93581                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2925                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2934                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2925                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2934                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2925                       # number of overall misses
system.l2.overall_misses::total                  2934                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1555078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    497872781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       499427859                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1555078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    497872781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        499427859                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1555078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    497872781                       # number of overall miss cycles
system.l2.overall_miss_latency::total       499427859                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        96506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               96515                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44396                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44396                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        96506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96515                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        96506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96515                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.030309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030399                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.030309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030399                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.030309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030399                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 172786.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 170212.916581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 170220.810838                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 172786.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 170212.916581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 170220.810838                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 172786.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 170212.916581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 170220.810838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2934                       # number of writebacks
system.l2.writebacks::total                      2934                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2925                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2934                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2934                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1030569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    327405964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    328436533                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1030569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    327405964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    328436533                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1030569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    327405964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    328436533                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.030309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.030399                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.030309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030399                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.030309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030399                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 114507.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 111933.662906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111941.558623                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 114507.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 111933.662906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111941.558623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 114507.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 111933.662906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111941.558623                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                548.997364                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012113201                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    549                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1843557.743169                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst     8.997364                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.014419                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.865385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.879803                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12105540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12105540                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12105540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12105540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12105540                       # number of overall hits
system.cpu.icache.overall_hits::total        12105540                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             9                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              9                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total             9                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1724278                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1724278                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1724278                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1724278                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1724278                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1724278                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12105549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12105549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12105549                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12105549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12105549                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12105549                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 191586.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 191586.444444                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 191586.444444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 191586.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 191586.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 191586.444444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1629978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1629978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1629978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1629978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1629978                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1629978                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 181108.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 181108.666667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 181108.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 181108.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 181108.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 181108.666667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  96506                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                191229904                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  96762                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1976.291354                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   234.494042                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      21.505958                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.915992                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.084008                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10965344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10965344                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7709415                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7709415                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17301                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     18674759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18674759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     18674759                       # number of overall hits
system.cpu.dcache.overall_hits::total        18674759                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       398949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398949                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       399059                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         399059                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       399059                       # number of overall misses
system.cpu.dcache.overall_misses::total        399059                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  32527622290                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32527622290                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     11485138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11485138                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  32539107428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32539107428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  32539107428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32539107428                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     11364293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11364293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     19073818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19073818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     19073818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19073818                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.035105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035105                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.020922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020922                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.020922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020922                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 81533.284430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81533.284430                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 104410.345455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104410.345455                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 81539.590457                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81539.590457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 81539.590457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81539.590457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        44396                       # number of writebacks
system.cpu.dcache.writebacks::total             44396                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       302443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       302443                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       302553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       302553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       302553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       302553                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        96506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96506                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        96506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        96506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96506                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6786508467                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6786508467                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   6786508467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6786508467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   6786508467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6786508467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005060                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70322.140250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70322.140250                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 70322.140250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70322.140250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 70322.140250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70322.140250                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
