<html><body><samp><pre>
<!@TC:1658675963>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Sun Jul 24 20:49:23 2022

#Implementation: LED_Blink_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1658675965> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1658675965> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink_Top.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink.v" (library work)
Verilog syntax check successful!
Selecting top level module led_blink_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink.v:1:7:1:16:@N:CG364:@XP_MSG">Led_Blink.v(1)</a><!@TM:1658675965> | Synthesizing module led_blink in library work.

	g_COUNT_10HZ=32'b00000000000100110001001011010000
	g_COUNT_5HZ=32'b00000000001001100010010110100000
	g_COUNT_2HZ=32'b00000000010111110101111000010000
	g_COUNT_1HZ=32'b00000000101111101011110000100000
   Generated name = led_blink_1250000s_2500000s_6250000s_12500000s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink_Top.v:1:7:1:20:@N:CG364:@XP_MSG">Led_Blink_Top.v(1)</a><!@TM:1658675965> | Synthesizing module led_blink_top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 24 20:49:24 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1658675965> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink_Top.v:1:7:1:20:@N:NF107:@XP_MSG">Led_Blink_Top.v(1)</a><!@TM:1658675965> | Selected library: work cell: led_blink_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink_Top.v:1:7:1:20:@N:NF107:@XP_MSG">Led_Blink_Top.v(1)</a><!@TM:1658675965> | Selected library: work cell: led_blink_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 24 20:49:25 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 24 20:49:25 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1658675966> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink_Top.v:1:7:1:20:@N:NF107:@XP_MSG">Led_Blink_Top.v(1)</a><!@TM:1658675966> | Selected library: work cell: led_blink_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Verilog\Nandland_Go_Board_Projects\Sources\Led_Blink_Top.v:1:7:1:20:@N:NF107:@XP_MSG">Led_Blink_Top.v(1)</a><!@TM:1658675966> | Selected library: work cell: led_blink_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 24 20:49:26 2022

###########################################################]
Pre-mapping Report

# Sun Jul 24 20:49:27 2022

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
Linked File: <a href="D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink_scck.rpt:@XP_FILE">LED_Blink_scck.rpt</a>
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1658675968> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1658675968> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led_blink_top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     100  
=============================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1658675968> | Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 24 20:49:28 2022

###########################################################]
Map & Optimize Report

# Sun Jul 24 20:49:28 2022

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1658675970> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1658675970> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1658675970> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            i_Clk

<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:55:4:55:10:@W:FX1039:@XP_MSG">led_blink.v(55)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.r_Count_4[23:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:44:4:44:10:@W:FX1039:@XP_MSG">led_blink.v(44)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.r_Count_3[23:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:33:4:33:10:@W:FX1039:@XP_MSG">led_blink.v(33)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.r_Count_2[23:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:22:2:22:8:@W:FX1039:@XP_MSG">led_blink.v(22)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.r_Count_1[23:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:55:4:55:10:@W:FX1039:@XP_MSG">led_blink.v(55)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.o_LED_4 is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:44:4:44:10:@W:FX1039:@XP_MSG">led_blink.v(44)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.o_LED_3 is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:33:4:33:10:@W:FX1039:@XP_MSG">led_blink.v(33)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.o_LED_2 is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink.v:22:2:22:8:@W:FX1039:@XP_MSG">led_blink.v(22)</a><!@TM:1658675970> | User-specified initial value defined for instance led_blink_inst.o_LED_1 is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.94ns		 168 /       100
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="d:\verilog\nandland_go_board_projects\sources\led_blink_top.v:2:7:2:12:@N:FX1016:@XP_MSG">led_blink_top.v(2)</a><!@TM:1658675970> | SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance            
----------------------------------------------------------------------------------------------------
<a href="@|S:i_Clk_ibuf_gb_io@|E:led_blink_inst.r_Count_2[8]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       i_Clk_ibuf_gb_io     SB_GB_IO               100        led_blink_inst.r_Count_2[8]
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synwork\LED_Blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1658675970> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1658675970> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1658675970> | Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1658675970> | Found clock i_Clk with period 40.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Jul 24 20:49:30 2022
#


Top view:               led_blink_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1658675970> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1658675970> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 31.291

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      114.8 MHz     40.000        8.709         31.291     declared     default_clkgroup
===================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      31.291  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: i_Clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                          Arrival           
Instance                        Reference     Type       Pin     Net              Time        Slack 
                                Clock                                                               
----------------------------------------------------------------------------------------------------
led_blink_inst.r_Count_1[1]     i_Clk         SB_DFF     Q       r_Count_1[1]     0.540       31.291
led_blink_inst.r_Count_1[0]     i_Clk         SB_DFF     Q       r_Count_1[0]     0.540       31.422
led_blink_inst.r_Count_1[2]     i_Clk         SB_DFF     Q       r_Count_1[2]     0.540       31.431
led_blink_inst.r_Count_2[1]     i_Clk         SB_DFF     Q       r_Count_2[1]     0.540       31.431
led_blink_inst.r_Count_2[0]     i_Clk         SB_DFF     Q       r_Count_2[0]     0.540       31.562
led_blink_inst.r_Count_1[3]     i_Clk         SB_DFF     Q       r_Count_1[3]     0.540       31.571
led_blink_inst.r_Count_2[2]     i_Clk         SB_DFF     Q       r_Count_2[2]     0.540       31.571
led_blink_inst.r_Count_3[1]     i_Clk         SB_DFF     Q       r_Count_3[1]     0.540       31.571
led_blink_inst.r_Count_3[0]     i_Clk         SB_DFF     Q       r_Count_3[0]     0.540       31.702
led_blink_inst.r_Count_1[4]     i_Clk         SB_DFF     Q       r_Count_1[4]     0.540       31.711
====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                 Starting                                             Required           
Instance                         Reference     Type       Pin     Net                 Time         Slack 
                                 Clock                                                                   
---------------------------------------------------------------------------------------------------------
led_blink_inst.r_Count_1[23]     i_Clk         SB_DFF     D       r_Count_1_3[23]     39.895       31.291
led_blink_inst.r_Count_2[22]     i_Clk         SB_DFF     D       r_Count_2_3[22]     39.895       31.431
led_blink_inst.r_Count_1[21]     i_Clk         SB_DFF     D       r_Count_1_3[21]     39.895       31.571
led_blink_inst.r_Count_3[21]     i_Clk         SB_DFF     D       r_Count_3_3[21]     39.895       31.571
led_blink_inst.r_Count_1[20]     i_Clk         SB_DFF     D       r_Count_1_3[20]     39.895       31.711
led_blink_inst.r_Count_2[20]     i_Clk         SB_DFF     D       r_Count_2_3[20]     39.895       31.711
led_blink_inst.r_Count_4[20]     i_Clk         SB_DFF     D       r_Count_4_3[20]     39.895       31.711
led_blink_inst.r_Count_1[19]     i_Clk         SB_DFF     D       r_Count_1_3[19]     39.895       31.852
led_blink_inst.r_Count_2[19]     i_Clk         SB_DFF     D       r_Count_2_3[19]     39.895       31.852
led_blink_inst.r_Count_1[18]     i_Clk         SB_DFF     D       r_Count_1_3[18]     39.895       31.992
=========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srr:srsfD:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srs:fp:21639:29739:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      8.604
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     31.291

    Number of logic level(s):                24
    Starting point:                          led_blink_inst.r_Count_1[1] / Q
    Ending point:                            led_blink_inst.r_Count_1[23] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
led_blink_inst.r_Count_1[1]                 SB_DFF       Q        Out     0.540     0.540       -         
r_Count_1[1]                                Net          -        -       0.834     -           3         
led_blink_inst.un3_r_Count_1_1_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
led_blink_inst.un3_r_Count_1_1_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un3_r_Count_1_1_cry_1                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
led_blink_inst.un3_r_Count_1_1_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un3_r_Count_1_1_cry_2                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
led_blink_inst.un3_r_Count_1_1_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un3_r_Count_1_1_cry_3                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
led_blink_inst.un3_r_Count_1_1_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un3_r_Count_1_1_cry_4                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
led_blink_inst.un3_r_Count_1_1_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un3_r_Count_1_1_cry_5                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
led_blink_inst.un3_r_Count_1_1_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un3_r_Count_1_1_cry_6                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
led_blink_inst.un3_r_Count_1_1_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un3_r_Count_1_1_cry_7                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
led_blink_inst.un3_r_Count_1_1_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un3_r_Count_1_1_cry_8                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
led_blink_inst.un3_r_Count_1_1_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un3_r_Count_1_1_cry_9                       Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
led_blink_inst.un3_r_Count_1_1_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un3_r_Count_1_1_cry_10                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
led_blink_inst.un3_r_Count_1_1_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un3_r_Count_1_1_cry_11                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
led_blink_inst.un3_r_Count_1_1_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un3_r_Count_1_1_cry_12                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
led_blink_inst.un3_r_Count_1_1_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un3_r_Count_1_1_cry_13                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
led_blink_inst.un3_r_Count_1_1_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un3_r_Count_1_1_cry_14                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
led_blink_inst.un3_r_Count_1_1_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un3_r_Count_1_1_cry_15                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
led_blink_inst.un3_r_Count_1_1_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un3_r_Count_1_1_cry_16                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
led_blink_inst.un3_r_Count_1_1_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un3_r_Count_1_1_cry_17                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
led_blink_inst.un3_r_Count_1_1_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un3_r_Count_1_1_cry_18                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
led_blink_inst.un3_r_Count_1_1_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un3_r_Count_1_1_cry_19                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
led_blink_inst.un3_r_Count_1_1_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un3_r_Count_1_1_cry_20                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
led_blink_inst.un3_r_Count_1_1_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un3_r_Count_1_1_cry_21                      Net          -        -       0.014     -           2         
led_blink_inst.un3_r_Count_1_1_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
led_blink_inst.un3_r_Count_1_1_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un3_r_Count_1_1_cry_22                      Net          -        -       0.386     -           1         
led_blink_inst.r_Count_1_RNO_0[23]          SB_LUT4      I3       In      -         4.962       -         
led_blink_inst.r_Count_1_RNO_0[23]          SB_LUT4      O        Out     0.316     5.277       -         
r_Count_1_RNO_0[23]                         Net          -        -       1.371     -           1         
led_blink_inst.r_Count_1_RNO[23]            SB_LUT4      I0       In      -         6.648       -         
led_blink_inst.r_Count_1_RNO[23]            SB_LUT4      O        Out     0.449     7.097       -         
r_Count_1_3[23]                             Net          -        -       1.507     -           1         
led_blink_inst.r_Count_1[23]                SB_DFF       D        In      -         8.604       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.709 is 4.317(49.6%) logic and 4.392(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for led_blink_top </a>

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        88 uses
SB_DFF          100 uses
VCC             1 use
SB_LUT4         168 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   100 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 168 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 168 = 168 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 24 20:49:30 2022

###########################################################]

</pre></samp></body></html>
