// Seed: 3988146947
module module_0 (
    input wire id_0,
    output wor id_1,
    output wire id_2,
    input wor id_3,
    output supply0 id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input wor id_8
    , id_14,
    input wor id_9,
    input wire id_10,
    output tri id_11,
    input wand id_12
);
  assign id_4 = id_9 == id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  assign id_3 = -1;
  assign id_1 = -1;
  wire id_5;
  and primCall (id_3, id_5, id_0, id_2);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
