[Inputs]
clk
=instr_in[7:0]=
=input_port[7:0]=
[Outputs]
lr_rtrn
DIS
=ra[1:0]=
=rb[1:0]=
=opcode[3:0]=
=input_port_out[7:0]=
[BiDir]
