
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.113680                       # Number of seconds simulated
sim_ticks                                113679900500                       # Number of ticks simulated
final_tick                               113679900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1084802                       # Simulator instruction rate (inst/s)
host_op_rate                                  1153259                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2823152365                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663492                       # Number of bytes of host memory used
host_seconds                                    40.27                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          120960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4988640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5109600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       120960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        120960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       326672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          326672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           311790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              319350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         20417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1064040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           43883219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44947260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1064040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1064040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2873613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2873613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2873613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1064040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          43883219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47820872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      319350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20417                       # Number of write requests accepted
system.mem_ctrls.readBursts                    319350                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20277440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  893696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5109600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               326672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6430                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              220                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  113679822500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                319350                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                20417                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    485.043602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.546164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.422618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11400     26.12%     26.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6584     15.09%     41.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3201      7.33%     48.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2458      5.63%     54.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3079      7.05%     61.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2768      6.34%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1708      3.91%     71.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1205      2.76%     74.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11242     25.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43645                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     402.396947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    258.727855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.599422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           326     41.48%     41.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          244     31.04%     72.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          134     17.05%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           38      4.83%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           22      2.80%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4      0.51%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.51%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.89%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.25%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.13%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           786                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.765903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.753270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               92     11.70%     11.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.51%     12.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              686     87.28%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           786                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5353514750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11294171000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1584175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16896.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35646.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       178.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   274516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     334581.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                195971580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                104146185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1215020940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               68851800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9305649600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4545134400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            331379520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     30633600630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11315828640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2280459660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60001500855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            527.810990                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         102837578000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    460589500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3945922000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6190174250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  29468680750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6435593000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  67178941000                       # Time in different power states
system.mem_ctrls_1.actEnergy                115696560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 61486590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1047180960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4040280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7333269840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3253309770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            339188160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21951385140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9191007360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9036431040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            52335380370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            460.374966                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         105656762500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    540726500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3113142000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  33582924750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23934836500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4369227750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  48139043000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        227359801                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  227359801                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            656378                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.140029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13506026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            656890                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.560560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3999433500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.140029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28982722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28982722                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      8483464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8483464                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4832102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4832102                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13315566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13315566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13315566                       # number of overall hits
system.cpu.dcache.overall_hits::total        13315566                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       626596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        626596                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        30294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30294                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       656890                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       656890                       # number of overall misses
system.cpu.dcache.overall_misses::total        656890                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  30953928500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30953928500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1174096500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1174096500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  32128025000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32128025000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  32128025000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32128025000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.068781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068781                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006230                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047013                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047013                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49400.137409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49400.137409                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38756.734007                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38756.734007                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 48909.292271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48909.292271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 48909.292271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48909.292271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       232819                       # number of writebacks
system.cpu.dcache.writebacks::total            232819                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       626596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       626596                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        30294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30294                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       656890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       656890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       656890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       656890                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  30327332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30327332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1143802500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1143802500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  31471135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31471135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  31471135000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31471135000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.068781                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068781                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.047013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.047013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047013                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48400.137409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48400.137409                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37756.734007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37756.734007                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47909.292271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47909.292271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47909.292271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47909.292271                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978142                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.975986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          94779500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.975986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792287                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835747                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835747                       # number of overall hits
system.cpu.icache.overall_hits::total        41835747                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978270                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978270                       # number of overall misses
system.cpu.icache.overall_misses::total       1978270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26272558500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26272558500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26272558500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26272558500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26272558500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26272558500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13280.572672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13280.572672                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13280.572672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13280.572672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13280.572672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13280.572672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978142                       # number of writebacks
system.cpu.icache.writebacks::total           1978142                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978270                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24294288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24294288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24294288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24294288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24294288500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24294288500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12280.572672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12280.572672                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12280.572672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12280.572672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12280.572672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12280.572672                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    344021                       # number of replacements
system.l2.tags.tagsinuse                  1023.492184                       # Cycle average of tags in use
system.l2.tags.total_refs                     4859089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    345045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.082479                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1599319000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      102.664837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         92.745229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        828.082117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.100259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.090572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.808674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84492805                       # Number of tag accesses
system.l2.tags.data_accesses                 84492805                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       232819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           232819                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967697                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              24410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24410                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970710                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         320690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            320690                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970710                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                345100                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2315810                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970710                       # number of overall hits
system.l2.overall_hits::cpu.data               345100                       # number of overall hits
system.l2.overall_hits::total                 2315810                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5884                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7560                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       305906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          305906                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7560                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              311790                       # number of demand (read+write) misses
system.l2.demand_misses::total                 319350                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7560                       # number of overall misses
system.l2.overall_misses::cpu.data             311790                       # number of overall misses
system.l2.overall_misses::total                319350                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    842056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     842056500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    623985500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    623985500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26020147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26020147000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     623985500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   26862203500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27486189000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    623985500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  26862203500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27486189000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       232819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       232819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967697                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          30294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       626596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        626596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            656890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2635160                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           656890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2635160                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.194230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.194230                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003822                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.488203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.488203                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003822                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.474646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121188                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003822                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.474646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121188                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 143109.534330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143109.534330                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82537.764550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82537.764550                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85059.289455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85059.289455                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82537.764550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86154.794894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86069.168624                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82537.764550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86154.794894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86069.168624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                20417                       # number of writebacks
system.l2.writebacks::total                     20417                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        55101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55101                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5884                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7560                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       305906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       305906                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         311790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            319350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        311790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           319350                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    783216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    783216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    548385500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    548385500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  22961087000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22961087000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    548385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  23744303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24292689000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    548385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  23744303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24292689000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.194230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.488203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.488203                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.474646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.474646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121188                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 133109.534330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133109.534330                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72537.764550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72537.764550                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75059.289455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75059.289455                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72537.764550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76154.794894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76069.168624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72537.764550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76154.794894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76069.168624                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        637445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       318096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             313466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20417                       # Transaction distribution
system.membus.trans_dist::CleanEvict           297678                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5884                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        313466                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       956795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 956795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5436272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5436272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            319350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  319350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              319350                       # Request fanout histogram
system.membus.reqLayer0.occupancy           658905000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          727584000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5269680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2634521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          81027                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        81027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113679900500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2604866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       253236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          747163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30294                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       626596                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1970158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7904840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14235344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77537936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          344021                       # Total snoops (count)
system.tol2bus.snoopTraffic                    326672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2979181                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030704                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.172515                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2887708     96.93%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91473      3.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2979181                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3740320500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         656890000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
