# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"wave_tb_time_impl.v" \
"../../../../../Cordic sine.srcs/sources_1/new/sine.v" \
"../../../../../Cordic sine.srcs/sources_1/new/sine_gen.v" \
"../../../../../Cordic sine.srcs/sources_1/new/sine_wave_gen.v" \
"../../../../../Cordic sine.srcs/sim_1/new/wave_tb.v" \

# Do not sort compile order
nosort
