
Efinix FPGA Placement and Routing.
Version: 2019.3.272.1.6 
Compiled: Jan 16 2020.

Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/wisdom/2019.3/project/ram_pll_test-master/ram_pll.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 4.90776 seconds.
	VDB Netlist Checker took 4.91 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 197.42 MB, end = 197.42 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 85.896 MB, end = 85.896 MB, delta = 0 MB
	VDB Netlist Checker peak resident set memory usage = 536.868 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.interface.csv'.
Successfully processed interface constraints file "/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/wisdom/2019.3/project/ram_pll_test-master/ram_pll.vdb".
Netlist pre-processing took 5.73532 seconds.
	Netlist pre-processing took 5.73 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 142.312 MB, end = 221.688 MB, delta = 79.376 MB
Netlist pre-processing resident set memory usage: begin = 30.612 MB, end = 110.656 MB, delta = 80.044 MB
	Netlist pre-processing peak resident set memory usage = 536.868 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage packing ... *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
Generate proto netlist for file "/home/wisdom/2019.3/project/ram_pll_test-master/work_pnr/ram_pll.net_proto" took 0.018094 seconds
Creating IO constraints file '/home/wisdom/2019.3/project/ram_pll_test-master/work_pnr/ram_pll.io_place'
Packing took 1.47101 seconds.
	Packing took 1.47 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 221.688 MB, end = 389.824 MB, delta = 168.136 MB
Packing resident set memory usage: begin = 110.656 MB, end = 279.004 MB, delta = 168.348 MB
	Packing peak resident set memory usage = 536.868 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/wisdom/2019.3/project/ram_pll_test-master/work_pnr/ram_pll.net_proto
Read proto netlist for file "/home/wisdom/2019.3/project/ram_pll_test-master/work_pnr/ram_pll.net_proto" took 0.005131 seconds
Setup net and block data structure took 0.2994 seconds
Packed netlist loading took 0.314916 seconds.
	Packed netlist loading took 0.32 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 389.824 MB, end = 389.824 MB, delta = 0 MB
Packed netlist loading resident set memory usage: begin = 279.004 MB, end = 279.004 MB, delta = 0 MB
	Packed netlist loading peak resident set memory usage = 536.868 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

SDC file '/home/wisdom/2019.3/project/ram_pll_test-master/top.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.interface.csv'.
Successfully processed interface constraints file "/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.interface.csv".
Writing IO placement constraints to '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.interface.io'.

Reading placement constraints from '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.interface.io'.

Reading placement constraints from '/home/wisdom/2019.3/project/ram_pll_test-master/work_pnr/ram_pll.io_place'.
The driver, locked, of control net, locked, should be placed at a dedicated control pad location.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
memory map at hier_level memory(0)/mem_blk(0)
mult map at hier_level mult(0)/mult_blk(0)
Timer::BuildGraph: ============ Cutting edge BACK edge from LUT__32612:I[0] to LUT__32664:O
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps) Convergence
 ----------     -------  --------------     -------
          1      252219          -13929         0.4%
          2       94488          -16323         3.4%
          3       58741          -17304         8.8%
          4       46093          -17827        12.4%
          5       42631          -18090        17.2%
          6       37088          -18325        34.9%
          7       35964          -18687        53.0%
          8       35653          -18352        55.9%
          9       35403          -18776        56.6%
         10       35044          -18148        57.6%
         11       34655          -18741        58.5%
         12       34498          -18621        59.3%
         13       34231          -18743        60.6%
         14       34130          -18732        61.3%
         15       34072          -18610        62.4%
         16       33846          -18334        64.2%
         17       33497          -18630        65.9%
         18       33310          -18189        67.8%
         19       33031          -18385        69.9%
         20       32838          -18452        71.9%
         21       32692          -18148        74.2%
         22       32523          -18196        76.4%
         23       32376          -18810        77.8%
         24       32223          -18477        78.8%
         25       32138          -18714        79.8%
         26       32140          -18477        80.8%
         27       32111          -18574        82.8%
         28       32118          -18601        84.5%
         29       32084          -18601        85.0%
         30       32039          -18599        85.5%
         31       31963          -18601        85.8%
         32       31953          -18307        86.1%
         33       31956          -18518        86.7%
         34       31920          -18518        87.4%
         35       31878          -18518        90.5%
         36       31864          -18518        91.2%
         37       31838          -18518        91.9%
         38       31820          -18780        92.6%
         39       31869          -18780        93.7%
         40       31851          -18438        94.3%
         41       31866          -18438        94.7%
         42       31886          -18438        98.7%
         43       31841          -18642        99.6%
         44       31843          -18508        99.9%
         45       31845          -18780       100.0%
         46       31856          -18780       100.0%
         47       31883          -18780       100.0%
         48       31910          -18780       100.0%
         49       31901          -18780       100.0%
Starting Legalization ... 
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0       31841            8029        30.0
          1       44111            8414        30.0
          2       57765            8119        28.8
          3       62368            8709        28.4
          4       64025            8183        28.5
          5       63446            7991        28.6
          6       62401            7846        28.6
          7       61410            7970        28.5
          8       60315            7970        28.4
          9       58414            7550        28.0
         10       56194            7202        27.5
         11       55151            7810        26.9
         12       54216            7271        26.4
         13       52953            7304        25.8
         14       51232            7304        25.1
         15       49572            7304        24.4
         16       48648            7304        23.7
         17       47737            6888        22.9
         18       46762            6936        22.2
         19       45698            7222        21.4
         20       44278            7286        20.7
         21       43568            6939        19.9
         22       42891            7309        19.1
         23       42098            6930        18.4
         24       41335            7166        17.7
         25       40407            7021        16.9
         26       39433            7021        16.1
         27       38659            7318        15.4
         28       38220            6781        14.9
         29       37074            6781        14.4
         30       36531            6537        13.8
         31       36092            6889        13.1
         32       35673            6563        12.6
         33       34883            7128        12.0
         34       34356            6662        11.5
         35       33889            6620        11.0
         36       33367            6637        10.6
         37       33010            6637        10.1
         38       32514            6635         9.6
         39       32187            6675         9.1
         40       31940            6624         8.8
         41       31818            6817         8.4
         42       31413            6387         8.1
         43       31158            6635         7.7
         44       30581            6635         7.3
         45       30205            6549         7.1
         46       29383            6610         6.8
         47       28849            6602         6.2
Placement successful: 10887 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.0999312 at 111,81
Congestion-weighted HPWL per net: 2.57041

Reading placement constraints from '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.qplace'.
Finish Realign Types (20 blocks need type change)

Completed placement consistency check successfully.

Placement estimated critical path delay: 6.44681 ns
Successfully created FPGA place file '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.place'
Placement took 41.1679 seconds.
	Placement took 41.17 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 389.824 MB, end = 1051.41 MB, delta = 661.588 MB
Placement resident set memory usage: begin = 279.004 MB, end = 384.128 MB, delta = 105.124 MB
	Placement peak resident set memory usage = 536.868 MB
***** Ending stage placement *****
