// Seed: 2431741949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = id_23;
endmodule
module module_1 #(
    parameter id_2 = 32'd92,
    parameter id_8 = 32'd91
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3
  );
  inout wire id_1;
  logic [7:0] id_5, id_6;
  buf primCall (id_3, id_1);
  assign id_5[-1] = id_3;
  tri0 id_7;
  assign id_7 = id_6 - id_2;
  assign id_1 = id_6;
  assign id_4[-1] = -1 == -1'b0;
  wire _id_8;
  wor id_9 = -1;
  logic [id_2 : id_8] id_10;
  assign id_8 = id_3;
endmodule
