VERILOG_SOURCES += $(SPINALROOT)/Pinsec.v
TOPLEVEL=Pinsec
MODULE=PinsecTest

include ../common/Makefile.sim