{
  "Top": "inverse",
  "RtlTop": "inverse",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xqzu5ev",
    "Package": "-ffrb900",
    "Speed": "-1-i"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline inverse\/Ini_Aug_loop ",
      "set_directive_pipeline inverse\/Extract_loop "
    ],
    "DirectiveInfo": [
      "pipeline inverse\/Ini_Aug_loop {} {}",
      "pipeline inverse\/Extract_loop {} {}"
    ]
  },
  "Args": {
    "A": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "10",
          "10"
        ],
        "multiInterfaceRef": [
          "A_address0",
          "A_address1",
          "A_q0",
          "A_q1"
        ]
      }
    },
    "B": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "22",
        "arraySizes": [
          "10",
          "10"
        ],
        "multiInterfaceRef": [
          "B_V_address0",
          "B_V_address1",
          "B_V_d0",
          "B_V_d1"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "8595",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "inverse",
    "Version": "1.0",
    "DisplayName": "Inverse",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/inver_aug.cpp",
      "..\/..\/axi_stream.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/inverse_aug_V.vhd",
      "impl\/vhdl\/inverse_sdiv_36nsbkb.vhd",
      "impl\/vhdl\/inverse.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/inverse_aug_V.v",
      "impl\/verilog\/inverse_sdiv_36nsbkb.v",
      "impl\/verilog\/inverse.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/gonin\/Documents\/cs4601\/proj\/invert_matrix\/inver_aug\/solution1\/.autopilot\/db\/inverse.design.xml",
    "DebugDir": "C:\/Users\/gonin\/Documents\/cs4601\/proj\/invert_matrix\/inver_aug\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/gonin\/Documents\/cs4601\/proj\/invert_matrix\/inver_aug\/solution1\/.debug\/inverse.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "A",
      "bundle_role": "address0"
    },
    "A_address1": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "A",
      "bundle_role": "address1"
    },
    "A_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "q0"
    },
    "A_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "q1"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "B_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "B_V",
      "bundle_role": "address0"
    },
    "B_V_address1": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "B_V",
      "bundle_role": "address1"
    },
    "B_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "22",
      "ctype": {"DATA": {
          "Type": "real fixed signed 14",
          "Width": "22"
        }},
      "bundle_name": "B_V",
      "bundle_role": "d0"
    },
    "B_V_d1": {
      "type": "data",
      "dir": "out",
      "width": "22",
      "ctype": {"DATA": {
          "Type": "real fixed signed 14",
          "Width": "22"
        }},
      "bundle_name": "B_V",
      "bundle_role": "d1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "7"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "7"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    },
    "B_V_address0": {
      "dir": "out",
      "width": "7"
    },
    "B_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "B_V_d0": {
      "dir": "out",
      "width": "22"
    },
    "B_V_address1": {
      "dir": "out",
      "width": "7"
    },
    "B_V_ce1": {
      "dir": "out",
      "width": "1"
    },
    "B_V_we1": {
      "dir": "out",
      "width": "1"
    },
    "B_V_d1": {
      "dir": "out",
      "width": "22"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "inverse"},
    "Info": {"inverse": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"inverse": {
        "Latency": {
          "LatencyBest": "8595",
          "LatencyAvg": "10695",
          "LatencyWorst": "12695",
          "PipelineIIMin": "8596",
          "PipelineIIMax": "12696",
          "PipelineII": "8596 ~ 12696",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.163"
        },
        "Loops": [
          {
            "Name": "Ini_Aug_loop",
            "TripCount": "10",
            "Latency": "100",
            "PipelineII": "10",
            "PipelineDepth": "10"
          },
          {
            "Name": "Row_Operation",
            "TripCount": "10",
            "LatencyMin": "8440",
            "LatencyMax": "12540",
            "Latency": "8440 ~ 12540",
            "PipelineII": "",
            "PipelineDepthMin": "844",
            "PipelineDepthMax": "1254",
            "PipelineDepth": "844 ~ 1254",
            "Loops": [
              {
                "Name": "Row_Operation.1",
                "TripCount": "20",
                "Latency": "820",
                "PipelineII": "",
                "PipelineDepth": "41"
              },
              {
                "Name": "Row_Operation.2",
                "TripCount": "10",
                "LatencyMin": "20",
                "LatencyMax": "430",
                "Latency": "20 ~ 430",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "43",
                "PipelineDepth": "2 ~ 43",
                "Loops": [{
                    "Name": "Row_Operation.2.1",
                    "TripCount": "20",
                    "Latency": "40",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }
            ]
          },
          {
            "Name": "Extract_loop",
            "TripCount": "10",
            "Latency": "50",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "2",
          "FF": "785",
          "LUT": "2393",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "inverse",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-31 03:37:31 +1000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
