
COMPONENT fir
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  x : IN  SIGNED (15 DOWNTO 0);
  w : IN  SIGNED (15 DOWNTO 0);
  y : OUT  SIGNED (31 DOWNTO 0)
);
END COMPONENT;

