{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525199169589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525199169598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 13:26:09 2018 " "Processing started: Tue May 01 13:26:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525199169598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199169598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199169598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525199170601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525199170601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "MUXRegisterFile.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "Multiplexer2to1.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "MIPS_Processor_TB.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "DecoderRegisterFile.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "Adder32bits.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegister.v 1 1 " "Found 1 design units, including 1 entities, in source file piperegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegister " "Found entity 1: PipeRegister" {  } { { "PipeRegister.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/PipeRegister.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199186535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199186535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525199186629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "MIPS_Processor.v" "ControlUnit" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:ProgramCounter " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:ProgramCounter\"" {  } { { "MIPS_Processor.v" "ProgramCounter" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:ROMProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:ROMProgramMemory\"" {  } { { "MIPS_Processor.v" "ROMProgramMemory" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186702 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "50 0 63 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (50) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "ProgramMemory.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1525199186704 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525199186704 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525199186704 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525199186704 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_Puls_4 " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_Puls_4\"" {  } { { "MIPS_Processor.v" "PC_Puls_4" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:Left2 " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:Left2\"" {  } { { "MIPS_Processor.v" "Left2" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:PCShift_OR_PC " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:PCShift_OR_PC\"" {  } { { "MIPS_Processor.v" "PCShift_OR_PC" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegister PipeRegister:PipeRegister_IF_ID " "Elaborating entity \"PipeRegister\" for hierarchy \"PipeRegister:PipeRegister_IF_ID\"" {  } { { "MIPS_Processor.v" "PipeRegister_IF_ID" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegister PipeRegister:PipeRegister_ID_EX " "Elaborating entity \"PipeRegister\" for hierarchy \"PipeRegister:PipeRegister_ID_EX\"" {  } { { "MIPS_Processor.v" "PipeRegister_ID_EX" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegister PipeRegister:PipeRegister_EX_MEM " "Elaborating entity \"PipeRegister\" for hierarchy \"PipeRegister:PipeRegister_EX_MEM\"" {  } { { "MIPS_Processor.v" "PipeRegister_EX_MEM" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegister PipeRegister:PipeRegister_MEM_WB " "Elaborating entity \"PipeRegister\" for hierarchy \"PipeRegister:PipeRegister_MEM_WB\"" {  } { { "MIPS_Processor.v" "PipeRegister_MEM_WB" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRTypeAndIType " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRTypeAndIType\"" {  } { { "MIPS_Processor.v" "MUX_ForRTypeAndIType" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "MIPS_Processor.v" "Register_File" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "RegisterFile.v" "Decoder" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "RegisterFile.v" "Register_Zero" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_sp " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_sp\"" {  } { { "RegisterFile.v" "Register_sp" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/RegisterFile.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "RegisterFile.v" "MUXRegister1" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/RegisterFile.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtendForConstants " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtendForConstants\"" {  } { { "MIPS_Processor.v" "SignExtendForConstants" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "MIPS_Processor.v" "ArithmeticLogicUnit" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemory\"" {  } { { "MIPS_Processor.v" "DataMemory" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRJumpAndJump " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRJumpAndJump\"" {  } { { "MIPS_Processor.v" "MUX_ForRJumpAndJump" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199186861 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DataMemory:DataMemory\|ram_rtl_0 " "Inferred RAM node \"DataMemory:DataMemory\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525199187767 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0 " "RAM logic \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "DecoderRegisterFile.v" "Ram0" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/DecoderRegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525199187769 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525199187769 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/db/MIPS_Processor.ram0_ProgramMemory_93ae0f9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/db/MIPS_Processor.ram0_ProgramMemory_93ae0f9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525199187773 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:DataMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:DataMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525199188487 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525199188487 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525199188487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DataMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:DataMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199189496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DataMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:DataMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525199189497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525199189497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilc1 " "Found entity 1: altsyncram_ilc1" {  } { { "db/altsyncram_ilc1.tdf" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/db/altsyncram_ilc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525199189616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199189616 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525199190149 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Register.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/Register.v" 31 -1 0 } } { "PC_Register.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/PC_Register.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525199190211 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525199190211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[0\] GND " "Pin \"PortOut\[0\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[1\] GND " "Pin \"PortOut\[1\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[2\] GND " "Pin \"PortOut\[2\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[3\] GND " "Pin \"PortOut\[3\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[4\] GND " "Pin \"PortOut\[4\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[5\] GND " "Pin \"PortOut\[5\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[6\] GND " "Pin \"PortOut\[6\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[7\] GND " "Pin \"PortOut\[7\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[8\] GND " "Pin \"PortOut\[8\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[9\] GND " "Pin \"PortOut\[9\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[10\] GND " "Pin \"PortOut\[10\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[11\] GND " "Pin \"PortOut\[11\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[12\] GND " "Pin \"PortOut\[12\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[13\] GND " "Pin \"PortOut\[13\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[14\] GND " "Pin \"PortOut\[14\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[15\] GND " "Pin \"PortOut\[15\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[16\] GND " "Pin \"PortOut\[16\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[17\] GND " "Pin \"PortOut\[17\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[18\] GND " "Pin \"PortOut\[18\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[19\] GND " "Pin \"PortOut\[19\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[20\] GND " "Pin \"PortOut\[20\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[21\] GND " "Pin \"PortOut\[21\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[22\] GND " "Pin \"PortOut\[22\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[23\] GND " "Pin \"PortOut\[23\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[24\] GND " "Pin \"PortOut\[24\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[25\] GND " "Pin \"PortOut\[25\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[26\] GND " "Pin \"PortOut\[26\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[27\] GND " "Pin \"PortOut\[27\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[28\] GND " "Pin \"PortOut\[28\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[29\] GND " "Pin \"PortOut\[29\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[30\] GND " "Pin \"PortOut\[30\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[31\] GND " "Pin \"PortOut\[31\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525199190878 "|MIPS_Processor|PortOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525199190878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525199191107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525199196529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525199196529 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[0\] " "No output dependent on input pin \"PortIn\[0\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[1\] " "No output dependent on input pin \"PortIn\[1\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[2\] " "No output dependent on input pin \"PortIn\[2\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[3\] " "No output dependent on input pin \"PortIn\[3\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[4\] " "No output dependent on input pin \"PortIn\[4\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[5\] " "No output dependent on input pin \"PortIn\[5\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[6\] " "No output dependent on input pin \"PortIn\[6\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[7\] " "No output dependent on input pin \"PortIn\[7\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/Carso/Documents/Practicas_Arqui/Practica3/ModelSim/MIPS_Processor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525199196867 "|MIPS_Processor|PortIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525199196867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3268 " "Implemented 3268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525199196868 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525199196868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3162 " "Implemented 3162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525199196868 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525199196868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525199196868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525199196898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 13:26:36 2018 " "Processing ended: Tue May 01 13:26:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525199196898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525199196898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525199196898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525199196898 ""}
