$date
	Fri Apr 10 19:32:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seg $end
$var wire 9 ! t_seg [8:0] $end
$var reg 4 " t_sin [3:0] $end
$var integer 32 # i [31:0] $end
$scope module s0 $end
$var wire 4 $ sin [3:0] $end
$var reg 9 % seg [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#5
b11111100 !
b11111100 %
b0 #
b0 "
b0 $
#10
b1100000 !
b1100000 %
b1 #
b1 "
b1 $
#15
b11011010 !
b11011010 %
b10 #
b10 "
b10 $
#20
b11110010 !
b11110010 %
b11 #
b11 "
b11 $
#25
b1100110 !
b1100110 %
b100 #
b100 "
b100 $
#30
b10110110 !
b10110110 %
b101 #
b101 "
b101 $
#35
b10111110 !
b10111110 %
b110 #
b110 "
b110 $
#40
b11100000 !
b11100000 %
b111 #
b111 "
b111 $
#45
b11111110 !
b11111110 %
b1000 #
b1000 "
b1000 $
#50
b11110110 !
b11110110 %
b1001 #
b1001 "
b1001 $
#55
b0 !
b0 %
b1010 #
b1010 "
b1010 $
#60
b1011 #
b1011 "
b1011 $
#65
b1100 #
b1100 "
b1100 $
#70
b1101 #
b1101 "
b1101 $
#75
b1110 #
b1110 "
b1110 $
#80
b1111 #
b1111 "
b1111 $
#85
b11111100 !
b11111100 %
b10000 #
b0 "
b0 $
