# Workshop on Verification with Chisel and UVM

This workshop will present the results of the InfinIT funded project
*High-Level Design and Verification of Digital Systems*.

 * Date: 2020-10-30
 * Time: 14:00-16:00 CEST
 * Location: online at Zoom at: https://dtudk.zoom.us/j/68132077416

## Program

 * 14:00 **Introduction**, Martin Schoeberl
 * 14:20 **UVM - How, why, and is it even necessary?**, Kasper Hesse
 * xx:xx **VHDL Code with Chisel Tester**, Simon Thye Andersen
 * xx:xx **Code Coverage at FIRRTL Level**, Andrew Dobis
 * xx:xx **C Integration in SystemVerilog and Scala**, Kasper Hesse
 * xx:xx **Break**, bring your own coffe
 * xx:xx **Cover Points**, Andrew Dobis
 * xx:xx **Property Based Testing**, Zhoulai Fu
 * xx:xx **Code coverage at Scala level**, Hans Jakob Damsgaard
 * xx:xx **Break**, bring your own coffe
 * xx:xx **Constraint random Verification?** (Coverage in Verilog, Tester2 Dashboard)
 * xx:xx **Sorting Use Case**, Tjark Petersen
 * xx:xx **Teaching Activities on Verification at DTU**, Martin Schoeberl
 * xx:xx **Summarize and Outlook**, Martin Schoeberl
 

