<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: TIM_Trigger_Output_Source</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>TIM_Trigger_Output_Source<br/>
<small>
[<a class="el" href="group___t_i_m___exported___types.html">TIM_Exported_Types</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb039ed39279a4d1134b234797b1cdfb"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_Reset" ref="gafb039ed39279a4d1134b234797b1cdfb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa228ba6cfafcf676e33e3ee35cb7fc1c"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_Enable" ref="gaa228ba6cfafcf676e33e3ee35cb7fc1c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a73c717070ab1a0ef90326780f20aef"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_Update" ref="ga8a73c717070ab1a0ef90326780f20aef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d044b472c021f5484b9f71eb9ca69f1"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_OC1" ref="ga2d044b472c021f5484b9f71eb9ca69f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cb70a2a026dc02136bdbb3dcc483d6c"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_OC1Ref" ref="ga7cb70a2a026dc02136bdbb3dcc483d6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC1Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga059f9f6cf96c833180eb3cdf5e56bd04"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_OC2Ref" ref="ga059f9f6cf96c833180eb3cdf5e56bd04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC2Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40943bc1c3f22b983c683cbf0e87a218"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_OC3Ref" ref="ga40943bc1c3f22b983c683cbf0e87a218" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC3Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc81561599199912d613c65f760919bc"></a><!-- doxytag: member="TIM_Trigger_Output_Source::TIM_TRGOSource_OC4Ref" ref="gafc81561599199912d613c65f760919bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC4Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TRGO_SOURCE</b>(SOURCE)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gadf4e4e0422bd9c108b184884781d2d46"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_TRGO_SOURCE" ref="gadf4e4e0422bd9c108b184884781d2d46" args="(SOURCE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_TIM_TRGO_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">SOURCE</td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((SOURCE) == TIM_TRGOSource_Reset) || \
                                    ((SOURCE) == TIM_TRGOSource_Enable) || \
                                    ((SOURCE) == TIM_TRGOSource_Update) || \
                                    ((SOURCE) == TIM_TRGOSource_OC1) || \
                                    ((SOURCE) == TIM_TRGOSource_OC1Ref) || \
                                    ((SOURCE) == TIM_TRGOSource_OC2Ref) || \
                                    ((SOURCE) == TIM_TRGOSource_OC3Ref) || \
                                    ((SOURCE) == TIM_TRGOSource_OC4Ref))
</pre></div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:59 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
