#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x131ef4040 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x131e55c10 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x131e55c50 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000000110>;
P_0x131e55c90 .param/l "IMG_BASE_ADDR" 0 2 122, C4<00110000000000000000000100000000>;
P_0x131e55cd0 .param/l "KERN_BASE_ADDR" 0 2 123, C4<00110000000000000000001000000000>;
P_0x131e55d10 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x131e55d50 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x131e55d90 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x131e55dd0 .param/l "REG_BASE_ADDR" 0 2 121, C4<00110000000000000000000000000000>;
P_0x131e55e10 .param/l "RES_BASE_ADDR" 0 2 124, C4<00110000000000000000001100000000>;
P_0x131e55e50 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000000110>;
P_0x131e55e90 .param/l "VERBOSE" 0 2 125, +C4<00000000000000000000000000000010>;
v0x121e7dd10_0 .var "clk", 0 0;
v0x121e7ddc0_0 .var "cols", 7 0;
v0x121e7de70_0 .var "en_max_pool", 0 0;
v0x121e7df20_0 .var/i "i", 31 0;
v0x121e7dfd0 .array "image", 31 0, 23 0;
v0x121e7e0b0_0 .var/i "iter", 31 0;
v0x121e7e160_0 .var "kern_addr_mode", 0 0;
v0x121e7e200_0 .var "kern_cols", 2 0;
v0x121e7e2b0 .array "kernels", 31 0, 23 0;
v0x121e7e3c0_0 .var "kerns", 2 0;
v0x121e7e460 .array "loaded_img", 95 0, 7 0;
v0x121e7e500_0 .var "mask", 2 0;
v0x121e7e5b0_0 .var "reset", 0 0;
v0x121e7e650 .array "result", 31 0, 7 0;
v0x121e7e6f0_0 .var "result_cols", 7 0;
v0x121e7e7a0 .array "result_sim", 31 0, 7 0;
v0x121e7e840_0 .var "shift", 3 0;
v0x121e7e9d0_0 .var "stride", 7 0;
v0x121e7ea60_0 .var "strvar1", 800 0;
v0x121e7eb10_0 .var "wb_clk_i", 0 0;
v0x121e7eba0_0 .var "wb_rst_i", 0 0;
v0x121e7ec30_0 .net "wbs_ack_o", 0 0, L_0x121e7f2b0;  1 drivers
v0x121e7ece0_0 .var "wbs_adr_i", 31 0;
v0x121e7ed70_0 .var "wbs_cyc_i", 0 0;
v0x121e7ee00_0 .var "wbs_dat_i", 31 0;
v0x121e7ee90_0 .net "wbs_dat_o", 31 0, v0x121e7cb20_0;  1 drivers
v0x121e7ef20_0 .var "wbs_sel_i", 3 0;
v0x121e7efb0_0 .var "wbs_stb_i", 0 0;
v0x121e7f040_0 .var "wbs_we_i", 0 0;
E_0x121e2dd90 .event anyedge, v0x121e7e5b0_0;
E_0x121e39870 .event anyedge, v0x121e7dd10_0;
S_0x131eff510 .scope task, "calculate_results" "calculate_results" 2 325, 2 325 0, S_0x131ef4040;
 .timescale 0 0;
v0x131ee4810_0 .var/i "c", 31 0;
v0x131ebca20 .array "conv_result", 31 0, 20 0;
v0x121e38260_0 .var/i "kc", 31 0;
v0x121e10570_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e10570_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ee4810_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x131ebca20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e38260_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x121e38260_0;
    %load/vec4 v0x121e7e200_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %load/vec4 v0x121e7e500_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e38260_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7dfd0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x121e10570_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x121e7e160_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x121e38260_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7e2b0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x121e7e500_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e38260_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7dfd0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x121e10570_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x121e7e160_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x121e38260_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7e2b0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x121e7e500_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e38260_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7dfd0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x121e10570_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x121e7e160_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x121e38260_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7e2b0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x131ebca20, 4, 0;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %vpi_call 2 341 "$display", "conv_result[%2d] => %10d\012", S<1,vec4,u32>, S<0,vec4,u21> {2 0 0};
    %load/vec4 v0x121e38260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e38260_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x131ee4810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131ee4810_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x121e10570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e10570_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x121e7de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e10570_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ee4810_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 8;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x131ee4810_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x121e7e7a0, 4, 0;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %addi 1, 0, 32;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x131ee4810_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x131ebca20, 4;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x131ee4810_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x131ee4810_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121e7e7a0, 4;
    %vpi_call 2 357 "$display", "conv_result[%2d] (%2d) > conv_result[%2d] (%2d)---> result_sim[%2d] = %5d\012", S<5,vec4,u32>, S<4,vec4,u21>, S<3,vec4,u32>, S<2,vec4,u21>, S<1,vec4,u32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x131ee4810_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x121e10570_0;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x131ee4810_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121e7e7a0, 4;
    %vpi_call 2 360 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x131ee4810_0;
    %addi 2, 0, 32;
    %store/vec4 v0x131ee4810_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x121e10570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e10570_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ee4810_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x131ee4810_0;
    %load/vec4 v0x121e7e6f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x131ee4810_0;
    %load/vec4a v0x131ebca20, 4;
    %pad/u 8;
    %ix/getv/s 4, v0x131ee4810_0;
    %store/vec4a v0x121e7e7a0, 4, 0;
    %vpi_call 2 367 "$display", "result_sim[%0d] = %0d", v0x131ee4810_0, &A<v0x121e7e7a0, v0x131ee4810_0 > {0 0 0};
    %load/vec4 v0x131ee4810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131ee4810_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x131ed7820 .scope task, "compare_results" "compare_results" 2 292, 2 292 0, S_0x131ef4040;
 .timescale 0 0;
v0x131ea1270_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ea1270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x121e7df20_0;
    %load/vec4 v0x121e7e6f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e650, 4;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e7a0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x131ea1270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131ea1270_0, 0, 32;
    %vpi_call 2 301 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x121e7e650, v0x121e7df20_0 >, &A<v0x121e7e7a0, v0x121e7df20_0 >, v0x121e7df20_0, v0x131ea1270_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 305 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x121e7e650, v0x121e7df20_0 >, &A<v0x121e7e7a0, v0x121e7df20_0 >, v0x121e7df20_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x131ea1270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 309 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x131edaee0 .scope task, "config_hw" "config_hw" 2 436, 2 436 0, S_0x131ef4040;
 .timescale 0 0;
v0x131ea1970_0 .var "cols_in", 7 0;
v0x131ea1bb0_0 .var "en_max_pool_in", 0 0;
v0x131ea0280_0 .var "inst_no", 7 0;
v0x131ea0880_0 .var "kern_addr_mode_in", 0 0;
v0x131ef36f0_0 .var "kern_cols_in", 2 0;
v0x131ef3cb0_0 .var "kerns_in", 2 0;
v0x131ef23a0_0 .var "mask_in", 2 0;
v0x131eecde0_0 .var "result_cols_in", 7 0;
v0x131eedd20_0 .var "shift_in", 3 0;
v0x131eeef80_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x131ea0280_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %load/vec4 v0x131ef36f0_0;
    %pad/u 32;
    %load/vec4 v0x131ea1970_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x131ef3cb0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x131eeef80_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x131ea0280_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %load/vec4 v0x131eecde0_0;
    %pad/u 32;
    %load/vec4 v0x131eedd20_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x131ea0880_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x131ea1bb0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x131ef23a0_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x131ea0280_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %end;
S_0x131ed86d0 .scope task, "config_test" "config_test" 2 203, 2 203 0, S_0x131ef4040;
 .timescale 0 0;
v0x131eeadb0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x131eeadb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x121e7e200_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x121e7ddc0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121e7e3c0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x121e7e9d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7e160_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x121e7e840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7de70_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x121e7e500_0, 0, 3;
    %load/vec4 v0x121e7de70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x121e7e6f0_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x131eeadb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121e7e200_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x121e7ddc0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121e7e3c0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x121e7e9d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7e160_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x121e7e840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7de70_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x121e7e500_0, 0, 3;
    %load/vec4 v0x121e7de70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x121e7e6f0_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x131eeadb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121e7e200_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x121e7ddc0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121e7e3c0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x121e7e9d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7e160_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x121e7e840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7de70_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x121e7e500_0, 0, 3;
    %load/vec4 v0x121e7de70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x121e7e6f0_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x131eeadb0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x121e7e200_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x121e7ddc0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121e7e3c0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x121e7e9d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7e160_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x121e7e840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7de70_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x121e7e500_0, 0, 3;
    %load/vec4 v0x121e7de70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x121e7ddc0_0;
    %pad/u 32;
    %load/vec4 v0x121e7e3c0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x121e7e6f0_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 255 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 256 "$display", "kern_cols        = %0d", v0x121e7e200_0 {0 0 0};
    %vpi_call 2 257 "$display", "cols             = %0d", v0x121e7ddc0_0 {0 0 0};
    %vpi_call 2 258 "$display", "kerns            = %0d", v0x121e7e3c0_0 {0 0 0};
    %vpi_call 2 259 "$display", "stride           = %0d", v0x121e7e9d0_0 {0 0 0};
    %vpi_call 2 260 "$display", "kern_addr_mode   = %0d", v0x121e7e160_0 {0 0 0};
    %vpi_call 2 261 "$display", "shift            = %0d", v0x121e7e840_0 {0 0 0};
    %vpi_call 2 262 "$display", "en_max_pool      = %0d", v0x121e7de70_0 {0 0 0};
    %vpi_call 2 263 "$display", "mask             = %0d", v0x121e7e500_0 {0 0 0};
    %vpi_call 2 264 "$display", "result_cols      = %0d", v0x121e7e6f0_0 {0 0 0};
    %vpi_call 2 265 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x131ea47c0 .scope task, "load_data" "load_data" 2 373, 2 373 0, S_0x131ef4040;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 3099114680, 0, 555;
    %concati/vec4 3099375800, 0, 32;
    %concati/vec4 3182803365, 0, 32;
    %concati/vec4 3453058441, 0, 32;
    %concati/vec4 2780347857, 0, 32;
    %concati/vec4 3380979129, 0, 32;
    %concati/vec4 2780404924, 0, 32;
    %concati/vec4 3233599680, 0, 32;
    %concati/vec4 3160377, 0, 22;
    %store/vec4 v0x121e7ea60_0, 0, 801;
    %vpi_call 2 392 "$readmemb", v0x121e7ea60_0, v0x121e7e460 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.39, 5;
    %vpi_call 2 396 "$display", "loaded_img[%2d] = %10d\012", v0x121e7df20_0, &A<v0x121e7e460, v0x121e7df20_0 > {0 0 0};
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.41, 5;
    %load/vec4 v0x121e7df20_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7e460, 4;
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7e460, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x121e7dfd0, 4, 0;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7dfd0, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7dfd0, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x121e7dfd0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 404 "$display", "image[%2d] => %2d, %2d, %2d\012", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x121e7df20_0;
    %addi 3, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.43, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x121e7df20_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x121e7df20_0;
    %store/vec4a v0x121e7e2b0, 4, 0;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e2b0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e2b0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e2b0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 412 "$display", "kernels[%2d] => [23:16]->%2d, [15:8]->%2d, [7:0]->%2d\012", v0x121e7df20_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_4.42;
T_4.43 ;
    %end;
S_0x131ea6410 .scope task, "poll_done" "poll_done" 2 269, 2 269 0, S_0x131ef4040;
 .timescale 0 0;
v0x131eeb410_0 .var/i "cnt", 31 0;
v0x131eebad0_0 .var "data_", 31 0;
v0x131ee8290_0 .var "inst_no", 7 0;
E_0x131e39b10 .event posedge, v0x121e7dd10_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131eebad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131eeb410_0, 0, 32;
T_5.44 ;
    %load/vec4 v0x131eebad0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.45, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x131ee8290_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d3f0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x121e7d200;
    %join;
    %load/vec4 v0x121e7d480_0;
    %store/vec4 v0x131eebad0_0, 0, 32;
    %load/vec4 v0x131eeb410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131eeb410_0, 0, 32;
    %load/vec4 v0x131eeb410_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.46, 5;
    %vpi_call 2 284 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
T_5.46 ;
    %pushi/vec4 10, 0, 32;
T_5.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.49, 5;
    %jmp/1 T_5.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131e39b10;
    %jmp T_5.48;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.44;
T_5.45 ;
    %end;
S_0x131eafa30 .scope task, "readback_results" "readback_results" 2 313, 2 313 0, S_0x131ef4040;
 .timescale 0 0;
v0x131ee8ca0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_6.50 ;
    %load/vec4 v0x121e7df20_0;
    %load/vec4 v0x121e7e6f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.51, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x131ee8ca0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x121e7df20_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x121e7d3f0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x121e7d200;
    %join;
    %load/vec4 v0x121e7d480_0;
    %pad/u 8;
    %ix/getv/s 4, v0x121e7df20_0;
    %store/vec4a v0x121e7e650, 4, 0;
    %vpi_call 2 319 "$display", "result[%2d] --> %10d\012", v0x121e7df20_0, &A<v0x121e7e650, v0x121e7df20_0 > {0 0 0};
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_6.50;
T_6.51 ;
    %end;
S_0x131eb30f0 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 97, 3 3 0, S_0x131ef4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x131ed9460 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x131ed94a0 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000110>;
P_0x131ed94e0 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x131ed9520 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x131ed9560 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x131ed95a0 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000110>;
L_0x121e7f0d0 .functor OR 1, v0x131eb4b60_0, v0x121e58760_0, C4<0>, C4<0>;
L_0x121e7f1c0 .functor OR 1, L_0x121e7f0d0, v0x121e69c50_0, C4<0>, C4<0>;
L_0x121e7f2b0 .functor OR 1, L_0x121e7f1c0, v0x121e7b220_0, C4<0>, C4<0>;
v0x121e7c130_0 .net *"_ivl_0", 0 0, L_0x121e7f0d0;  1 drivers
v0x121e7c1d0_0 .net *"_ivl_2", 0 0, L_0x121e7f1c0;  1 drivers
v0x121e7c270_0 .var "addr_r", 1 0;
v0x121e7c300_0 .net "wb_clk_i", 0 0, v0x121e7eb10_0;  1 drivers
v0x121e7c410_0 .net "wb_rst_i", 0 0, v0x121e7eba0_0;  1 drivers
v0x121e7c520_0 .net "wbs_ack_o", 0 0, L_0x121e7f2b0;  alias, 1 drivers
v0x121e7c5b0_0 .net "wbs_ack_out_0", 0 0, v0x131eb4b60_0;  1 drivers
v0x121e7c640_0 .net "wbs_ack_out_1", 0 0, v0x121e58760_0;  1 drivers
v0x121e7c6d0_0 .net "wbs_ack_out_2", 0 0, v0x121e69c50_0;  1 drivers
v0x121e7c7e0_0 .net "wbs_ack_out_3", 0 0, v0x121e7b220_0;  1 drivers
v0x121e7c870_0 .net "wbs_adr_i", 31 0, v0x121e7ece0_0;  1 drivers
v0x121e7c980_0 .net "wbs_cyc_i", 0 0, v0x121e7ed70_0;  1 drivers
v0x121e7ca90_0 .net "wbs_dat_i", 31 0, v0x121e7ee00_0;  1 drivers
v0x121e7cb20_0 .var "wbs_dat_o", 31 0;
v0x121e7cbb0_0 .net "wbs_dat_out_0", 31 0, L_0x121e7f9d0;  1 drivers
v0x121e7cc40_0 .net "wbs_dat_out_1", 31 0, L_0x121e83450;  1 drivers
v0x121e7ccd0_0 .net "wbs_dat_out_2", 31 0, L_0x121e872a0;  1 drivers
v0x121e7ce60_0 .net "wbs_dat_out_3", 31 0, L_0x121e8aa70;  1 drivers
v0x121e7cef0_0 .net "wbs_sel_i", 3 0, v0x121e7ef20_0;  1 drivers
v0x121e7cf80_0 .net "wbs_stb_i", 0 0, v0x121e7efb0_0;  1 drivers
v0x121e7d090_0 .net "wbs_we_i", 0 0, v0x121e7f040_0;  1 drivers
E_0x131e16830/0 .event anyedge, v0x121e7c270_0, v0x121e15d40_0, v0x121e592c0_0, v0x121e6a950_0;
E_0x131e16830/1 .event anyedge, v0x121e7bd60_0;
E_0x131e16830 .event/or E_0x131e16830/0, E_0x131e16830/1;
E_0x131e16870 .event posedge, v0x121e2edc0_0;
S_0x131eb08e0 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x131eb30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x131e4fdf0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x131e4fe30 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x131e4fe70 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x131e4feb0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x131e4fef0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x131e4ff30 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x131e4ff70 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x131e4ffb0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x121e7f3e0 .functor BUFZ 1, v0x121e7eb10_0, C4<0>, C4<0>, C4<0>;
L_0x121e7f450 .functor BUFZ 1, v0x121e7eba0_0, C4<0>, C4<0>, C4<0>;
L_0x121e7f810 .functor AND 1, L_0x121e7f6f0, v0x121e7ed70_0, C4<1>, C4<1>;
L_0x121e7f8e0 .functor AND 1, L_0x121e7f810, v0x121e7efb0_0, C4<1>, C4<1>;
L_0x121e7f9d0 .functor BUFZ 32, v0x131eb4ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121e7fe90 .functor AND 1, L_0x121e7fd50, L_0x121e7f8e0, C4<1>, C4<1>;
L_0x121e7ffc0 .functor AND 1, L_0x121e7fe90, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e804a0 .functor AND 1, L_0x121e80330, L_0x121e7f8e0, C4<1>, C4<1>;
L_0x121e80560 .functor AND 1, L_0x121e804a0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e80910 .functor AND 1, L_0x121e80830, L_0x121e7f8e0, C4<1>, C4<1>;
L_0x121e80aa0 .functor AND 1, L_0x121e80910, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e80ef0 .functor AND 1, L_0x121e80e10, L_0x121e7f8e0, C4<1>, C4<1>;
L_0x121e81010 .functor AND 1, L_0x121e80ef0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e825f0 .functor OR 1, L_0x121e7f450, L_0x121e813a0, C4<0>, C4<0>;
L_0x121e82880 .functor NOT 1, v0x121e49dc0_0, C4<0>, C4<0>, C4<0>;
L_0x121e82ce0 .functor AND 1, v0x131ec91b0_0, L_0x121e82880, C4<1>, C4<1>;
L_0x128078058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x131ecaa70_0 .net/2u *"_ivl_10", 32 0, L_0x128078058;  1 drivers
v0x131ecab00_0 .net *"_ivl_12", 0 0, L_0x121e7f6f0;  1 drivers
v0x131ea4a80_0 .net *"_ivl_14", 0 0, L_0x121e7f810;  1 drivers
v0x131ea4b10_0 .net *"_ivl_23", 1 0, L_0x121e7fb20;  1 drivers
v0x131ea6020_0 .net *"_ivl_24", 31 0, L_0x121e7fbc0;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131ea60b0_0 .net *"_ivl_27", 29 0, L_0x1280780a0;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131eb2ed0_0 .net/2u *"_ivl_28", 31 0, L_0x1280780e8;  1 drivers
v0x131eb2f60_0 .net *"_ivl_30", 0 0, L_0x121e7fd50;  1 drivers
v0x131eb1b00_0 .net *"_ivl_32", 0 0, L_0x121e7fe90;  1 drivers
v0x131eb1b90_0 .net *"_ivl_37", 1 0, L_0x121e80070;  1 drivers
v0x131eb1460_0 .net *"_ivl_38", 31 0, L_0x121e80250;  1 drivers
L_0x128078130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131eb14f0_0 .net *"_ivl_41", 29 0, L_0x128078130;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x131e36f10_0 .net/2u *"_ivl_42", 31 0, L_0x128078178;  1 drivers
v0x131e36fa0_0 .net *"_ivl_44", 0 0, L_0x121e80330;  1 drivers
v0x121e462c0_0 .net *"_ivl_46", 0 0, L_0x121e804a0;  1 drivers
v0x121e46350_0 .net *"_ivl_5", 7 0, L_0x121e7f4c0;  1 drivers
v0x121e30b80_0 .net *"_ivl_51", 1 0, L_0x121e80610;  1 drivers
v0x121e30c10_0 .net *"_ivl_52", 31 0, L_0x121e806b0;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e2e720_0 .net *"_ivl_55", 29 0, L_0x1280781c0;  1 drivers
L_0x128078208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x121e2e7b0_0 .net/2u *"_ivl_56", 31 0, L_0x128078208;  1 drivers
v0x121e2d350_0 .net *"_ivl_58", 0 0, L_0x121e80830;  1 drivers
v0x121e2d3e0_0 .net *"_ivl_6", 32 0, L_0x121e7f560;  1 drivers
v0x121e2ccb0_0 .net *"_ivl_60", 0 0, L_0x121e80910;  1 drivers
v0x121e2cd40_0 .net *"_ivl_65", 1 0, L_0x121e80c10;  1 drivers
v0x121e1e650_0 .net *"_ivl_66", 31 0, L_0x121e80cb0;  1 drivers
L_0x128078250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e1e6e0_0 .net *"_ivl_69", 29 0, L_0x128078250;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121e1bcd0_0 .net/2u *"_ivl_70", 31 0, L_0x128078298;  1 drivers
v0x121e1bd60_0 .net *"_ivl_72", 0 0, L_0x121e80e10;  1 drivers
v0x121e08e90_0 .net *"_ivl_74", 0 0, L_0x121e80ef0;  1 drivers
L_0x128078010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e08f20_0 .net *"_ivl_9", 24 0, L_0x128078010;  1 drivers
v0x121e06a30_0 .net *"_ivl_94", 0 0, L_0x121e82880;  1 drivers
v0x121e06ac0_0 .net "accum_ovrflow", 0 0, v0x121e386e0_0;  1 drivers
v0x121e04fc0_0 .net "clk", 0 0, L_0x121e7f3e0;  1 drivers
v0x121e05050_0 .net "cols", 7 0, L_0x121e815e0;  1 drivers
v0x121e200f0_0 .net "data_out_regs", 31 0, v0x131edd780_0;  1 drivers
v0x131e29700_0 .net "data_out_result", 7 0, v0x131ed9980_0;  1 drivers
v0x131edc8c0_0 .net "done", 0 0, v0x121e49dc0_0;  1 drivers
v0x131edc950_0 .net "en_max_pool", 0 0, L_0x121e81cd0;  1 drivers
v0x131edb360_0 .net "img_addr", 5 0, v0x131ef2d30_0;  1 drivers
v0x131edb3f0_0 .net "img_data", 23 0, v0x121e3e810_0;  1 drivers
v0x131eda630_0 .net "kern_addr", 5 0, v0x131ef0fa0_0;  1 drivers
v0x131eda6c0_0 .net "kern_addr_mode", 0 0, L_0x121e81b50;  1 drivers
v0x131ed9f90_0 .net "kern_cols", 2 0, L_0x121e814c0;  1 drivers
v0x131eda020_0 .net "kern_data", 23 0, v0x121e343e0_0;  1 drivers
v0x131ec21e0_0 .net "kerns", 2 0, L_0x121e81780;  1 drivers
v0x131ec2270_0 .net "mask", 2 0, L_0x121e81d70;  1 drivers
v0x131eb4ad0_0 .var "rdata", 31 0;
v0x131eb4b60_0 .var "ready", 0 0;
v0x131eb3570_0 .net "reset", 0 0, L_0x121e7f450;  1 drivers
v0x131eb3600_0 .net "result_addr", 5 0, v0x131ee5f40_0;  1 drivers
v0x131eb2840_0 .net "result_cols", 7 0, L_0x121e81940;  1 drivers
v0x131eb28d0_0 .net "result_data", 7 0, v0x131ed8bc0_0;  1 drivers
v0x131eb21a0_0 .net "result_valid", 0 0, v0x131ec91b0_0;  1 drivers
v0x131eb2230_0 .net "shift", 3 0, L_0x121e81a30;  1 drivers
v0x121e3da30_0 .net "soft_reset", 0 0, L_0x121e813a0;  1 drivers
v0x121e3dac0_0 .net "start", 0 0, L_0x121e81300;  1 drivers
v0x121e30320_0 .net "stride", 7 0, L_0x121e818a0;  1 drivers
v0x121e303b0_0 .net "valid", 0 0, L_0x121e7f8e0;  1 drivers
v0x121e2edc0_0 .net "wb_clk_i", 0 0, v0x121e7eb10_0;  alias, 1 drivers
v0x121e2ee50_0 .net "wb_rst_i", 0 0, v0x121e7eba0_0;  alias, 1 drivers
v0x121e2e090_0 .net "wbs_ack_o", 0 0, v0x131eb4b60_0;  alias, 1 drivers
v0x121e2e120_0 .net "wbs_adr_i", 31 0, v0x121e7ece0_0;  alias, 1 drivers
v0x121e2d9f0_0 .net "wbs_cyc_i", 0 0, v0x121e7ed70_0;  alias, 1 drivers
v0x121e2da80_0 .net "wbs_dat_i", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e15d40_0 .net "wbs_dat_o", 31 0, L_0x121e7f9d0;  alias, 1 drivers
v0x121e15dd0_0 .net "wbs_sel_i", 3 0, v0x121e7ef20_0;  alias, 1 drivers
v0x121e08630_0 .net "wbs_stb_i", 0 0, v0x121e7efb0_0;  alias, 1 drivers
v0x121e086c0_0 .net "wbs_we_i", 0 0, v0x121e7f040_0;  alias, 1 drivers
v0x121e070d0_0 .net "we_img_ram", 0 0, L_0x121e80560;  1 drivers
v0x121e07160_0 .net "we_kern_ram", 0 0, L_0x121e80aa0;  1 drivers
v0x121e063a0_0 .net "we_regs", 0 0, L_0x121e7ffc0;  1 drivers
v0x121e06430_0 .net "we_res_ram", 0 0, L_0x121e81010;  1 drivers
L_0x121e7f4c0 .part v0x121e7ece0_0, 24, 8;
L_0x121e7f560 .concat [ 8 25 0 0], L_0x121e7f4c0, L_0x128078010;
L_0x121e7f6f0 .cmp/eq 33, L_0x121e7f560, L_0x128078058;
L_0x121e7fb20 .part v0x121e7ece0_0, 8, 2;
L_0x121e7fbc0 .concat [ 2 30 0 0], L_0x121e7fb20, L_0x1280780a0;
L_0x121e7fd50 .cmp/eq 32, L_0x121e7fbc0, L_0x1280780e8;
L_0x121e80070 .part v0x121e7ece0_0, 8, 2;
L_0x121e80250 .concat [ 2 30 0 0], L_0x121e80070, L_0x128078130;
L_0x121e80330 .cmp/eq 32, L_0x121e80250, L_0x128078178;
L_0x121e80610 .part v0x121e7ece0_0, 8, 2;
L_0x121e806b0 .concat [ 2 30 0 0], L_0x121e80610, L_0x1280781c0;
L_0x121e80830 .cmp/eq 32, L_0x121e806b0, L_0x128078208;
L_0x121e80c10 .part v0x121e7ece0_0, 8, 2;
L_0x121e80cb0 .concat [ 2 30 0 0], L_0x121e80c10, L_0x128078250;
L_0x121e80e10 .cmp/eq 32, L_0x121e80cb0, L_0x128078298;
L_0x121e81e80 .part v0x121e7ece0_0, 2, 2;
L_0x121e827e0 .part L_0x121e818a0, 0, 6;
L_0x121e82910 .part L_0x121e81940, 0, 6;
L_0x121e829b0 .part v0x121e7ee00_0, 0, 24;
L_0x121e82af0 .part v0x121e7ece0_0, 2, 6;
L_0x121e82b90 .part v0x121e7ee00_0, 0, 24;
L_0x121e82a50 .part v0x121e7ece0_0, 2, 6;
L_0x121e82e20 .part v0x121e7ece0_0, 2, 6;
S_0x121e1fe30 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x131eb08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x131ee9960 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x131ec3620_0 .net *"_ivl_6", 29 0, L_0x121e81080;  1 drivers
v0x131ec3ce0_0 .net "accum_ovrflow", 0 0, v0x121e386e0_0;  alias, 1 drivers
v0x131ec04a0_0 .net "addr", 1 0, L_0x121e81e80;  1 drivers
v0x131ec0eb0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131ec1b20_0 .net "cols", 7 0, L_0x121e815e0;  alias, 1 drivers
v0x131eb6830_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x131eb6e70_0 .net "data_out", 31 0, v0x131edd780_0;  alias, 1 drivers
v0x131eb76b0_0 .net "done", 0 0, v0x121e49dc0_0;  alias, 1 drivers
v0x131eb7cf0_0 .net "en_max_pool", 0 0, L_0x121e81cd0;  alias, 1 drivers
v0x131eb8b90_0 .net "kern_addr_mode", 0 0, L_0x121e81b50;  alias, 1 drivers
v0x131eb9190_0 .net "kern_cols", 2 0, L_0x121e814c0;  alias, 1 drivers
v0x131eb9930_0 .net "kerns", 2 0, L_0x121e81780;  alias, 1 drivers
v0x131ebaa30_0 .net "mask", 2 0, L_0x121e81d70;  alias, 1 drivers
v0x131ebb450 .array "regs", 4 0;
v0x131ebb450_0 .net v0x131ebb450 0, 31 0, v0x131ee0f80_0; 1 drivers
v0x131ebb450_1 .net v0x131ebb450 1, 31 0, v0x131ee1720_0; 1 drivers
v0x131ebb450_2 .net v0x131ebb450 2, 31 0, v0x131ee2820_0; 1 drivers
v0x131ebb450_3 .net v0x131ebb450 3, 31 0, v0x131ee3240_0; 1 drivers
o0x128040a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x131ebb450_4 .net v0x131ebb450 4, 31 0, o0x128040a00; 0 drivers
v0x131eb5990_0 .net "reset", 0 0, L_0x121e7f450;  alias, 1 drivers
v0x131ec9840_0 .net "result_cols", 7 0, L_0x121e81940;  alias, 1 drivers
v0x131ec8ab0_0 .net "shift", 3 0, L_0x121e81a30;  alias, 1 drivers
v0x131e396d0_0 .net "soft_reset", 0 0, L_0x121e813a0;  alias, 1 drivers
v0x131e328e0_0 .net "start", 0 0, L_0x121e81300;  alias, 1 drivers
v0x131e26510_0 .net "stride", 7 0, L_0x121e818a0;  alias, 1 drivers
v0x131e166f0_0 .net "wr_en", 0 0, L_0x121e7ffc0;  alias, 1 drivers
L_0x121e81080 .part v0x131ee0f80_0, 2, 30;
L_0x121e81160 .concat [ 1 1 30 0], v0x121e49dc0_0, v0x121e386e0_0, L_0x121e81080;
L_0x121e81300 .part v0x131ee0f80_0, 2, 1;
L_0x121e813a0 .part v0x131ee0f80_0, 3, 1;
L_0x121e814c0 .part v0x131ee1720_0, 0, 3;
L_0x121e815e0 .part v0x131ee1720_0, 8, 8;
L_0x121e81780 .part v0x131ee1720_0, 16, 3;
L_0x121e818a0 .part v0x131ee1720_0, 24, 8;
L_0x121e81940 .part v0x131ee2820_0, 0, 8;
L_0x121e81a30 .part v0x131ee2820_0, 8, 4;
L_0x121e81b50 .part v0x131ee2820_0, 16, 1;
L_0x121e81cd0 .part v0x131ee2820_0, 17, 1;
L_0x121e81d70 .part v0x131ee2820_0, 18, 3;
S_0x121e2b280 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x121e1fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x131edec60 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x131ee0300_0 .net "addr", 1 0, L_0x121e81e80;  alias, 1 drivers
v0x131ee0980_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131ee0f80_0 .var "ctrl0", 31 0;
v0x131ee1720_0 .var "ctrl1", 31 0;
v0x131ee2820_0 .var "ctrl2", 31 0;
v0x131ee3240_0 .var "ctrl3", 31 0;
v0x131ee3da0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x131edd780_0 .var "data_out", 31 0;
v0x131ef1630_0 .net "reset", 0 0, L_0x121e7f450;  alias, 1 drivers
v0x131ecb900_0 .net "status0", 31 0, L_0x121e81160;  1 drivers
v0x131ecbec0_0 .net "status1", 31 0, v0x131ee1720_0;  alias, 1 drivers
v0x131eca5b0_0 .net "status2", 31 0, v0x131ee2820_0;  alias, 1 drivers
v0x131ec4ff0_0 .net "status3", 31 0, v0x131ee3240_0;  alias, 1 drivers
v0x131ec5f30_0 .net "wr_en", 0 0, L_0x121e7ffc0;  alias, 1 drivers
E_0x131edfae0/0 .event anyedge, v0x131ee0300_0, v0x131ecb900_0, v0x131ee1720_0, v0x131ee2820_0;
E_0x131edfae0/1 .event anyedge, v0x131ee3240_0;
E_0x131edfae0 .event/or E_0x131edfae0/0, E_0x131edfae0/1;
E_0x131edfb20 .event posedge, v0x131ee0980_0;
S_0x121e2f750 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x131eb08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x131ede620 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x131ede660 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e47150_0 .net "adr_r", 5 0, v0x131ef2d30_0;  alias, 1 drivers
v0x121e47710_0 .net "adr_w", 5 0, L_0x121e82af0;  1 drivers
v0x121e45e00_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x121e40840_0 .net "dat_i", 23 0, L_0x121e829b0;  1 drivers
v0x121e41780_0 .var "dat_o", 23 0;
v0x121e3e810_0 .var "dat_o2", 23 0;
v0x121e3ee70 .array "r", 63 0, 23 0;
v0x121e3f530_0 .net "we", 0 0, L_0x121e80560;  alias, 1 drivers
S_0x121e2e940 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x131eb08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e3c720 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e3c760 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e320a0_0 .net "adr_r", 5 0, v0x131ef0fa0_0;  alias, 1 drivers
v0x121e326e0_0 .net "adr_w", 5 0, L_0x121e82a50;  1 drivers
v0x121e32f00_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x121e33540_0 .net "dat_i", 23 0, L_0x121e82b90;  1 drivers
v0x121e33d60_0 .var "dat_o", 23 0;
v0x121e343e0_0 .var "dat_o2", 23 0;
v0x121e349e0 .array "r", 63 0, 23 0;
v0x121e35180_0 .net "we", 0 0, L_0x121e80aa0;  alias, 1 drivers
S_0x121e2cec0 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x131eb08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x131e31d70 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x131e31db0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x131e31df0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x131e31e30 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x131e31e70 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x131e31eb0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x131e31ef0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x131e31f30 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x131e31f70 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x131ee5450_0 .net "accum_ovrflow", 0 0, v0x121e386e0_0;  alias, 1 drivers
v0x131ee54e0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131ebd660_0 .net "clr_col_cnt", 0 0, v0x121e0c700_0;  1 drivers
v0x131ebd6f0_0 .net "clr_k_col_cnt", 0 0, v0x121e0e590_0;  1 drivers
v0x121e39980_0 .net "cols", 7 0, L_0x121e815e0;  alias, 1 drivers
v0x121e39a10_0 .net "done", 0 0, v0x121e49dc0_0;  alias, 1 drivers
v0x121e11c90_0 .net "en_max_pool", 0 0, L_0x121e81cd0;  alias, 1 drivers
v0x121e11d20_0 .net "img_addr", 5 0, v0x131ef2d30_0;  alias, 1 drivers
v0x131efe9c0_0 .net "img_data", 23 0, v0x121e3e810_0;  alias, 1 drivers
v0x131efea50_0 .net "kern_addr", 5 0, v0x131ef0fa0_0;  alias, 1 drivers
v0x131ef1a50_0 .net "kern_addr_mode", 0 0, L_0x121e81b50;  alias, 1 drivers
v0x131ef1ae0_0 .net "kern_cols", 2 0, L_0x121e814c0;  alias, 1 drivers
v0x131ed6cd0_0 .net "kern_data", 23 0, v0x121e343e0_0;  alias, 1 drivers
v0x131ed6d60_0 .net "kerns", 2 0, L_0x121e81780;  alias, 1 drivers
v0x131ec9c60_0 .net "mask", 2 0, L_0x121e81d70;  alias, 1 drivers
v0x131ec9cf0_0 .net "reset", 0 0, L_0x121e825f0;  1 drivers
v0x131eaeee0_0 .net "result_addr", 5 0, v0x131ee5f40_0;  alias, 1 drivers
v0x131eaef70_0 .net "result_cols", 5 0, L_0x121e82910;  1 drivers
v0x121e2a730_0 .net "result_data", 7 0, v0x131ed8bc0_0;  alias, 1 drivers
v0x121e2a7c0_0 .net "result_valid", 0 0, v0x131ec91b0_0;  alias, 1 drivers
v0x121e1d840_0 .net "shift", 3 0, L_0x121e81a30;  alias, 1 drivers
v0x121e1d8d0_0 .net "start", 0 0, L_0x121e81300;  alias, 1 drivers
v0x131ef2860_0 .net "stride", 5 0, L_0x121e827e0;  1 drivers
S_0x121e2c130 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x121e2cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x131ef4300 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x131ef4340 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x131ef4380 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x131ef43c0 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x131ef4400 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x121e0c080_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x121e0c700_0 .var "clr_col_cnt", 0 0;
v0x121e0cd00_0 .var "clr_img_addr", 0 0;
v0x121e0d490_0 .var "clr_img_st", 0 0;
v0x121e0e590_0 .var "clr_k_col_cnt", 0 0;
v0x121e0fb10_0 .var "clr_kerns_cnt", 0 0;
v0x121e09510_0 .net "clr_kerns_cnt_d", 7 0, v0x121e0a9f0_0;  1 drivers
v0x121e1d420_0 .var "clr_result_addr", 0 0;
v0x121e1c690_0 .var "col_cnt", 7 0;
v0x131e18cc0_0 .net "cols", 7 0, L_0x121e815e0;  alias, 1 drivers
v0x121e49dc0_0 .var "done", 0 0;
v0x131e08020_0 .var "en_col_cnt", 0 0;
v0x131e2ace0_0 .var "en_img_addr", 0 0;
v0x131efece0_0 .var "en_img_st", 0 0;
v0x131effe20_0 .var "en_k_col_cnt", 0 0;
v0x131effb50_0 .var "en_kerns_cnt", 0 0;
v0x131efe6d0_0 .net "en_result_addr", 0 0, v0x131ec91b0_0;  alias, 1 drivers
v0x131ef2d30_0 .var "img_addr", 5 0;
v0x131ea0a60_0 .var "img_st", 5 0;
v0x131ef1d40_0 .var "k_col_cnt", 2 0;
v0x131ef0fa0_0 .var "kern_addr", 5 0;
v0x131ef0d50_0 .net "kern_addr_mode", 0 0, L_0x121e81b50;  alias, 1 drivers
v0x131ef0270_0 .net "kern_cols", 2 0, L_0x121e814c0;  alias, 1 drivers
v0x131eeff60_0 .net "kerns", 2 0, L_0x121e81780;  alias, 1 drivers
v0x131eefb00_0 .var "kerns_cnt", 2 0;
v0x131edd120_0 .net "reset", 0 0, L_0x121e825f0;  alias, 1 drivers
v0x131ee5f40_0 .var "result_addr", 5 0;
v0x131ee5730_0 .net "result_cols", 5 0, L_0x121e82910;  alias, 1 drivers
v0x131ee4c90_0 .net "start", 0 0, L_0x121e81300;  alias, 1 drivers
v0x131ee6250_0 .var "start_d", 0 0;
v0x131ee4980_0 .var "start_pedge", 0 0;
v0x131ed7bc0_0 .net "stride", 5 0, L_0x121e827e0;  alias, 1 drivers
E_0x121e19ab0 .event anyedge, v0x131ee5f40_0, v0x131ee5730_0, v0x131efe6d0_0;
E_0x121e1acf0 .event anyedge, v0x131e328e0_0, v0x131ee6250_0;
E_0x121e1ad30 .event anyedge, v0x131eb8b90_0, v0x131eefb00_0, v0x131ef1d40_0;
E_0x121e16b20 .event anyedge, v0x131e328e0_0;
E_0x121e16b60 .event anyedge, v0x121e0e590_0;
E_0x121e171b0 .event anyedge, v0x121e0c700_0;
E_0x121e17840 .event anyedge, v0x131eefb00_0, v0x131eb9930_0, v0x131effb50_0;
E_0x121e13ff0 .event anyedge, v0x121e1c690_0, v0x131ec1b20_0, v0x131e08020_0;
E_0x121e14030 .event anyedge, v0x131ef1d40_0, v0x131eb9190_0, v0x131e328e0_0;
S_0x121e07a60 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x121e2c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e17880 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e0a3b0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x121e0a9f0_0 .var "par_out", 7 0;
v0x121e0b210_0 .net "reset", 0 0, L_0x121e825f0;  alias, 1 drivers
v0x121e0b850_0 .net "ser_in", 0 0, v0x121e0fb10_0;  1 drivers
S_0x121e06c50 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x121e2cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x121e2d550 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x121e2d590 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x121e2d5d0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x121e2d610 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x121e2d650 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x121e2d690 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x121e2d6d0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x121e1b900 .functor OR 1, L_0x121e825f0, L_0x121e823e0, C4<0>, C4<0>;
L_0x121e82520 .functor AND 1, v0x121e2aa50_0, L_0x121e82480, C4<1>, C4<1>;
v0x121e39180_0 .net *"_ivl_13", 0 0, L_0x121e823e0;  1 drivers
v0x121e38ef0_0 .net *"_ivl_17", 0 0, L_0x121e82480;  1 drivers
v0x121e386e0_0 .var "accum_ovrflow", 0 0;
v0x121e39ca0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x121e383d0_0 .net "clr_col_cnt", 0 0, v0x121e0c700_0;  alias, 1 drivers
v0x121e2b620_0 .net "clr_col_cnt_d", 7 0, v0x131eb4470_0;  1 drivers
v0x121e2fcc0_0 .net "clr_k_col_cnt", 0 0, v0x121e0e590_0;  alias, 1 drivers
v0x121e2f560_0 .net "clr_k_col_cnt_d", 2 0, v0x131eb0340_0;  1 drivers
v0x121e2aa50_0 .var "clr_mult_accum", 0 0;
v0x121e2c620_0 .net "en_max_pool", 0 0, L_0x121e81cd0;  alias, 1 drivers
v0x121e2bf60_0 .net "img_data", 23 0, v0x121e3e810_0;  alias, 1 drivers
v0x121e2bb90_0 .net "kern_data", 23 0, v0x121e343e0_0;  alias, 1 drivers
v0x121e2b8c0_0 .net "mask", 2 0, L_0x121e81d70;  alias, 1 drivers
v0x121e2a440_0 .var "mult_accum", 19 0;
v0x121e2a130_0 .var "mult_accum_mux", 20 0;
v0x121e1eb20_0 .var "mult_accum_r", 20 0;
v0x121e1db30_0 .net "mult_out0", 15 0, v0x131ec8170_0;  1 drivers
v0x121e1cb40_0 .var "mult_out0_r", 15 0;
v0x121e1bfe0_0 .net "mult_out1", 15 0, v0x131ebe150_0;  1 drivers
v0x121e1b870_0 .var "mult_out1_r", 15 0;
v0x121e11490_0 .net "mult_out2", 15 0, v0x131ebe460_0;  1 drivers
v0x121e11200_0 .var "mult_out2_r", 15 0;
v0x121e109f0_0 .net "reset", 0 0, L_0x121e825f0;  alias, 1 drivers
v0x121e11fb0_0 .net "result_data", 7 0, v0x131ed8bc0_0;  alias, 1 drivers
v0x121e106e0_0 .net "result_valid", 0 0, v0x131ec91b0_0;  alias, 1 drivers
v0x121e07fd0_0 .net "shift", 3 0, L_0x121e81a30;  alias, 1 drivers
v0x121e07870_0 .net "shift_out", 7 0, v0x121e439c0_0;  1 drivers
v0x121e04980_0 .net "start", 0 0, L_0x121e81300;  alias, 1 drivers
v0x121e04280_0 .net "start_d", 15 0, v0x121e46790_0;  1 drivers
E_0x131ef1dd0 .event anyedge, v0x131eb0340_0, v0x121e46790_0;
E_0x131ef1e10 .event anyedge, v0x121e1eb20_0;
E_0x131ef2dc0 .event anyedge, v0x121e2aa50_0, v0x121e1eb20_0;
L_0x121e81f20 .part v0x121e3e810_0, 0, 8;
L_0x121e82040 .part v0x121e343e0_0, 0, 8;
L_0x121e82160 .part v0x121e3e810_0, 8, 8;
L_0x121e82200 .part v0x121e343e0_0, 8, 8;
L_0x121e822a0 .part v0x121e3e810_0, 16, 8;
L_0x121e82340 .part v0x121e343e0_0, 16, 8;
L_0x121e823e0 .part v0x131eb4470_0, 3, 1;
L_0x121e82480 .part v0x121e46790_0, 2, 1;
S_0x121e051e0 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x131ef2e00 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x131edbb00_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131ed6ff0_0 .net "data_in", 7 0, v0x121e439c0_0;  alias, 1 drivers
v0x131ed8bc0_0 .var "data_out", 7 0;
v0x131ed8500_0 .var "data_r", 7 0;
v0x131ed8130_0 .net "en_maxpool", 0 0, L_0x121e81cd0;  alias, 1 drivers
v0x131ed7e60_0 .var "max_pool_out", 7 0;
v0x131ed69e0_0 .var "max_pool_valid", 0 0;
v0x131ed66d0_0 .net "reset", 0 0, L_0x121e1b900;  1 drivers
v0x131ecaf40_0 .var "toggle", 0 0;
v0x131ec9f50_0 .net "valid_in", 0 0, L_0x121e82520;  1 drivers
v0x131ec91b0_0 .var "valid_out", 0 0;
E_0x131edc310 .event anyedge, v0x131ecaf40_0, v0x131ec9f50_0;
E_0x131effeb0 .event anyedge, v0x131ed8500_0, v0x131ed6ff0_0;
S_0x121e04b50 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x131ed6760 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x131ed67a0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x131ec8f60_0 .net/s "a", 7 0, L_0x121e81f20;  1 drivers
v0x131ec8480_0 .net/s "b", 7 0, L_0x121e82040;  1 drivers
v0x131ec8170_0 .var/s "out", 15 0;
E_0x131effbe0 .event anyedge, v0x131ec8f60_0, v0x131ec8480_0;
S_0x121e04420 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x131ec8510 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x131ec8550 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x131ec7d10_0 .net/s "a", 7 0, L_0x121e82160;  1 drivers
v0x131eb5330_0 .net/s "b", 7 0, L_0x121e82200;  1 drivers
v0x131ebe150_0 .var/s "out", 15 0;
E_0x131efed70 .event anyedge, v0x131ec7d10_0, v0x131eb5330_0;
S_0x131eda840 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x131eb53c0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x131eb5400 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x131ebd980_0 .net/s "a", 7 0, L_0x121e822a0;  1 drivers
v0x131ebcea0_0 .net/s "b", 7 0, L_0x121e82340;  1 drivers
v0x131ebe460_0 .var/s "out", 15 0;
E_0x131ebd940 .event anyedge, v0x131ebd980_0, v0x131ebcea0_0;
S_0x131eda1a0 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x131ebcf70 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x131eafe30_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131eb4470_0 .var "par_out", 7 0;
v0x131ebcbd0_0 .net "reset", 0 0, L_0x121e825f0;  alias, 1 drivers
v0x131eb3d10_0 .net "ser_in", 0 0, v0x121e0c700_0;  alias, 1 drivers
S_0x131eb1670 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x131eb4500 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x131eb0dd0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131eb0340_0 .var "par_out", 2 0;
v0x131eb0070_0 .net "reset", 0 0, L_0x121e825f0;  alias, 1 drivers
v0x131eaebf0_0 .net "ser_in", 0 0, v0x121e0e590_0;  alias, 1 drivers
S_0x131eb4640 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x131eb03d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x131eae8e0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x121e46790_0 .var "par_out", 15 0;
v0x121e457a0_0 .net "reset", 0 0, L_0x121e825f0;  alias, 1 drivers
v0x121e44a00_0 .net "ser_in", 0 0, L_0x121e81300;  alias, 1 drivers
S_0x131eb2a50 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x121e06c50;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x121e447b0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x121e447f0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x121e44830 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x121e43d10_0 .net "in", 19 0, v0x121e2a440_0;  1 drivers
v0x121e439c0_0 .var "out", 7 0;
v0x121e43560_0 .net "shift", 3 0, L_0x121e81a30;  alias, 1 drivers
E_0x121e43cd0 .event anyedge, v0x131ec8ab0_0, v0x121e43d10_0;
S_0x131eb23b0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x131eb08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e1dbc0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e1dc00 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x131ecc250_0 .net "adr_r", 5 0, L_0x121e82e20;  1 drivers
v0x131ecc2e0_0 .net "adr_w", 5 0, v0x131ee5f40_0;  alias, 1 drivers
v0x131edacc0_0 .net "clk", 0 0, L_0x121e7f3e0;  alias, 1 drivers
v0x131edad50_0 .net "dat_i", 7 0, v0x131ed8bc0_0;  alias, 1 drivers
v0x131ed98f0_0 .var "dat_o", 7 0;
v0x131ed9980_0 .var "dat_o2", 7 0;
v0x131ed9250 .array "r", 63 0, 7 0;
v0x131ed92e0_0 .net "we", 0 0, L_0x121e82ce0;  1 drivers
S_0x121e2fe90 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x131eb30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x131e29500 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x131e29540 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x131e29580 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x131e295c0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x131e29600 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x131e29640 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x131e29680 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x131e296c0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x121e82760 .functor BUFZ 1, v0x121e7eb10_0, C4<0>, C4<0>, C4<0>;
L_0x121e82f80 .functor BUFZ 1, v0x121e7eba0_0, C4<0>, C4<0>, C4<0>;
L_0x121e83290 .functor AND 1, L_0x121e83150, v0x121e7ed70_0, C4<1>, C4<1>;
L_0x121e83360 .functor AND 1, L_0x121e83290, v0x121e7efb0_0, C4<1>, C4<1>;
L_0x121e83450 .functor BUFZ 32, v0x121e586b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121e83a10 .functor AND 1, L_0x121e838f0, L_0x121e83360, C4<1>, C4<1>;
L_0x121e83b40 .functor AND 1, L_0x121e83a10, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e83f60 .functor AND 1, L_0x121e83df0, L_0x121e83360, C4<1>, C4<1>;
L_0x121e84020 .functor AND 1, L_0x121e83f60, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e84490 .functor AND 1, L_0x121e843f0, L_0x121e83360, C4<1>, C4<1>;
L_0x121e845e0 .functor AND 1, L_0x121e84490, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e846f0 .functor AND 1, L_0x121e84860, L_0x121e83360, C4<1>, C4<1>;
L_0x121e84ab0 .functor AND 1, L_0x121e846f0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e86140 .functor OR 1, L_0x121e82f80, L_0x121e84e60, C4<0>, C4<0>;
L_0x121e84a40 .functor NOT 1, v0x131e04670_0, C4<0>, C4<0>, C4<0>;
L_0x121e84980 .functor AND 1, v0x121e50830_0, L_0x121e84a40, C4<1>, C4<1>;
L_0x128078328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x121e56650_0 .net/2u *"_ivl_10", 32 0, L_0x128078328;  1 drivers
v0x121e566f0_0 .net *"_ivl_12", 0 0, L_0x121e83150;  1 drivers
v0x121e56790_0 .net *"_ivl_14", 0 0, L_0x121e83290;  1 drivers
v0x121e56820_0 .net *"_ivl_23", 1 0, L_0x121e835a0;  1 drivers
v0x121e568c0_0 .net *"_ivl_24", 31 0, L_0x121e80110;  1 drivers
L_0x128078370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e569b0_0 .net *"_ivl_27", 29 0, L_0x128078370;  1 drivers
L_0x1280783b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e56a60_0 .net/2u *"_ivl_28", 31 0, L_0x1280783b8;  1 drivers
v0x121e56b10_0 .net *"_ivl_30", 0 0, L_0x121e838f0;  1 drivers
v0x121e56bb0_0 .net *"_ivl_32", 0 0, L_0x121e83a10;  1 drivers
v0x121e56cc0_0 .net *"_ivl_37", 1 0, L_0x121e83bf0;  1 drivers
v0x121e56d70_0 .net *"_ivl_38", 31 0, L_0x121e83cd0;  1 drivers
L_0x128078400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e56e20_0 .net *"_ivl_41", 29 0, L_0x128078400;  1 drivers
L_0x128078448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121e56ed0_0 .net/2u *"_ivl_42", 31 0, L_0x128078448;  1 drivers
v0x121e56f80_0 .net *"_ivl_44", 0 0, L_0x121e83df0;  1 drivers
v0x121e57020_0 .net *"_ivl_46", 0 0, L_0x121e83f60;  1 drivers
v0x121e570d0_0 .net *"_ivl_5", 7 0, L_0x121e82ff0;  1 drivers
v0x121e57180_0 .net *"_ivl_51", 1 0, L_0x121e840d0;  1 drivers
v0x121e57310_0 .net *"_ivl_52", 31 0, L_0x121e84170;  1 drivers
L_0x128078490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e573a0_0 .net *"_ivl_55", 29 0, L_0x128078490;  1 drivers
L_0x1280784d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x121e57450_0 .net/2u *"_ivl_56", 31 0, L_0x1280784d8;  1 drivers
v0x121e57500_0 .net *"_ivl_58", 0 0, L_0x121e843f0;  1 drivers
v0x121e575a0_0 .net *"_ivl_6", 32 0, L_0x121e82c30;  1 drivers
v0x121e57650_0 .net *"_ivl_60", 0 0, L_0x121e84490;  1 drivers
v0x121e57700_0 .net *"_ivl_65", 1 0, L_0x121e84650;  1 drivers
v0x121e577b0_0 .net *"_ivl_66", 31 0, L_0x121e84760;  1 drivers
L_0x128078520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e57860_0 .net *"_ivl_69", 29 0, L_0x128078520;  1 drivers
L_0x128078568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121e57910_0 .net/2u *"_ivl_70", 31 0, L_0x128078568;  1 drivers
v0x121e579c0_0 .net *"_ivl_72", 0 0, L_0x121e84860;  1 drivers
v0x121e57a60_0 .net *"_ivl_74", 0 0, L_0x121e846f0;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e57b10_0 .net *"_ivl_9", 24 0, L_0x1280782e0;  1 drivers
v0x121e57bc0_0 .net *"_ivl_94", 0 0, L_0x121e84a40;  1 drivers
v0x121e57c70_0 .net "accum_ovrflow", 0 0, v0x121e53610_0;  1 drivers
v0x121e57d00_0 .net "clk", 0 0, L_0x121e82760;  1 drivers
v0x121e57210_0 .net "cols", 7 0, L_0x121e850a0;  1 drivers
v0x121e57f90_0 .net "data_out_regs", 31 0, v0x131ed4770_0;  1 drivers
v0x121e58020_0 .net "data_out_result", 7 0, v0x121e563b0_0;  1 drivers
v0x121e580b0_0 .net "done", 0 0, v0x131e04670_0;  1 drivers
v0x121e58140_0 .net "en_max_pool", 0 0, L_0x121e85790;  1 drivers
v0x121e581d0_0 .net "img_addr", 5 0, v0x131e24f10_0;  1 drivers
v0x121e58260_0 .net "img_data", 23 0, v0x121e081a0_0;  1 drivers
v0x121e58300_0 .net "kern_addr", 5 0, v0x131e250c0_0;  1 drivers
v0x121e583a0_0 .net "kern_addr_mode", 0 0, L_0x121e85610;  1 drivers
v0x121e58430_0 .net "kern_cols", 2 0, L_0x121e84f80;  1 drivers
v0x121e584d0_0 .net "kern_data", 23 0, v0x131ece500_0;  1 drivers
v0x121e58570_0 .net "kerns", 2 0, L_0x121e85240;  1 drivers
v0x121e58610_0 .net "mask", 2 0, L_0x121e85830;  1 drivers
v0x121e586b0_0 .var "rdata", 31 0;
v0x121e58760_0 .var "ready", 0 0;
v0x121e58800_0 .net "reset", 0 0, L_0x121e82f80;  1 drivers
v0x121e58890_0 .net "result_addr", 5 0, v0x131e469b0_0;  1 drivers
v0x121e58930_0 .net "result_cols", 7 0, L_0x121e85400;  1 drivers
v0x121e589d0_0 .net "result_data", 7 0, v0x121e502c0_0;  1 drivers
v0x121e58ae0_0 .net "result_valid", 0 0, v0x121e50830_0;  1 drivers
v0x121e58bf0_0 .net "shift", 3 0, L_0x121e854f0;  1 drivers
v0x121e58d00_0 .net "soft_reset", 0 0, L_0x121e84e60;  1 drivers
v0x121e58d90_0 .net "start", 0 0, L_0x121e84dc0;  1 drivers
v0x121e58e20_0 .net "stride", 7 0, L_0x121e85360;  1 drivers
v0x121e58eb0_0 .net "valid", 0 0, L_0x121e83360;  1 drivers
v0x121e58f40_0 .net "wb_clk_i", 0 0, v0x121e7eb10_0;  alias, 1 drivers
v0x121e58fd0_0 .net "wb_rst_i", 0 0, v0x121e7eba0_0;  alias, 1 drivers
v0x121e59060_0 .net "wbs_ack_o", 0 0, v0x121e58760_0;  alias, 1 drivers
v0x121e590f0_0 .net "wbs_adr_i", 31 0, v0x121e7ece0_0;  alias, 1 drivers
v0x121e59180_0 .net "wbs_cyc_i", 0 0, v0x121e7ed70_0;  alias, 1 drivers
v0x121e59230_0 .net "wbs_dat_i", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e592c0_0 .net "wbs_dat_o", 31 0, L_0x121e83450;  alias, 1 drivers
v0x121e57d90_0 .net "wbs_sel_i", 3 0, v0x121e7ef20_0;  alias, 1 drivers
v0x121e57e50_0 .net "wbs_stb_i", 0 0, v0x121e7efb0_0;  alias, 1 drivers
v0x121e57f00_0 .net "wbs_we_i", 0 0, v0x121e7f040_0;  alias, 1 drivers
v0x121e59370_0 .net "we_img_ram", 0 0, L_0x121e84020;  1 drivers
v0x121e59400_0 .net "we_kern_ram", 0 0, L_0x121e845e0;  1 drivers
v0x121e594b0_0 .net "we_regs", 0 0, L_0x121e83b40;  1 drivers
v0x121e59580_0 .net "we_res_ram", 0 0, L_0x121e84ab0;  1 drivers
L_0x121e82ff0 .part v0x121e7ece0_0, 24, 8;
L_0x121e82c30 .concat [ 8 25 0 0], L_0x121e82ff0, L_0x1280782e0;
L_0x121e83150 .cmp/eq 33, L_0x121e82c30, L_0x128078328;
L_0x121e835a0 .part v0x121e7ece0_0, 8, 2;
L_0x121e80110 .concat [ 2 30 0 0], L_0x121e835a0, L_0x128078370;
L_0x121e838f0 .cmp/eq 32, L_0x121e80110, L_0x1280783b8;
L_0x121e83bf0 .part v0x121e7ece0_0, 8, 2;
L_0x121e83cd0 .concat [ 2 30 0 0], L_0x121e83bf0, L_0x128078400;
L_0x121e83df0 .cmp/eq 32, L_0x121e83cd0, L_0x128078448;
L_0x121e840d0 .part v0x121e7ece0_0, 8, 2;
L_0x121e84170 .concat [ 2 30 0 0], L_0x121e840d0, L_0x128078490;
L_0x121e843f0 .cmp/eq 32, L_0x121e84170, L_0x1280784d8;
L_0x121e84650 .part v0x121e7ece0_0, 8, 2;
L_0x121e84760 .concat [ 2 30 0 0], L_0x121e84650, L_0x128078520;
L_0x121e84860 .cmp/eq 32, L_0x121e84760, L_0x128078568;
L_0x121e859c0 .part v0x121e7ece0_0, 2, 2;
L_0x121e86330 .part L_0x121e85360, 0, 6;
L_0x121e86460 .part L_0x121e85400, 0, 6;
L_0x121e86500 .part v0x121e7ee00_0, 0, 24;
L_0x121e867a0 .part v0x121e7ece0_0, 2, 6;
L_0x121e86840 .part v0x121e7ee00_0, 0, 24;
L_0x121e868e0 .part v0x121e7ece0_0, 2, 6;
L_0x121e86a10 .part v0x121e7ece0_0, 2, 6;
S_0x121e2e2a0 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x121e2fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x121e056b0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x131ecdd90_0 .net *"_ivl_6", 29 0, L_0x121e84b40;  1 drivers
v0x131eea690_0 .net "accum_ovrflow", 0 0, v0x121e53610_0;  alias, 1 drivers
v0x131eea720_0 .net "addr", 1 0, L_0x121e859c0;  1 drivers
v0x131ed73e0_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x131ed7470_0 .net "cols", 7 0, L_0x121e850a0;  alias, 1 drivers
v0x131eac8f0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x131eab040_0 .net "data_out", 31 0, v0x131ed4770_0;  alias, 1 drivers
v0x131eab0d0_0 .net "done", 0 0, v0x131e04670_0;  alias, 1 drivers
v0x131ea9790_0 .net "en_max_pool", 0 0, L_0x121e85790;  alias, 1 drivers
v0x131ea7ec0_0 .net "kern_addr_mode", 0 0, L_0x121e85610;  alias, 1 drivers
v0x131ea7f50_0 .net "kern_cols", 2 0, L_0x121e84f80;  alias, 1 drivers
v0x131ec28a0_0 .net "kerns", 2 0, L_0x121e85240;  alias, 1 drivers
v0x131ec2930_0 .net "mask", 2 0, L_0x121e85830;  alias, 1 drivers
v0x131eaf5f0 .array "regs", 4 0;
v0x131eaf5f0_0 .net v0x131eaf5f0 0, 31 0, v0x131ef79a0_0; 1 drivers
v0x131eaf5f0_1 .net v0x131eaf5f0 1, 31 0, v0x131ef7a30_0; 1 drivers
v0x131eaf5f0_2 .net v0x131eaf5f0 2, 31 0, v0x131ef5a10_0; 1 drivers
v0x131eaf5f0_3 .net v0x131eaf5f0 3, 31 0, v0x131ef5aa0_0; 1 drivers
o0x128043fa0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x131eaf5f0_4 .net v0x131eaf5f0 4, 31 0, o0x128043fa0; 0 drivers
v0x131eaf680_0 .net "reset", 0 0, L_0x121e82f80;  alias, 1 drivers
v0x121e28140_0 .net "result_cols", 7 0, L_0x121e85400;  alias, 1 drivers
v0x121e281d0_0 .net "shift", 3 0, L_0x121e854f0;  alias, 1 drivers
v0x121e24fe0_0 .net "soft_reset", 0 0, L_0x121e84e60;  alias, 1 drivers
v0x121e25070_0 .net "start", 0 0, L_0x121e84dc0;  alias, 1 drivers
v0x121e23710_0 .net "stride", 7 0, L_0x121e85360;  alias, 1 drivers
v0x121e237a0_0 .net "wr_en", 0 0, L_0x121e83b40;  alias, 1 drivers
L_0x121e84b40 .part v0x131ef79a0_0, 2, 30;
L_0x121e84c20 .concat [ 1 1 30 0], v0x131e04670_0, v0x121e53610_0, L_0x121e84b40;
L_0x121e84dc0 .part v0x131ef79a0_0, 2, 1;
L_0x121e84e60 .part v0x131ef79a0_0, 3, 1;
L_0x121e84f80 .part v0x131ef7a30_0, 0, 3;
L_0x121e850a0 .part v0x131ef7a30_0, 8, 8;
L_0x121e85240 .part v0x131ef7a30_0, 16, 3;
L_0x121e85360 .part v0x131ef7a30_0, 24, 8;
L_0x121e85400 .part v0x131ef5a10_0, 0, 8;
L_0x121e854f0 .part v0x131ef5a10_0, 8, 4;
L_0x121e85610 .part v0x131ef5a10_0, 16, 1;
L_0x121e85790 .part v0x131ef5a10_0, 17, 1;
L_0x121e85830 .part v0x131ef5a10_0, 18, 3;
S_0x121e2dc00 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x121e2e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x131efc470 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x131ef9270_0 .net "addr", 1 0, L_0x121e859c0;  alias, 1 drivers
v0x131ef9300_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x131ef79a0_0 .var "ctrl0", 31 0;
v0x131ef7a30_0 .var "ctrl1", 31 0;
v0x131ef5a10_0 .var "ctrl2", 31 0;
v0x131ef5aa0_0 .var "ctrl3", 31 0;
v0x131ed46e0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x131ed4770_0 .var "data_out", 31 0;
v0x131ed2e30_0 .net "reset", 0 0, L_0x121e82f80;  alias, 1 drivers
v0x131ed2ec0_0 .net "status0", 31 0, L_0x121e84c20;  1 drivers
v0x131ed1580_0 .net "status1", 31 0, v0x131ef7a30_0;  alias, 1 drivers
v0x131ed1610_0 .net "status2", 31 0, v0x131ef5a10_0;  alias, 1 drivers
v0x131ecfcb0_0 .net "status3", 31 0, v0x131ef5aa0_0;  alias, 1 drivers
v0x131ecfd40_0 .net "wr_en", 0 0, L_0x121e83b40;  alias, 1 drivers
E_0x131efc4f0/0 .event anyedge, v0x131ef9270_0, v0x131ed2ec0_0, v0x131ef7a30_0, v0x131ef5a10_0;
E_0x131efc4f0/1 .event anyedge, v0x131ef5aa0_0;
E_0x131efc4f0 .event/or E_0x131efc4f0/0, E_0x131efc4f0/1;
E_0x131e223c0 .event posedge, v0x131ef9300_0;
S_0x121e08840 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x121e2fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x131ea9820 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x131ea9860 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e3e1a0_0 .net "adr_r", 5 0, v0x131e24f10_0;  alias, 1 drivers
v0x121e2ae40_0 .net "adr_w", 5 0, L_0x121e867a0;  1 drivers
v0x121e2aed0_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e16400_0 .net "dat_i", 23 0, L_0x121e86500;  1 drivers
v0x121e16490_0 .var "dat_o", 23 0;
v0x121e081a0_0 .var "dat_o2", 23 0;
v0x121e08230 .array "r", 63 0, 23 0;
v0x121e065b0_0 .net "we", 0 0, L_0x121e84020;  alias, 1 drivers
S_0x121e05f10 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x121e2fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x131ef61f0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x131ef6230 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x131ef5f40_0 .net "adr_r", 5 0, v0x131e250c0_0;  alias, 1 drivers
v0x131edb570_0 .net "adr_w", 5 0, L_0x121e868e0;  1 drivers
v0x131edb600_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x131edbcf0_0 .net "dat_i", 23 0, L_0x121e86840;  1 drivers
v0x131edbd80_0 .var "dat_o", 23 0;
v0x131ece500_0 .var "dat_o2", 23 0;
v0x131ece590 .array "r", 63 0, 23 0;
v0x131ece1a0_0 .net "we", 0 0, L_0x121e845e0;  alias, 1 drivers
S_0x131ed9af0 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x121e2fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x131e16230 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x131e16270 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x131e162b0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x131e162f0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x131e16330 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x131e16370 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x131e163b0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x131e163f0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x131e16430 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x121e54a60_0 .net "accum_ovrflow", 0 0, v0x121e53610_0;  alias, 1 drivers
v0x121e54b40_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e54bd0_0 .net "clr_col_cnt", 0 0, v0x131eb4d70_0;  1 drivers
v0x121e54c60_0 .net "clr_k_col_cnt", 0 0, v0x121e072e0_0;  1 drivers
v0x121e54cf0_0 .net "cols", 7 0, L_0x121e850a0;  alias, 1 drivers
v0x121e54dc0_0 .net "done", 0 0, v0x131e04670_0;  alias, 1 drivers
v0x121e54e90_0 .net "en_max_pool", 0 0, L_0x121e85790;  alias, 1 drivers
v0x121e54f20_0 .net "img_addr", 5 0, v0x131e24f10_0;  alias, 1 drivers
v0x121e54ff0_0 .net "img_data", 23 0, v0x121e081a0_0;  alias, 1 drivers
v0x121e55100_0 .net "kern_addr", 5 0, v0x131e250c0_0;  alias, 1 drivers
v0x121e551d0_0 .net "kern_addr_mode", 0 0, L_0x121e85610;  alias, 1 drivers
v0x121e552a0_0 .net "kern_cols", 2 0, L_0x121e84f80;  alias, 1 drivers
v0x121e55370_0 .net "kern_data", 23 0, v0x131ece500_0;  alias, 1 drivers
v0x121e55440_0 .net "kerns", 2 0, L_0x121e85240;  alias, 1 drivers
v0x121e554d0_0 .net "mask", 2 0, L_0x121e85830;  alias, 1 drivers
v0x121e55560_0 .net "reset", 0 0, L_0x121e86140;  1 drivers
v0x121e555f0_0 .net "result_addr", 5 0, v0x131e469b0_0;  alias, 1 drivers
v0x121e55780_0 .net "result_cols", 5 0, L_0x121e86460;  1 drivers
v0x121e55810_0 .net "result_data", 7 0, v0x121e502c0_0;  alias, 1 drivers
v0x121e558a0_0 .net "result_valid", 0 0, v0x121e50830_0;  alias, 1 drivers
v0x121e55930_0 .net "shift", 3 0, L_0x121e854f0;  alias, 1 drivers
v0x121e559c0_0 .net "start", 0 0, L_0x121e84dc0;  alias, 1 drivers
v0x121e55ad0_0 .net "stride", 5 0, L_0x121e86330;  1 drivers
S_0x131eb3f00 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x131ed9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x131ea6710 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x131ea6750 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x131ea6790 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x131ea67d0 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x131ea6810 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x131eb4ce0_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x131eb4d70_0 .var "clr_col_cnt", 0 0;
v0x121e30530_0 .var "clr_img_addr", 0 0;
v0x121e305c0_0 .var "clr_img_st", 0 0;
v0x121e072e0_0 .var "clr_k_col_cnt", 0 0;
v0x121e07370_0 .var "clr_kerns_cnt", 0 0;
v0x131ecc510_0 .net "clr_kerns_cnt_d", 7 0, v0x121e2c900_0;  1 drivers
v0x131ecc5a0_0 .var "clr_result_addr", 0 0;
v0x131ecc630_0 .var "col_cnt", 7 0;
v0x131e045e0_0 .net "cols", 7 0, L_0x121e850a0;  alias, 1 drivers
v0x131e04670_0 .var "done", 0 0;
v0x131e04700_0 .var "en_col_cnt", 0 0;
v0x131e04790_0 .var "en_img_addr", 0 0;
v0x131e04820_0 .var "en_img_st", 0 0;
v0x131e4e900_0 .var "en_k_col_cnt", 0 0;
v0x131e4e990_0 .var "en_kerns_cnt", 0 0;
v0x131e4ea20_0 .net "en_result_addr", 0 0, v0x121e50830_0;  alias, 1 drivers
v0x131e24f10_0 .var "img_addr", 5 0;
v0x131e24fa0_0 .var "img_st", 5 0;
v0x131e25030_0 .var "k_col_cnt", 2 0;
v0x131e250c0_0 .var "kern_addr", 5 0;
v0x131e25150_0 .net "kern_addr_mode", 0 0, L_0x121e85610;  alias, 1 drivers
v0x131e46770_0 .net "kern_cols", 2 0, L_0x121e84f80;  alias, 1 drivers
v0x131e46800_0 .net "kerns", 2 0, L_0x121e85240;  alias, 1 drivers
v0x131e46890_0 .var "kerns_cnt", 2 0;
v0x131e46920_0 .net "reset", 0 0, L_0x121e86140;  alias, 1 drivers
v0x131e469b0_0 .var "result_addr", 5 0;
v0x131e46a40_0 .net "result_cols", 5 0, L_0x121e86460;  alias, 1 drivers
v0x131e390a0_0 .net "start", 0 0, L_0x121e84dc0;  alias, 1 drivers
v0x131e39130_0 .var "start_d", 0 0;
v0x131e391c0_0 .var "start_pedge", 0 0;
v0x131e39250_0 .net "stride", 5 0, L_0x121e86330;  alias, 1 drivers
E_0x131eb0fc0 .event anyedge, v0x131e469b0_0, v0x131e46a40_0, v0x131e4ea20_0;
E_0x131eb1000 .event anyedge, v0x121e25070_0, v0x131e39130_0;
E_0x131eb1040 .event anyedge, v0x131ea7ec0_0, v0x131e46890_0, v0x131e25030_0;
E_0x131eb10c0 .event anyedge, v0x121e25070_0;
E_0x131eb1100 .event anyedge, v0x121e072e0_0;
E_0x121e2f000 .event anyedge, v0x131eb4d70_0;
E_0x121e2f040 .event anyedge, v0x131e46890_0, v0x131ec28a0_0, v0x131e4e990_0;
E_0x121e2f0c0 .event anyedge, v0x131ecc630_0, v0x131ed7470_0, v0x131e04700_0;
E_0x121e2f120 .event anyedge, v0x131e25030_0, v0x131ea7f50_0, v0x121e25070_0;
S_0x121e21c00 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x131eb3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e2f080 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e2c870_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e2c900_0 .var "par_out", 7 0;
v0x131edcad0_0 .net "reset", 0 0, L_0x121e86140;  alias, 1 drivers
v0x131edcb60_0 .net "ser_in", 0 0, v0x121e07370_0;  1 drivers
S_0x121e4f490 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x131ed9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x121e4f660 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x121e4f6a0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x121e4f6e0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x121e4f720 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x121e4f760 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x121e4f7a0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x121e4f7e0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x121e85fc0 .functor OR 1, L_0x121e86140, L_0x121e85f20, C4<0>, C4<0>;
L_0x121e860d0 .functor AND 1, v0x121e53a70_0, L_0x121e86030, C4<1>, C4<1>;
v0x121e534b0_0 .net *"_ivl_13", 0 0, L_0x121e85f20;  1 drivers
v0x121e53570_0 .net *"_ivl_17", 0 0, L_0x121e86030;  1 drivers
v0x121e53610_0 .var "accum_ovrflow", 0 0;
v0x121e536e0_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e53770_0 .net "clr_col_cnt", 0 0, v0x131eb4d70_0;  alias, 1 drivers
v0x121e53880_0 .net "clr_col_cnt_d", 7 0, v0x121e51fc0_0;  1 drivers
v0x121e53910_0 .net "clr_k_col_cnt", 0 0, v0x121e072e0_0;  alias, 1 drivers
v0x121e539e0_0 .net "clr_k_col_cnt_d", 2 0, v0x121e52690_0;  1 drivers
v0x121e53a70_0 .var "clr_mult_accum", 0 0;
v0x121e53b80_0 .net "en_max_pool", 0 0, L_0x121e85790;  alias, 1 drivers
v0x121e53c10_0 .net "img_data", 23 0, v0x121e081a0_0;  alias, 1 drivers
v0x121e53ca0_0 .net "kern_data", 23 0, v0x131ece500_0;  alias, 1 drivers
v0x121e53d30_0 .net "mask", 2 0, L_0x121e85830;  alias, 1 drivers
v0x121e53de0_0 .var "mult_accum", 19 0;
v0x121e53e90_0 .var "mult_accum_mux", 20 0;
v0x121e53f20_0 .var "mult_accum_r", 20 0;
v0x121e53fd0_0 .net "mult_out0", 15 0, v0x121e50eb0_0;  1 drivers
v0x121e54190_0 .var "mult_out0_r", 15 0;
v0x121e54220_0 .net "mult_out1", 15 0, v0x121e514f0_0;  1 drivers
v0x121e542b0_0 .var "mult_out1_r", 15 0;
v0x121e54340_0 .net "mult_out2", 15 0, v0x121e51b20_0;  1 drivers
v0x121e543d0_0 .var "mult_out2_r", 15 0;
v0x121e54470_0 .net "reset", 0 0, L_0x121e86140;  alias, 1 drivers
v0x121e54500_0 .net "result_data", 7 0, v0x121e502c0_0;  alias, 1 drivers
v0x121e545c0_0 .net "result_valid", 0 0, v0x121e50830_0;  alias, 1 drivers
v0x121e54690_0 .net "shift", 3 0, L_0x121e854f0;  alias, 1 drivers
v0x121e54760_0 .net "shift_out", 7 0, v0x121e53370_0;  1 drivers
v0x121e54830_0 .net "start", 0 0, L_0x121e84dc0;  alias, 1 drivers
v0x121e548c0_0 .net "start_d", 15 0, v0x121e52bc0_0;  1 drivers
E_0x121e4fc70 .event anyedge, v0x121e52690_0, v0x121e52bc0_0;
E_0x121e4fcc0 .event anyedge, v0x121e53f20_0;
E_0x121e4fd10 .event anyedge, v0x121e53a70_0, v0x121e53f20_0;
L_0x121e85a60 .part v0x121e081a0_0, 0, 8;
L_0x121e85b80 .part v0x131ece500_0, 0, 8;
L_0x121e85ca0 .part v0x121e081a0_0, 8, 8;
L_0x121e85d40 .part v0x131ece500_0, 8, 8;
L_0x121e85de0 .part v0x121e081a0_0, 16, 8;
L_0x121e85e80 .part v0x131ece500_0, 16, 8;
L_0x121e85f20 .part v0x121e51fc0_0, 3, 1;
L_0x121e86030 .part v0x121e52bc0_0, 2, 1;
S_0x121e4fd70 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x121e4fee0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x121e50180_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e50220_0 .net "data_in", 7 0, v0x121e53370_0;  alias, 1 drivers
v0x121e502c0_0 .var "data_out", 7 0;
v0x121e50350_0 .var "data_r", 7 0;
v0x121e503e0_0 .net "en_maxpool", 0 0, L_0x121e85790;  alias, 1 drivers
v0x121e504b0_0 .var "max_pool_out", 7 0;
v0x121e50540_0 .var "max_pool_valid", 0 0;
v0x121e505d0_0 .net "reset", 0 0, L_0x121e85fc0;  1 drivers
v0x121e50670_0 .var "toggle", 0 0;
v0x121e50790_0 .net "valid_in", 0 0, L_0x121e860d0;  1 drivers
v0x121e50830_0 .var "valid_out", 0 0;
E_0x121e500d0 .event anyedge, v0x121e50670_0, v0x121e50790_0;
E_0x121e50130 .event anyedge, v0x121e50350_0, v0x121e50220_0;
S_0x121e50940 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e50b10 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e50b50 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e50d50_0 .net/s "a", 7 0, L_0x121e85a60;  1 drivers
v0x121e50e10_0 .net/s "b", 7 0, L_0x121e85b80;  1 drivers
v0x121e50eb0_0 .var/s "out", 15 0;
E_0x121e50d00 .event anyedge, v0x121e50d50_0, v0x121e50e10_0;
S_0x121e50f50 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e51110 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e51150 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e51390_0 .net/s "a", 7 0, L_0x121e85ca0;  1 drivers
v0x121e51450_0 .net/s "b", 7 0, L_0x121e85d40;  1 drivers
v0x121e514f0_0 .var/s "out", 15 0;
E_0x121e51340 .event anyedge, v0x121e51390_0, v0x121e51450_0;
S_0x121e51590 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e51750 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e51790 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e519c0_0 .net/s "a", 7 0, L_0x121e85de0;  1 drivers
v0x121e51a80_0 .net/s "b", 7 0, L_0x121e85e80;  1 drivers
v0x121e51b20_0 .var/s "out", 15 0;
E_0x121e51960 .event anyedge, v0x121e519c0_0, v0x121e51a80_0;
S_0x121e51bc0 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e51dc0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e51f20_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e51fc0_0 .var "par_out", 7 0;
v0x121e52060_0 .net "reset", 0 0, L_0x121e86140;  alias, 1 drivers
v0x121e520f0_0 .net "ser_in", 0 0, v0x131eb4d70_0;  alias, 1 drivers
S_0x121e521b0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x121e52370 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x121e524f0_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e52690_0 .var "par_out", 2 0;
v0x121e52720_0 .net "reset", 0 0, L_0x121e86140;  alias, 1 drivers
v0x121e527b0_0 .net "ser_in", 0 0, v0x121e072e0_0;  alias, 1 drivers
S_0x121e52840 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x121e529b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x121e52b30_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e52bc0_0 .var "par_out", 15 0;
v0x121e52c60_0 .net "reset", 0 0, L_0x121e86140;  alias, 1 drivers
v0x121e52d70_0 .net "ser_in", 0 0, L_0x121e84dc0;  alias, 1 drivers
S_0x121e52e00 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x121e4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x121e52fc0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x121e53000 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x121e53040 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x121e532b0_0 .net "in", 19 0, v0x121e53de0_0;  1 drivers
v0x121e53370_0 .var "out", 7 0;
v0x121e53410_0 .net "shift", 3 0, L_0x121e854f0;  alias, 1 drivers
E_0x121e53250 .event anyedge, v0x121e281d0_0, v0x121e532b0_0;
S_0x121e55ca0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x121e2fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x131eb3780 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x131eb37c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x121e56090_0 .net "adr_r", 5 0, L_0x121e86a10;  1 drivers
v0x121e56140_0 .net "adr_w", 5 0, v0x131e469b0_0;  alias, 1 drivers
v0x121e561e0_0 .net "clk", 0 0, L_0x121e82760;  alias, 1 drivers
v0x121e56270_0 .net "dat_i", 7 0, v0x121e502c0_0;  alias, 1 drivers
v0x121e56300_0 .var "dat_o", 7 0;
v0x121e563b0_0 .var "dat_o2", 7 0;
v0x121e56460 .array "r", 63 0, 7 0;
v0x121e56500_0 .net "we", 0 0, L_0x121e84980;  1 drivers
S_0x121e596e0 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x131eb30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x121e59850 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x121e59890 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x121e598d0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x121e59910 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x121e59950 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x121e59990 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x121e599d0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x121e59a10 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x121e862b0 .functor BUFZ 1, v0x121e7eb10_0, C4<0>, C4<0>, C4<0>;
L_0x121e6a850 .functor BUFZ 1, v0x121e7eba0_0, C4<0>, C4<0>, C4<0>;
L_0x121e86f50 .functor AND 1, L_0x121e86eb0, v0x121e7ed70_0, C4<1>, C4<1>;
L_0x121e7ca10 .functor AND 1, L_0x121e86f50, v0x121e7efb0_0, C4<1>, C4<1>;
L_0x121e872a0 .functor BUFZ 32, v0x121e69ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121e876c0 .functor AND 1, L_0x121e875a0, L_0x121e7ca10, C4<1>, C4<1>;
L_0x121e877f0 .functor AND 1, L_0x121e876c0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e87c10 .functor AND 1, L_0x121e87aa0, L_0x121e7ca10, C4<1>, C4<1>;
L_0x121e87cd0 .functor AND 1, L_0x121e87c10, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e880c0 .functor AND 1, L_0x121e87fa0, L_0x121e7ca10, C4<1>, C4<1>;
L_0x121e88250 .functor AND 1, L_0x121e880c0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e884c0 .functor AND 1, L_0x121e885d0, L_0x121e7ca10, C4<1>, C4<1>;
L_0x121e88820 .functor AND 1, L_0x121e884c0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e89e90 .functor OR 1, L_0x121e6a850, L_0x121e88bb0, C4<0>, C4<0>;
L_0x121e887b0 .functor NOT 1, v0x121e5f970_0, C4<0>, C4<0>, C4<0>;
L_0x121e8a120 .functor AND 1, v0x121e61d20_0, L_0x121e887b0, C4<1>, C4<1>;
L_0x1280785f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x121e67b40_0 .net/2u *"_ivl_10", 32 0, L_0x1280785f8;  1 drivers
v0x121e67be0_0 .net *"_ivl_12", 0 0, L_0x121e86eb0;  1 drivers
v0x121e67c80_0 .net *"_ivl_14", 0 0, L_0x121e86f50;  1 drivers
v0x121e67d10_0 .net *"_ivl_23", 1 0, L_0x121e87350;  1 drivers
v0x121e67db0_0 .net *"_ivl_24", 31 0, L_0x121e87410;  1 drivers
L_0x128078640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e67ea0_0 .net *"_ivl_27", 29 0, L_0x128078640;  1 drivers
L_0x128078688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e67f50_0 .net/2u *"_ivl_28", 31 0, L_0x128078688;  1 drivers
v0x121e68000_0 .net *"_ivl_30", 0 0, L_0x121e875a0;  1 drivers
v0x121e680a0_0 .net *"_ivl_32", 0 0, L_0x121e876c0;  1 drivers
v0x121e681b0_0 .net *"_ivl_37", 1 0, L_0x121e878a0;  1 drivers
v0x121e68260_0 .net *"_ivl_38", 31 0, L_0x121e87980;  1 drivers
L_0x1280786d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e68310_0 .net *"_ivl_41", 29 0, L_0x1280786d0;  1 drivers
L_0x128078718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121e683c0_0 .net/2u *"_ivl_42", 31 0, L_0x128078718;  1 drivers
v0x121e68470_0 .net *"_ivl_44", 0 0, L_0x121e87aa0;  1 drivers
v0x121e68510_0 .net *"_ivl_46", 0 0, L_0x121e87c10;  1 drivers
v0x121e685c0_0 .net *"_ivl_5", 7 0, L_0x121e86d70;  1 drivers
v0x121e68670_0 .net *"_ivl_51", 1 0, L_0x121e87d80;  1 drivers
v0x121e68800_0 .net *"_ivl_52", 31 0, L_0x121e87e20;  1 drivers
L_0x128078760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e68890_0 .net *"_ivl_55", 29 0, L_0x128078760;  1 drivers
L_0x1280787a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x121e68940_0 .net/2u *"_ivl_56", 31 0, L_0x1280787a8;  1 drivers
v0x121e689f0_0 .net *"_ivl_58", 0 0, L_0x121e87fa0;  1 drivers
v0x121e68a90_0 .net *"_ivl_6", 32 0, L_0x121e86e10;  1 drivers
v0x121e68b40_0 .net *"_ivl_60", 0 0, L_0x121e880c0;  1 drivers
v0x121e68bf0_0 .net *"_ivl_65", 1 0, L_0x121e80b10;  1 drivers
v0x121e68ca0_0 .net *"_ivl_66", 31 0, L_0x121e88530;  1 drivers
L_0x1280787f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e68d50_0 .net *"_ivl_69", 29 0, L_0x1280787f0;  1 drivers
L_0x128078838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121e68e00_0 .net/2u *"_ivl_70", 31 0, L_0x128078838;  1 drivers
v0x121e68eb0_0 .net *"_ivl_72", 0 0, L_0x121e885d0;  1 drivers
v0x121e68f50_0 .net *"_ivl_74", 0 0, L_0x121e884c0;  1 drivers
L_0x1280785b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e69000_0 .net *"_ivl_9", 24 0, L_0x1280785b0;  1 drivers
v0x121e690b0_0 .net *"_ivl_94", 0 0, L_0x121e887b0;  1 drivers
v0x121e69160_0 .net "accum_ovrflow", 0 0, v0x121e64b00_0;  1 drivers
v0x121e691f0_0 .net "clk", 0 0, L_0x121e862b0;  1 drivers
v0x121e68700_0 .net "cols", 7 0, L_0x121e88df0;  1 drivers
v0x121e69480_0 .net "data_out_regs", 31 0, v0x121e5ad80_0;  1 drivers
v0x121e69510_0 .net "data_out_result", 7 0, v0x121e678a0_0;  1 drivers
v0x121e695a0_0 .net "done", 0 0, v0x121e5f970_0;  1 drivers
v0x121e69630_0 .net "en_max_pool", 0 0, L_0x121e894e0;  1 drivers
v0x121e696c0_0 .net "img_addr", 5 0, v0x121e5fe80_0;  1 drivers
v0x121e69750_0 .net "img_data", 23 0, v0x121e5cb90_0;  1 drivers
v0x121e697f0_0 .net "kern_addr", 5 0, v0x121e60060_0;  1 drivers
v0x121e69890_0 .net "kern_addr_mode", 0 0, L_0x121e89360;  1 drivers
v0x121e69920_0 .net "kern_cols", 2 0, L_0x121e88cd0;  1 drivers
v0x121e699c0_0 .net "kern_data", 23 0, v0x121e5d580_0;  1 drivers
v0x121e69a60_0 .net "kerns", 2 0, L_0x121e88f90;  1 drivers
v0x121e69b00_0 .net "mask", 2 0, L_0x121e89580;  1 drivers
v0x121e69ba0_0 .var "rdata", 31 0;
v0x121e69c50_0 .var "ready", 0 0;
v0x121e69cf0_0 .net "reset", 0 0, L_0x121e6a850;  1 drivers
v0x121e69d80_0 .net "result_addr", 5 0, v0x121e60420_0;  1 drivers
v0x121e69e20_0 .net "result_cols", 7 0, L_0x121e89150;  1 drivers
v0x121e69ec0_0 .net "result_data", 7 0, v0x121e617b0_0;  1 drivers
v0x121e69fd0_0 .net "result_valid", 0 0, v0x121e61d20_0;  1 drivers
v0x121e6a0e0_0 .net "shift", 3 0, L_0x121e89240;  1 drivers
v0x121e6a1f0_0 .net "soft_reset", 0 0, L_0x121e88bb0;  1 drivers
v0x121e6a280_0 .net "start", 0 0, L_0x121e88b10;  1 drivers
v0x121e6a310_0 .net "stride", 7 0, L_0x121e890b0;  1 drivers
v0x121e6a3a0_0 .net "valid", 0 0, L_0x121e7ca10;  1 drivers
v0x121e6a430_0 .net "wb_clk_i", 0 0, v0x121e7eb10_0;  alias, 1 drivers
v0x121e6a4c0_0 .net "wb_rst_i", 0 0, v0x121e7eba0_0;  alias, 1 drivers
v0x121e6a590_0 .net "wbs_ack_o", 0 0, v0x121e69c50_0;  alias, 1 drivers
v0x121e6a620_0 .net "wbs_adr_i", 31 0, v0x121e7ece0_0;  alias, 1 drivers
v0x121e6a6f0_0 .net "wbs_cyc_i", 0 0, v0x121e7ed70_0;  alias, 1 drivers
v0x121e6a7c0_0 .net "wbs_dat_i", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e6a950_0 .net "wbs_dat_o", 31 0, L_0x121e872a0;  alias, 1 drivers
v0x121e69280_0 .net "wbs_sel_i", 3 0, v0x121e7ef20_0;  alias, 1 drivers
v0x121e69310_0 .net "wbs_stb_i", 0 0, v0x121e7efb0_0;  alias, 1 drivers
v0x121e693a0_0 .net "wbs_we_i", 0 0, v0x121e7f040_0;  alias, 1 drivers
v0x121e6a9e0_0 .net "we_img_ram", 0 0, L_0x121e87cd0;  1 drivers
v0x121e6aa70_0 .net "we_kern_ram", 0 0, L_0x121e88250;  1 drivers
v0x121e6ab00_0 .net "we_regs", 0 0, L_0x121e877f0;  1 drivers
v0x121e6ab90_0 .net "we_res_ram", 0 0, L_0x121e88820;  1 drivers
L_0x121e86d70 .part v0x121e7ece0_0, 24, 8;
L_0x121e86e10 .concat [ 8 25 0 0], L_0x121e86d70, L_0x1280785b0;
L_0x121e86eb0 .cmp/eq 33, L_0x121e86e10, L_0x1280785f8;
L_0x121e87350 .part v0x121e7ece0_0, 8, 2;
L_0x121e87410 .concat [ 2 30 0 0], L_0x121e87350, L_0x128078640;
L_0x121e875a0 .cmp/eq 32, L_0x121e87410, L_0x128078688;
L_0x121e878a0 .part v0x121e7ece0_0, 8, 2;
L_0x121e87980 .concat [ 2 30 0 0], L_0x121e878a0, L_0x1280786d0;
L_0x121e87aa0 .cmp/eq 32, L_0x121e87980, L_0x128078718;
L_0x121e87d80 .part v0x121e7ece0_0, 8, 2;
L_0x121e87e20 .concat [ 2 30 0 0], L_0x121e87d80, L_0x128078760;
L_0x121e87fa0 .cmp/eq 32, L_0x121e87e20, L_0x1280787a8;
L_0x121e80b10 .part v0x121e7ece0_0, 8, 2;
L_0x121e88530 .concat [ 2 30 0 0], L_0x121e80b10, L_0x1280787f0;
L_0x121e885d0 .cmp/eq 32, L_0x121e88530, L_0x128078838;
L_0x121e89710 .part v0x121e7ece0_0, 2, 2;
L_0x121e8a080 .part L_0x121e890b0, 0, 6;
L_0x121e8a1b0 .part L_0x121e89150, 0, 6;
L_0x121e8a250 .part v0x121e7ee00_0, 0, 24;
L_0x121e8a390 .part v0x121e7ece0_0, 2, 6;
L_0x121e8a430 .part v0x121e7ee00_0, 0, 24;
L_0x121e8a2f0 .part v0x121e7ece0_0, 2, 6;
L_0x121e8a610 .part v0x121e7ece0_0, 2, 6;
S_0x121e59f30 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x121e596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x121e5a0f0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x121e5b3a0_0 .net *"_ivl_6", 29 0, L_0x121e88890;  1 drivers
v0x121e5b460_0 .net "accum_ovrflow", 0 0, v0x121e64b00_0;  alias, 1 drivers
v0x121e5b500_0 .net "addr", 1 0, L_0x121e89710;  1 drivers
v0x121e5b590_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e5b620_0 .net "cols", 7 0, L_0x121e88df0;  alias, 1 drivers
v0x121e5b6f0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e5b780_0 .net "data_out", 31 0, v0x121e5ad80_0;  alias, 1 drivers
v0x121e5b820_0 .net "done", 0 0, v0x121e5f970_0;  alias, 1 drivers
v0x121e5b8b0_0 .net "en_max_pool", 0 0, L_0x121e894e0;  alias, 1 drivers
v0x121e5b9d0_0 .net "kern_addr_mode", 0 0, L_0x121e89360;  alias, 1 drivers
v0x121e5ba70_0 .net "kern_cols", 2 0, L_0x121e88cd0;  alias, 1 drivers
v0x121e5bb20_0 .net "kerns", 2 0, L_0x121e88f90;  alias, 1 drivers
v0x121e5bbd0_0 .net "mask", 2 0, L_0x121e89580;  alias, 1 drivers
v0x121e5bc80 .array "regs", 4 0;
v0x121e5bc80_0 .net v0x121e5bc80 0, 31 0, v0x121e5aa50_0; 1 drivers
v0x121e5bc80_1 .net v0x121e5bc80 1, 31 0, v0x121e5aae0_0; 1 drivers
v0x121e5bc80_2 .net v0x121e5bc80 2, 31 0, v0x121e5ab70_0; 1 drivers
v0x121e5bc80_3 .net v0x121e5bc80 3, 31 0, v0x121e5ac40_0; 1 drivers
o0x1280473f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121e5bc80_4 .net v0x121e5bc80 4, 31 0, o0x1280473f0; 0 drivers
v0x121e5bdf0_0 .net "reset", 0 0, L_0x121e6a850;  alias, 1 drivers
v0x121e5be80_0 .net "result_cols", 7 0, L_0x121e89150;  alias, 1 drivers
v0x121e5bf10_0 .net "shift", 3 0, L_0x121e89240;  alias, 1 drivers
v0x121e5c0a0_0 .net "soft_reset", 0 0, L_0x121e88bb0;  alias, 1 drivers
v0x121e5c130_0 .net "start", 0 0, L_0x121e88b10;  alias, 1 drivers
v0x121e5c1d0_0 .net "stride", 7 0, L_0x121e890b0;  alias, 1 drivers
v0x121e5c280_0 .net "wr_en", 0 0, L_0x121e877f0;  alias, 1 drivers
L_0x121e88890 .part v0x121e5aa50_0, 2, 30;
L_0x121e88970 .concat [ 1 1 30 0], v0x121e5f970_0, v0x121e64b00_0, L_0x121e88890;
L_0x121e88b10 .part v0x121e5aa50_0, 2, 1;
L_0x121e88bb0 .part v0x121e5aa50_0, 3, 1;
L_0x121e88cd0 .part v0x121e5aae0_0, 0, 3;
L_0x121e88df0 .part v0x121e5aae0_0, 8, 8;
L_0x121e88f90 .part v0x121e5aae0_0, 16, 3;
L_0x121e890b0 .part v0x121e5aae0_0, 24, 8;
L_0x121e89150 .part v0x121e5ab70_0, 0, 8;
L_0x121e89240 .part v0x121e5ab70_0, 8, 4;
L_0x121e89360 .part v0x121e5ab70_0, 16, 1;
L_0x121e894e0 .part v0x121e5ab70_0, 17, 1;
L_0x121e89580 .part v0x121e5ab70_0, 18, 3;
S_0x121e5a400 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x121e59f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x121e5a5c0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x121e5a8f0_0 .net "addr", 1 0, L_0x121e89710;  alias, 1 drivers
v0x121e5a9b0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e5aa50_0 .var "ctrl0", 31 0;
v0x121e5aae0_0 .var "ctrl1", 31 0;
v0x121e5ab70_0 .var "ctrl2", 31 0;
v0x121e5ac40_0 .var "ctrl3", 31 0;
v0x121e5ace0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e5ad80_0 .var "data_out", 31 0;
v0x121e5ae30_0 .net "reset", 0 0, L_0x121e6a850;  alias, 1 drivers
v0x121e5af40_0 .net "status0", 31 0, L_0x121e88970;  1 drivers
v0x121e5afe0_0 .net "status1", 31 0, v0x121e5aae0_0;  alias, 1 drivers
v0x121e5b0a0_0 .net "status2", 31 0, v0x121e5ab70_0;  alias, 1 drivers
v0x121e5b130_0 .net "status3", 31 0, v0x121e5ac40_0;  alias, 1 drivers
v0x121e5b1c0_0 .net "wr_en", 0 0, L_0x121e877f0;  alias, 1 drivers
E_0x121e5a820/0 .event anyedge, v0x121e5a8f0_0, v0x121e5af40_0, v0x121e5aae0_0, v0x121e5ab70_0;
E_0x121e5a820/1 .event anyedge, v0x121e5ac40_0;
E_0x121e5a820 .event/or E_0x121e5a820/0, E_0x121e5a820/1;
E_0x121e5a8a0 .event posedge, v0x121e5a9b0_0;
S_0x121e5c470 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x121e596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e5a190 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e5a1d0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e5c850_0 .net "adr_r", 5 0, v0x121e5fe80_0;  alias, 1 drivers
v0x121e5c900_0 .net "adr_w", 5 0, L_0x121e8a390;  1 drivers
v0x121e5c9a0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e5ca30_0 .net "dat_i", 23 0, L_0x121e8a250;  1 drivers
v0x121e5cac0_0 .var "dat_o", 23 0;
v0x121e5cb90_0 .var "dat_o2", 23 0;
v0x121e5cc40 .array "r", 63 0, 23 0;
v0x121e5cce0_0 .net "we", 0 0, L_0x121e87cd0;  alias, 1 drivers
S_0x121e5ce30 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x121e596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e5cff0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e5d030 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e5d260_0 .net "adr_r", 5 0, v0x121e60060_0;  alias, 1 drivers
v0x121e5d310_0 .net "adr_w", 5 0, L_0x121e8a2f0;  1 drivers
v0x121e5d3b0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e5d440_0 .net "dat_i", 23 0, L_0x121e8a430;  1 drivers
v0x121e5d4d0_0 .var "dat_o", 23 0;
v0x121e5d580_0 .var "dat_o2", 23 0;
v0x121e5d630 .array "r", 63 0, 23 0;
v0x121e5d6d0_0 .net "we", 0 0, L_0x121e88250;  alias, 1 drivers
S_0x121e5d820 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x121e596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x121e5d9e0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x121e5da20 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x121e5da60 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x121e5daa0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x121e5dae0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x121e5db20 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x121e5db60 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x121e5dba0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x121e5dbe0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x121e65f50_0 .net "accum_ovrflow", 0 0, v0x121e64b00_0;  alias, 1 drivers
v0x121e66030_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e660c0_0 .net "clr_col_cnt", 0 0, v0x121e5f300_0;  1 drivers
v0x121e66150_0 .net "clr_k_col_cnt", 0 0, v0x121e5f4d0_0;  1 drivers
v0x121e661e0_0 .net "cols", 7 0, L_0x121e88df0;  alias, 1 drivers
v0x121e662b0_0 .net "done", 0 0, v0x121e5f970_0;  alias, 1 drivers
v0x121e66380_0 .net "en_max_pool", 0 0, L_0x121e894e0;  alias, 1 drivers
v0x121e66410_0 .net "img_addr", 5 0, v0x121e5fe80_0;  alias, 1 drivers
v0x121e664e0_0 .net "img_data", 23 0, v0x121e5cb90_0;  alias, 1 drivers
v0x121e665f0_0 .net "kern_addr", 5 0, v0x121e60060_0;  alias, 1 drivers
v0x121e666c0_0 .net "kern_addr_mode", 0 0, L_0x121e89360;  alias, 1 drivers
v0x121e66790_0 .net "kern_cols", 2 0, L_0x121e88cd0;  alias, 1 drivers
v0x121e66860_0 .net "kern_data", 23 0, v0x121e5d580_0;  alias, 1 drivers
v0x121e66930_0 .net "kerns", 2 0, L_0x121e88f90;  alias, 1 drivers
v0x121e66a00_0 .net "mask", 2 0, L_0x121e89580;  alias, 1 drivers
v0x121e66a90_0 .net "reset", 0 0, L_0x121e89e90;  1 drivers
v0x121e66b20_0 .net "result_addr", 5 0, v0x121e60420_0;  alias, 1 drivers
v0x121e66cb0_0 .net "result_cols", 5 0, L_0x121e8a1b0;  1 drivers
v0x121e66d40_0 .net "result_data", 7 0, v0x121e617b0_0;  alias, 1 drivers
v0x121e66dd0_0 .net "result_valid", 0 0, v0x121e61d20_0;  alias, 1 drivers
v0x121e66e60_0 .net "shift", 3 0, L_0x121e89240;  alias, 1 drivers
v0x121e66ef0_0 .net "start", 0 0, L_0x121e88b10;  alias, 1 drivers
v0x121e67000_0 .net "stride", 5 0, L_0x121e8a080;  1 drivers
S_0x121e5e250 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x121e5d820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x121e5e420 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x121e5e460 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x121e5e4a0 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x121e5e4e0 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x121e5e520 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x121e5f260_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e5f300_0 .var "clr_col_cnt", 0 0;
v0x121e5f3a0_0 .var "clr_img_addr", 0 0;
v0x121e5f430_0 .var "clr_img_st", 0 0;
v0x121e5f4d0_0 .var "clr_k_col_cnt", 0 0;
v0x121e5f5b0_0 .var "clr_kerns_cnt", 0 0;
v0x121e5f640_0 .net "clr_kerns_cnt_d", 7 0, v0x121e5f040_0;  1 drivers
v0x121e5f6f0_0 .var "clr_result_addr", 0 0;
v0x121e5f780_0 .var "col_cnt", 7 0;
v0x121e5f8b0_0 .net "cols", 7 0, L_0x121e88df0;  alias, 1 drivers
v0x121e5f970_0 .var "done", 0 0;
v0x121e5fa00_0 .var "en_col_cnt", 0 0;
v0x121e5fa90_0 .var "en_img_addr", 0 0;
v0x121e5fb20_0 .var "en_img_st", 0 0;
v0x121e5fbb0_0 .var "en_k_col_cnt", 0 0;
v0x121e5fc40_0 .var "en_kerns_cnt", 0 0;
v0x121e5fce0_0 .net "en_result_addr", 0 0, v0x121e61d20_0;  alias, 1 drivers
v0x121e5fe80_0 .var "img_addr", 5 0;
v0x121e5ff40_0 .var "img_st", 5 0;
v0x121e5ffd0_0 .var "k_col_cnt", 2 0;
v0x121e60060_0 .var "kern_addr", 5 0;
v0x121e600f0_0 .net "kern_addr_mode", 0 0, L_0x121e89360;  alias, 1 drivers
v0x121e60180_0 .net "kern_cols", 2 0, L_0x121e88cd0;  alias, 1 drivers
v0x121e60230_0 .net "kerns", 2 0, L_0x121e88f90;  alias, 1 drivers
v0x121e602e0_0 .var "kerns_cnt", 2 0;
v0x121e60370_0 .net "reset", 0 0, L_0x121e89e90;  alias, 1 drivers
v0x121e60420_0 .var "result_addr", 5 0;
v0x121e604c0_0 .net "result_cols", 5 0, L_0x121e8a1b0;  alias, 1 drivers
v0x121e60570_0 .net "start", 0 0, L_0x121e88b10;  alias, 1 drivers
v0x121e60620_0 .var "start_d", 0 0;
v0x121e606b0_0 .var "start_pedge", 0 0;
v0x121e60750_0 .net "stride", 5 0, L_0x121e8a080;  alias, 1 drivers
E_0x121e5e8c0 .event anyedge, v0x121e60420_0, v0x121e604c0_0, v0x121e5fce0_0;
E_0x121e5e930 .event anyedge, v0x121e5c130_0, v0x121e60620_0;
E_0x121e5e980 .event anyedge, v0x121e5b9d0_0, v0x121e602e0_0, v0x121e5ffd0_0;
E_0x121e5ea00 .event anyedge, v0x121e5c130_0;
E_0x121e5ea40 .event anyedge, v0x121e5f4d0_0;
E_0x121e5eac0 .event anyedge, v0x121e5f300_0;
E_0x121e5eb10 .event anyedge, v0x121e602e0_0, v0x121e5bb20_0, v0x121e5fc40_0;
E_0x121e5eb90 .event anyedge, v0x121e5f780_0, v0x121e5b620_0, v0x121e5fa00_0;
E_0x121e5ebf0 .event anyedge, v0x121e5ffd0_0, v0x121e5ba70_0, v0x121e5c130_0;
S_0x121e5ec80 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x121e5e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e5eb50 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e5efa0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e5f040_0 .var "par_out", 7 0;
v0x121e5f0e0_0 .net "reset", 0 0, L_0x121e89e90;  alias, 1 drivers
v0x121e5f170_0 .net "ser_in", 0 0, v0x121e5f5b0_0;  1 drivers
S_0x121e60980 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x121e5d820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x121e60b50 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x121e60b90 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x121e60bd0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x121e60c10 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x121e60c50 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x121e60c90 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x121e60cd0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x121e89d10 .functor OR 1, L_0x121e89e90, L_0x121e89c70, C4<0>, C4<0>;
L_0x121e89e20 .functor AND 1, v0x121e64f60_0, L_0x121e89d80, C4<1>, C4<1>;
v0x121e649a0_0 .net *"_ivl_13", 0 0, L_0x121e89c70;  1 drivers
v0x121e64a60_0 .net *"_ivl_17", 0 0, L_0x121e89d80;  1 drivers
v0x121e64b00_0 .var "accum_ovrflow", 0 0;
v0x121e64bd0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e64c60_0 .net "clr_col_cnt", 0 0, v0x121e5f300_0;  alias, 1 drivers
v0x121e64d70_0 .net "clr_col_cnt_d", 7 0, v0x121e634b0_0;  1 drivers
v0x121e64e00_0 .net "clr_k_col_cnt", 0 0, v0x121e5f4d0_0;  alias, 1 drivers
v0x121e64ed0_0 .net "clr_k_col_cnt_d", 2 0, v0x121e63b80_0;  1 drivers
v0x121e64f60_0 .var "clr_mult_accum", 0 0;
v0x121e65070_0 .net "en_max_pool", 0 0, L_0x121e894e0;  alias, 1 drivers
v0x121e65100_0 .net "img_data", 23 0, v0x121e5cb90_0;  alias, 1 drivers
v0x121e65190_0 .net "kern_data", 23 0, v0x121e5d580_0;  alias, 1 drivers
v0x121e65220_0 .net "mask", 2 0, L_0x121e89580;  alias, 1 drivers
v0x121e652d0_0 .var "mult_accum", 19 0;
v0x121e65380_0 .var "mult_accum_mux", 20 0;
v0x121e65410_0 .var "mult_accum_r", 20 0;
v0x121e654c0_0 .net "mult_out0", 15 0, v0x121e623a0_0;  1 drivers
v0x121e65680_0 .var "mult_out0_r", 15 0;
v0x121e65710_0 .net "mult_out1", 15 0, v0x121e629e0_0;  1 drivers
v0x121e657a0_0 .var "mult_out1_r", 15 0;
v0x121e65830_0 .net "mult_out2", 15 0, v0x121e63010_0;  1 drivers
v0x121e658c0_0 .var "mult_out2_r", 15 0;
v0x121e65960_0 .net "reset", 0 0, L_0x121e89e90;  alias, 1 drivers
v0x121e659f0_0 .net "result_data", 7 0, v0x121e617b0_0;  alias, 1 drivers
v0x121e65ab0_0 .net "result_valid", 0 0, v0x121e61d20_0;  alias, 1 drivers
v0x121e65b80_0 .net "shift", 3 0, L_0x121e89240;  alias, 1 drivers
v0x121e65c50_0 .net "shift_out", 7 0, v0x121e64860_0;  1 drivers
v0x121e65d20_0 .net "start", 0 0, L_0x121e88b10;  alias, 1 drivers
v0x121e65db0_0 .net "start_d", 15 0, v0x121e640b0_0;  1 drivers
E_0x121e61160 .event anyedge, v0x121e63b80_0, v0x121e640b0_0;
E_0x121e611b0 .event anyedge, v0x121e65410_0;
E_0x121e61200 .event anyedge, v0x121e64f60_0, v0x121e65410_0;
L_0x121e897b0 .part v0x121e5cb90_0, 0, 8;
L_0x121e898d0 .part v0x121e5d580_0, 0, 8;
L_0x121e899f0 .part v0x121e5cb90_0, 8, 8;
L_0x121e89a90 .part v0x121e5d580_0, 8, 8;
L_0x121e89b30 .part v0x121e5cb90_0, 16, 8;
L_0x121e89bd0 .part v0x121e5d580_0, 16, 8;
L_0x121e89c70 .part v0x121e634b0_0, 3, 1;
L_0x121e89d80 .part v0x121e640b0_0, 2, 1;
S_0x121e61260 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x121e613d0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x121e61670_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e61710_0 .net "data_in", 7 0, v0x121e64860_0;  alias, 1 drivers
v0x121e617b0_0 .var "data_out", 7 0;
v0x121e61840_0 .var "data_r", 7 0;
v0x121e618d0_0 .net "en_maxpool", 0 0, L_0x121e894e0;  alias, 1 drivers
v0x121e619a0_0 .var "max_pool_out", 7 0;
v0x121e61a30_0 .var "max_pool_valid", 0 0;
v0x121e61ac0_0 .net "reset", 0 0, L_0x121e89d10;  1 drivers
v0x121e61b60_0 .var "toggle", 0 0;
v0x121e61c80_0 .net "valid_in", 0 0, L_0x121e89e20;  1 drivers
v0x121e61d20_0 .var "valid_out", 0 0;
E_0x121e615c0 .event anyedge, v0x121e61b60_0, v0x121e61c80_0;
E_0x121e61620 .event anyedge, v0x121e61840_0, v0x121e61710_0;
S_0x121e61e30 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e62000 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e62040 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e62240_0 .net/s "a", 7 0, L_0x121e897b0;  1 drivers
v0x121e62300_0 .net/s "b", 7 0, L_0x121e898d0;  1 drivers
v0x121e623a0_0 .var/s "out", 15 0;
E_0x121e621f0 .event anyedge, v0x121e62240_0, v0x121e62300_0;
S_0x121e62440 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e62600 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e62640 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e62880_0 .net/s "a", 7 0, L_0x121e899f0;  1 drivers
v0x121e62940_0 .net/s "b", 7 0, L_0x121e89a90;  1 drivers
v0x121e629e0_0 .var/s "out", 15 0;
E_0x121e62830 .event anyedge, v0x121e62880_0, v0x121e62940_0;
S_0x121e62a80 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e62c40 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e62c80 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e62eb0_0 .net/s "a", 7 0, L_0x121e89b30;  1 drivers
v0x121e62f70_0 .net/s "b", 7 0, L_0x121e89bd0;  1 drivers
v0x121e63010_0 .var/s "out", 15 0;
E_0x121e62e50 .event anyedge, v0x121e62eb0_0, v0x121e62f70_0;
S_0x121e630b0 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e632b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e63410_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e634b0_0 .var "par_out", 7 0;
v0x121e63550_0 .net "reset", 0 0, L_0x121e89e90;  alias, 1 drivers
v0x121e635e0_0 .net "ser_in", 0 0, v0x121e5f300_0;  alias, 1 drivers
S_0x121e636a0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x121e63860 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x121e639e0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e63b80_0 .var "par_out", 2 0;
v0x121e63c10_0 .net "reset", 0 0, L_0x121e89e90;  alias, 1 drivers
v0x121e63ca0_0 .net "ser_in", 0 0, v0x121e5f4d0_0;  alias, 1 drivers
S_0x121e63d30 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x121e63ea0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x121e64020_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e640b0_0 .var "par_out", 15 0;
v0x121e64150_0 .net "reset", 0 0, L_0x121e89e90;  alias, 1 drivers
v0x121e64260_0 .net "ser_in", 0 0, L_0x121e88b10;  alias, 1 drivers
S_0x121e642f0 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x121e60980;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x121e644b0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x121e644f0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x121e64530 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x121e647a0_0 .net "in", 19 0, v0x121e652d0_0;  1 drivers
v0x121e64860_0 .var "out", 7 0;
v0x121e64900_0 .net "shift", 3 0, L_0x121e89240;  alias, 1 drivers
E_0x121e64740 .event anyedge, v0x121e5bf10_0, v0x121e647a0_0;
S_0x121e67190 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x121e596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e5dfa0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e5dfe0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x121e67580_0 .net "adr_r", 5 0, L_0x121e8a610;  1 drivers
v0x121e67630_0 .net "adr_w", 5 0, v0x121e60420_0;  alias, 1 drivers
v0x121e676d0_0 .net "clk", 0 0, L_0x121e862b0;  alias, 1 drivers
v0x121e67760_0 .net "dat_i", 7 0, v0x121e617b0_0;  alias, 1 drivers
v0x121e677f0_0 .var "dat_o", 7 0;
v0x121e678a0_0 .var "dat_o2", 7 0;
v0x121e67950 .array "r", 63 0, 7 0;
v0x121e679f0_0 .net "we", 0 0, L_0x121e8a120;  1 drivers
S_0x121e6acc0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x131eb30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x121e6ae30 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x121e6ae70 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x121e6aeb0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x121e6aef0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x121e6af30 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x121e6af70 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x121e6afb0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x121e6aff0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x121e8a000 .functor BUFZ 1, v0x121e7eb10_0, C4<0>, C4<0>, C4<0>;
L_0x121e83700 .functor BUFZ 1, v0x121e7eba0_0, C4<0>, C4<0>, C4<0>;
L_0x121e8a8b0 .functor AND 1, L_0x121e8a770, v0x121e7ed70_0, C4<1>, C4<1>;
L_0x121e8a980 .functor AND 1, L_0x121e8a8b0, v0x121e7efb0_0, C4<1>, C4<1>;
L_0x121e8aa70 .functor BUFZ 32, v0x121e7b170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121e8b000 .functor AND 1, L_0x121e842f0, L_0x121e8a980, C4<1>, C4<1>;
L_0x121e8b130 .functor AND 1, L_0x121e8b000, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e8b550 .functor AND 1, L_0x121e8b3e0, L_0x121e8a980, C4<1>, C4<1>;
L_0x121e8b610 .functor AND 1, L_0x121e8b550, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e8ba00 .functor AND 1, L_0x121e8b8e0, L_0x121e8a980, C4<1>, C4<1>;
L_0x121e8bb90 .functor AND 1, L_0x121e8ba00, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e8bca0 .functor AND 1, L_0x121e8bdf0, L_0x121e8a980, C4<1>, C4<1>;
L_0x121e8c040 .functor AND 1, L_0x121e8bca0, v0x121e7f040_0, C4<1>, C4<1>;
L_0x121e8d6d0 .functor OR 1, L_0x121e83700, L_0x121e8c3f0, C4<0>, C4<0>;
L_0x121e8bfd0 .functor NOT 1, v0x121e70f40_0, C4<0>, C4<0>, C4<0>;
L_0x121e8d960 .functor AND 1, v0x121e732f0_0, L_0x121e8bfd0, C4<1>, C4<1>;
L_0x1280788c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x121e79110_0 .net/2u *"_ivl_10", 32 0, L_0x1280788c8;  1 drivers
v0x121e791b0_0 .net *"_ivl_12", 0 0, L_0x121e8a770;  1 drivers
v0x121e79250_0 .net *"_ivl_14", 0 0, L_0x121e8a8b0;  1 drivers
v0x121e792e0_0 .net *"_ivl_23", 1 0, L_0x121e8abc0;  1 drivers
v0x121e79380_0 .net *"_ivl_24", 31 0, L_0x121e8ac60;  1 drivers
L_0x128078910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e79470_0 .net *"_ivl_27", 29 0, L_0x128078910;  1 drivers
L_0x128078958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e79520_0 .net/2u *"_ivl_28", 31 0, L_0x128078958;  1 drivers
v0x121e795d0_0 .net *"_ivl_30", 0 0, L_0x121e842f0;  1 drivers
v0x121e79670_0 .net *"_ivl_32", 0 0, L_0x121e8b000;  1 drivers
v0x121e79780_0 .net *"_ivl_37", 1 0, L_0x121e8b1e0;  1 drivers
v0x121e79830_0 .net *"_ivl_38", 31 0, L_0x121e8b2c0;  1 drivers
L_0x1280789a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e798e0_0 .net *"_ivl_41", 29 0, L_0x1280789a0;  1 drivers
L_0x1280789e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121e79990_0 .net/2u *"_ivl_42", 31 0, L_0x1280789e8;  1 drivers
v0x121e79a40_0 .net *"_ivl_44", 0 0, L_0x121e8b3e0;  1 drivers
v0x121e79ae0_0 .net *"_ivl_46", 0 0, L_0x121e8b550;  1 drivers
v0x121e79b90_0 .net *"_ivl_5", 7 0, L_0x121e83770;  1 drivers
v0x121e79c40_0 .net *"_ivl_51", 1 0, L_0x121e8b6c0;  1 drivers
v0x121e79dd0_0 .net *"_ivl_52", 31 0, L_0x121e8b760;  1 drivers
L_0x128078a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e79e60_0 .net *"_ivl_55", 29 0, L_0x128078a30;  1 drivers
L_0x128078a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x121e79f10_0 .net/2u *"_ivl_56", 31 0, L_0x128078a78;  1 drivers
v0x121e79fc0_0 .net *"_ivl_58", 0 0, L_0x121e8b8e0;  1 drivers
v0x121e7a060_0 .net *"_ivl_6", 32 0, L_0x121e8a4d0;  1 drivers
v0x121e7a110_0 .net *"_ivl_60", 0 0, L_0x121e8ba00;  1 drivers
v0x121e7a1c0_0 .net *"_ivl_65", 1 0, L_0x121e8bc00;  1 drivers
v0x121e7a270_0 .net *"_ivl_66", 31 0, L_0x121e8bd10;  1 drivers
L_0x128078ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e7a320_0 .net *"_ivl_69", 29 0, L_0x128078ac0;  1 drivers
L_0x128078b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121e7a3d0_0 .net/2u *"_ivl_70", 31 0, L_0x128078b08;  1 drivers
v0x121e7a480_0 .net *"_ivl_72", 0 0, L_0x121e8bdf0;  1 drivers
v0x121e7a520_0 .net *"_ivl_74", 0 0, L_0x121e8bca0;  1 drivers
L_0x128078880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121e7a5d0_0 .net *"_ivl_9", 24 0, L_0x128078880;  1 drivers
v0x121e7a680_0 .net *"_ivl_94", 0 0, L_0x121e8bfd0;  1 drivers
v0x121e7a730_0 .net "accum_ovrflow", 0 0, v0x121e760d0_0;  1 drivers
v0x121e7a7c0_0 .net "clk", 0 0, L_0x121e8a000;  1 drivers
v0x121e79cd0_0 .net "cols", 7 0, L_0x121e8c630;  1 drivers
v0x121e7aa50_0 .net "data_out_regs", 31 0, v0x121e6c350_0;  1 drivers
v0x121e7aae0_0 .net "data_out_result", 7 0, v0x121e78e70_0;  1 drivers
v0x121e7ab70_0 .net "done", 0 0, v0x121e70f40_0;  1 drivers
v0x121e7ac00_0 .net "en_max_pool", 0 0, L_0x121e8cd20;  1 drivers
v0x121e7ac90_0 .net "img_addr", 5 0, v0x121e71450_0;  1 drivers
v0x121e7ad20_0 .net "img_data", 23 0, v0x121e6e160_0;  1 drivers
v0x121e7adc0_0 .net "kern_addr", 5 0, v0x121e71630_0;  1 drivers
v0x121e7ae60_0 .net "kern_addr_mode", 0 0, L_0x121e8cba0;  1 drivers
v0x121e7aef0_0 .net "kern_cols", 2 0, L_0x121e8c510;  1 drivers
v0x121e7af90_0 .net "kern_data", 23 0, v0x121e6eb50_0;  1 drivers
v0x121e7b030_0 .net "kerns", 2 0, L_0x121e8c7d0;  1 drivers
v0x121e7b0d0_0 .net "mask", 2 0, L_0x121e8cdc0;  1 drivers
v0x121e7b170_0 .var "rdata", 31 0;
v0x121e7b220_0 .var "ready", 0 0;
v0x121e7b2c0_0 .net "reset", 0 0, L_0x121e83700;  1 drivers
v0x121e7b350_0 .net "result_addr", 5 0, v0x121e719f0_0;  1 drivers
v0x121e7b3f0_0 .net "result_cols", 7 0, L_0x121e8c990;  1 drivers
v0x121e7b490_0 .net "result_data", 7 0, v0x121e72d80_0;  1 drivers
v0x121e7b5a0_0 .net "result_valid", 0 0, v0x121e732f0_0;  1 drivers
v0x121e7b6b0_0 .net "shift", 3 0, L_0x121e8ca80;  1 drivers
v0x121e7b7c0_0 .net "soft_reset", 0 0, L_0x121e8c3f0;  1 drivers
v0x121e7b850_0 .net "start", 0 0, L_0x121e8c350;  1 drivers
v0x121e7b8e0_0 .net "stride", 7 0, L_0x121e8c8f0;  1 drivers
v0x121e7b970_0 .net "valid", 0 0, L_0x121e8a980;  1 drivers
v0x121e7ba00_0 .net "wb_clk_i", 0 0, v0x121e7eb10_0;  alias, 1 drivers
v0x121e7ba90_0 .net "wb_rst_i", 0 0, v0x121e7eba0_0;  alias, 1 drivers
v0x121e7bb20_0 .net "wbs_ack_o", 0 0, v0x121e7b220_0;  alias, 1 drivers
v0x121e7bbb0_0 .net "wbs_adr_i", 31 0, v0x121e7ece0_0;  alias, 1 drivers
v0x121e7bc40_0 .net "wbs_cyc_i", 0 0, v0x121e7ed70_0;  alias, 1 drivers
v0x121e7bcd0_0 .net "wbs_dat_i", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e7bd60_0 .net "wbs_dat_o", 31 0, L_0x121e8aa70;  alias, 1 drivers
v0x121e7a850_0 .net "wbs_sel_i", 3 0, v0x121e7ef20_0;  alias, 1 drivers
v0x121e7a8e0_0 .net "wbs_stb_i", 0 0, v0x121e7efb0_0;  alias, 1 drivers
v0x121e7a970_0 .net "wbs_we_i", 0 0, v0x121e7f040_0;  alias, 1 drivers
v0x121e7bdf0_0 .net "we_img_ram", 0 0, L_0x121e8b610;  1 drivers
v0x121e7be80_0 .net "we_kern_ram", 0 0, L_0x121e8bb90;  1 drivers
v0x121e7bf10_0 .net "we_regs", 0 0, L_0x121e8b130;  1 drivers
v0x121e7bfe0_0 .net "we_res_ram", 0 0, L_0x121e8c040;  1 drivers
L_0x121e83770 .part v0x121e7ece0_0, 24, 8;
L_0x121e8a4d0 .concat [ 8 25 0 0], L_0x121e83770, L_0x128078880;
L_0x121e8a770 .cmp/eq 33, L_0x121e8a4d0, L_0x1280788c8;
L_0x121e8abc0 .part v0x121e7ece0_0, 8, 2;
L_0x121e8ac60 .concat [ 2 30 0 0], L_0x121e8abc0, L_0x128078910;
L_0x121e842f0 .cmp/eq 32, L_0x121e8ac60, L_0x128078958;
L_0x121e8b1e0 .part v0x121e7ece0_0, 8, 2;
L_0x121e8b2c0 .concat [ 2 30 0 0], L_0x121e8b1e0, L_0x1280789a0;
L_0x121e8b3e0 .cmp/eq 32, L_0x121e8b2c0, L_0x1280789e8;
L_0x121e8b6c0 .part v0x121e7ece0_0, 8, 2;
L_0x121e8b760 .concat [ 2 30 0 0], L_0x121e8b6c0, L_0x128078a30;
L_0x121e8b8e0 .cmp/eq 32, L_0x121e8b760, L_0x128078a78;
L_0x121e8bc00 .part v0x121e7ece0_0, 8, 2;
L_0x121e8bd10 .concat [ 2 30 0 0], L_0x121e8bc00, L_0x128078ac0;
L_0x121e8bdf0 .cmp/eq 32, L_0x121e8bd10, L_0x128078b08;
L_0x121e8cf50 .part v0x121e7ece0_0, 2, 2;
L_0x121e8d8c0 .part L_0x121e8c8f0, 0, 6;
L_0x121e8d9f0 .part L_0x121e8c990, 0, 6;
L_0x121e8da90 .part v0x121e7ee00_0, 0, 24;
L_0x121e8dbd0 .part v0x121e7ece0_0, 2, 6;
L_0x121e8dc70 .part v0x121e7ee00_0, 0, 24;
L_0x121e8db30 .part v0x121e7ece0_0, 2, 6;
L_0x121e8de50 .part v0x121e7ece0_0, 2, 6;
S_0x121e6b4f0 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x121e6acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x121e6b6b0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x121e6c970_0 .net *"_ivl_6", 29 0, L_0x121e8c0d0;  1 drivers
v0x121e6ca30_0 .net "accum_ovrflow", 0 0, v0x121e760d0_0;  alias, 1 drivers
v0x121e6cad0_0 .net "addr", 1 0, L_0x121e8cf50;  1 drivers
v0x121e6cb60_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e6cbf0_0 .net "cols", 7 0, L_0x121e8c630;  alias, 1 drivers
v0x121e6ccc0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e6cd50_0 .net "data_out", 31 0, v0x121e6c350_0;  alias, 1 drivers
v0x121e6cdf0_0 .net "done", 0 0, v0x121e70f40_0;  alias, 1 drivers
v0x121e6ce80_0 .net "en_max_pool", 0 0, L_0x121e8cd20;  alias, 1 drivers
v0x121e6cfa0_0 .net "kern_addr_mode", 0 0, L_0x121e8cba0;  alias, 1 drivers
v0x121e6d040_0 .net "kern_cols", 2 0, L_0x121e8c510;  alias, 1 drivers
v0x121e6d0f0_0 .net "kerns", 2 0, L_0x121e8c7d0;  alias, 1 drivers
v0x121e6d1a0_0 .net "mask", 2 0, L_0x121e8cdc0;  alias, 1 drivers
v0x121e6d250 .array "regs", 4 0;
v0x121e6d250_0 .net v0x121e6d250 0, 31 0, v0x121e6c020_0; 1 drivers
v0x121e6d250_1 .net v0x121e6d250 1, 31 0, v0x121e6c0b0_0; 1 drivers
v0x121e6d250_2 .net v0x121e6d250 2, 31 0, v0x121e6c140_0; 1 drivers
v0x121e6d250_3 .net v0x121e6d250 3, 31 0, v0x121e6c210_0; 1 drivers
o0x12804a840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121e6d250_4 .net v0x121e6d250 4, 31 0, o0x12804a840; 0 drivers
v0x121e6d3c0_0 .net "reset", 0 0, L_0x121e83700;  alias, 1 drivers
v0x121e6d450_0 .net "result_cols", 7 0, L_0x121e8c990;  alias, 1 drivers
v0x121e6d4e0_0 .net "shift", 3 0, L_0x121e8ca80;  alias, 1 drivers
v0x121e6d670_0 .net "soft_reset", 0 0, L_0x121e8c3f0;  alias, 1 drivers
v0x121e6d700_0 .net "start", 0 0, L_0x121e8c350;  alias, 1 drivers
v0x121e6d7a0_0 .net "stride", 7 0, L_0x121e8c8f0;  alias, 1 drivers
v0x121e6d850_0 .net "wr_en", 0 0, L_0x121e8b130;  alias, 1 drivers
L_0x121e8c0d0 .part v0x121e6c020_0, 2, 30;
L_0x121e8c1b0 .concat [ 1 1 30 0], v0x121e70f40_0, v0x121e760d0_0, L_0x121e8c0d0;
L_0x121e8c350 .part v0x121e6c020_0, 2, 1;
L_0x121e8c3f0 .part v0x121e6c020_0, 3, 1;
L_0x121e8c510 .part v0x121e6c0b0_0, 0, 3;
L_0x121e8c630 .part v0x121e6c0b0_0, 8, 8;
L_0x121e8c7d0 .part v0x121e6c0b0_0, 16, 3;
L_0x121e8c8f0 .part v0x121e6c0b0_0, 24, 8;
L_0x121e8c990 .part v0x121e6c140_0, 0, 8;
L_0x121e8ca80 .part v0x121e6c140_0, 8, 4;
L_0x121e8cba0 .part v0x121e6c140_0, 16, 1;
L_0x121e8cd20 .part v0x121e6c140_0, 17, 1;
L_0x121e8cdc0 .part v0x121e6c140_0, 18, 3;
S_0x121e6b9c0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x121e6b4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x121e6bb90 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x121e6bec0_0 .net "addr", 1 0, L_0x121e8cf50;  alias, 1 drivers
v0x121e6bf80_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e6c020_0 .var "ctrl0", 31 0;
v0x121e6c0b0_0 .var "ctrl1", 31 0;
v0x121e6c140_0 .var "ctrl2", 31 0;
v0x121e6c210_0 .var "ctrl3", 31 0;
v0x121e6c2b0_0 .net "data_in", 31 0, v0x121e7ee00_0;  alias, 1 drivers
v0x121e6c350_0 .var "data_out", 31 0;
v0x121e6c400_0 .net "reset", 0 0, L_0x121e83700;  alias, 1 drivers
v0x121e6c510_0 .net "status0", 31 0, L_0x121e8c1b0;  1 drivers
v0x121e6c5b0_0 .net "status1", 31 0, v0x121e6c0b0_0;  alias, 1 drivers
v0x121e6c670_0 .net "status2", 31 0, v0x121e6c140_0;  alias, 1 drivers
v0x121e6c700_0 .net "status3", 31 0, v0x121e6c210_0;  alias, 1 drivers
v0x121e6c790_0 .net "wr_en", 0 0, L_0x121e8b130;  alias, 1 drivers
E_0x121e6bdf0/0 .event anyedge, v0x121e6bec0_0, v0x121e6c510_0, v0x121e6c0b0_0, v0x121e6c140_0;
E_0x121e6bdf0/1 .event anyedge, v0x121e6c210_0;
E_0x121e6bdf0 .event/or E_0x121e6bdf0/0, E_0x121e6bdf0/1;
E_0x121e6be70 .event posedge, v0x121e6bf80_0;
S_0x121e6da40 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x121e6acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e6b750 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e6b790 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e6de20_0 .net "adr_r", 5 0, v0x121e71450_0;  alias, 1 drivers
v0x121e6ded0_0 .net "adr_w", 5 0, L_0x121e8dbd0;  1 drivers
v0x121e6df70_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e6e000_0 .net "dat_i", 23 0, L_0x121e8da90;  1 drivers
v0x121e6e090_0 .var "dat_o", 23 0;
v0x121e6e160_0 .var "dat_o2", 23 0;
v0x121e6e210 .array "r", 63 0, 23 0;
v0x121e6e2b0_0 .net "we", 0 0, L_0x121e8b610;  alias, 1 drivers
S_0x121e6e400 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x121e6acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e6e5c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e6e600 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x121e6e830_0 .net "adr_r", 5 0, v0x121e71630_0;  alias, 1 drivers
v0x121e6e8e0_0 .net "adr_w", 5 0, L_0x121e8db30;  1 drivers
v0x121e6e980_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e6ea10_0 .net "dat_i", 23 0, L_0x121e8dc70;  1 drivers
v0x121e6eaa0_0 .var "dat_o", 23 0;
v0x121e6eb50_0 .var "dat_o2", 23 0;
v0x121e6ec00 .array "r", 63 0, 23 0;
v0x121e6eca0_0 .net "we", 0 0, L_0x121e8bb90;  alias, 1 drivers
S_0x121e6edf0 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x121e6acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x121e6efb0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x121e6eff0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x121e6f030 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x121e6f070 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x121e6f0b0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x121e6f0f0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x121e6f130 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x121e6f170 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x121e6f1b0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x121e77520_0 .net "accum_ovrflow", 0 0, v0x121e760d0_0;  alias, 1 drivers
v0x121e77600_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e77690_0 .net "clr_col_cnt", 0 0, v0x121e708d0_0;  1 drivers
v0x121e77720_0 .net "clr_k_col_cnt", 0 0, v0x121e70aa0_0;  1 drivers
v0x121e777b0_0 .net "cols", 7 0, L_0x121e8c630;  alias, 1 drivers
v0x121e77880_0 .net "done", 0 0, v0x121e70f40_0;  alias, 1 drivers
v0x121e77950_0 .net "en_max_pool", 0 0, L_0x121e8cd20;  alias, 1 drivers
v0x121e779e0_0 .net "img_addr", 5 0, v0x121e71450_0;  alias, 1 drivers
v0x121e77ab0_0 .net "img_data", 23 0, v0x121e6e160_0;  alias, 1 drivers
v0x121e77bc0_0 .net "kern_addr", 5 0, v0x121e71630_0;  alias, 1 drivers
v0x121e77c90_0 .net "kern_addr_mode", 0 0, L_0x121e8cba0;  alias, 1 drivers
v0x121e77d60_0 .net "kern_cols", 2 0, L_0x121e8c510;  alias, 1 drivers
v0x121e77e30_0 .net "kern_data", 23 0, v0x121e6eb50_0;  alias, 1 drivers
v0x121e77f00_0 .net "kerns", 2 0, L_0x121e8c7d0;  alias, 1 drivers
v0x121e77fd0_0 .net "mask", 2 0, L_0x121e8cdc0;  alias, 1 drivers
v0x121e78060_0 .net "reset", 0 0, L_0x121e8d6d0;  1 drivers
v0x121e780f0_0 .net "result_addr", 5 0, v0x121e719f0_0;  alias, 1 drivers
v0x121e78280_0 .net "result_cols", 5 0, L_0x121e8d9f0;  1 drivers
v0x121e78310_0 .net "result_data", 7 0, v0x121e72d80_0;  alias, 1 drivers
v0x121e783a0_0 .net "result_valid", 0 0, v0x121e732f0_0;  alias, 1 drivers
v0x121e78430_0 .net "shift", 3 0, L_0x121e8ca80;  alias, 1 drivers
v0x121e784c0_0 .net "start", 0 0, L_0x121e8c350;  alias, 1 drivers
v0x121e785d0_0 .net "stride", 5 0, L_0x121e8d8c0;  1 drivers
S_0x121e6f820 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x121e6edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x121e6f9f0 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x121e6fa30 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x121e6fa70 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x121e6fab0 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x121e6faf0 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x121e70830_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e708d0_0 .var "clr_col_cnt", 0 0;
v0x121e70970_0 .var "clr_img_addr", 0 0;
v0x121e70a00_0 .var "clr_img_st", 0 0;
v0x121e70aa0_0 .var "clr_k_col_cnt", 0 0;
v0x121e70b80_0 .var "clr_kerns_cnt", 0 0;
v0x121e70c10_0 .net "clr_kerns_cnt_d", 7 0, v0x121e70610_0;  1 drivers
v0x121e70cc0_0 .var "clr_result_addr", 0 0;
v0x121e70d50_0 .var "col_cnt", 7 0;
v0x121e70e80_0 .net "cols", 7 0, L_0x121e8c630;  alias, 1 drivers
v0x121e70f40_0 .var "done", 0 0;
v0x121e70fd0_0 .var "en_col_cnt", 0 0;
v0x121e71060_0 .var "en_img_addr", 0 0;
v0x121e710f0_0 .var "en_img_st", 0 0;
v0x121e71180_0 .var "en_k_col_cnt", 0 0;
v0x121e71210_0 .var "en_kerns_cnt", 0 0;
v0x121e712b0_0 .net "en_result_addr", 0 0, v0x121e732f0_0;  alias, 1 drivers
v0x121e71450_0 .var "img_addr", 5 0;
v0x121e71510_0 .var "img_st", 5 0;
v0x121e715a0_0 .var "k_col_cnt", 2 0;
v0x121e71630_0 .var "kern_addr", 5 0;
v0x121e716c0_0 .net "kern_addr_mode", 0 0, L_0x121e8cba0;  alias, 1 drivers
v0x121e71750_0 .net "kern_cols", 2 0, L_0x121e8c510;  alias, 1 drivers
v0x121e71800_0 .net "kerns", 2 0, L_0x121e8c7d0;  alias, 1 drivers
v0x121e718b0_0 .var "kerns_cnt", 2 0;
v0x121e71940_0 .net "reset", 0 0, L_0x121e8d6d0;  alias, 1 drivers
v0x121e719f0_0 .var "result_addr", 5 0;
v0x121e71a90_0 .net "result_cols", 5 0, L_0x121e8d9f0;  alias, 1 drivers
v0x121e71b40_0 .net "start", 0 0, L_0x121e8c350;  alias, 1 drivers
v0x121e71bf0_0 .var "start_d", 0 0;
v0x121e71c80_0 .var "start_pedge", 0 0;
v0x121e71d20_0 .net "stride", 5 0, L_0x121e8d8c0;  alias, 1 drivers
E_0x121e6fe90 .event anyedge, v0x121e719f0_0, v0x121e71a90_0, v0x121e712b0_0;
E_0x121e6ff00 .event anyedge, v0x121e6d700_0, v0x121e71bf0_0;
E_0x121e6ff50 .event anyedge, v0x121e6cfa0_0, v0x121e718b0_0, v0x121e715a0_0;
E_0x121e6ffd0 .event anyedge, v0x121e6d700_0;
E_0x121e70010 .event anyedge, v0x121e70aa0_0;
E_0x121e70090 .event anyedge, v0x121e708d0_0;
E_0x121e700e0 .event anyedge, v0x121e718b0_0, v0x121e6d0f0_0, v0x121e71210_0;
E_0x121e70160 .event anyedge, v0x121e70d50_0, v0x121e6cbf0_0, v0x121e70fd0_0;
E_0x121e701c0 .event anyedge, v0x121e715a0_0, v0x121e6d040_0, v0x121e6d700_0;
S_0x121e70250 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x121e6f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e70120 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e70570_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e70610_0 .var "par_out", 7 0;
v0x121e706b0_0 .net "reset", 0 0, L_0x121e8d6d0;  alias, 1 drivers
v0x121e70740_0 .net "ser_in", 0 0, v0x121e70b80_0;  1 drivers
S_0x121e71f50 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x121e6edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x121e72120 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x121e72160 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x121e721a0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x121e721e0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x121e72220 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x121e72260 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x121e722a0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x121e8d550 .functor OR 1, L_0x121e8d6d0, L_0x121e8d4b0, C4<0>, C4<0>;
L_0x121e8d660 .functor AND 1, v0x121e76530_0, L_0x121e8d5c0, C4<1>, C4<1>;
v0x121e75f70_0 .net *"_ivl_13", 0 0, L_0x121e8d4b0;  1 drivers
v0x121e76030_0 .net *"_ivl_17", 0 0, L_0x121e8d5c0;  1 drivers
v0x121e760d0_0 .var "accum_ovrflow", 0 0;
v0x121e761a0_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e76230_0 .net "clr_col_cnt", 0 0, v0x121e708d0_0;  alias, 1 drivers
v0x121e76340_0 .net "clr_col_cnt_d", 7 0, v0x121e74a80_0;  1 drivers
v0x121e763d0_0 .net "clr_k_col_cnt", 0 0, v0x121e70aa0_0;  alias, 1 drivers
v0x121e764a0_0 .net "clr_k_col_cnt_d", 2 0, v0x121e75150_0;  1 drivers
v0x121e76530_0 .var "clr_mult_accum", 0 0;
v0x121e76640_0 .net "en_max_pool", 0 0, L_0x121e8cd20;  alias, 1 drivers
v0x121e766d0_0 .net "img_data", 23 0, v0x121e6e160_0;  alias, 1 drivers
v0x121e76760_0 .net "kern_data", 23 0, v0x121e6eb50_0;  alias, 1 drivers
v0x121e767f0_0 .net "mask", 2 0, L_0x121e8cdc0;  alias, 1 drivers
v0x121e768a0_0 .var "mult_accum", 19 0;
v0x121e76950_0 .var "mult_accum_mux", 20 0;
v0x121e769e0_0 .var "mult_accum_r", 20 0;
v0x121e76a90_0 .net "mult_out0", 15 0, v0x121e73970_0;  1 drivers
v0x121e76c50_0 .var "mult_out0_r", 15 0;
v0x121e76ce0_0 .net "mult_out1", 15 0, v0x121e73fb0_0;  1 drivers
v0x121e76d70_0 .var "mult_out1_r", 15 0;
v0x121e76e00_0 .net "mult_out2", 15 0, v0x121e745e0_0;  1 drivers
v0x121e76e90_0 .var "mult_out2_r", 15 0;
v0x121e76f30_0 .net "reset", 0 0, L_0x121e8d6d0;  alias, 1 drivers
v0x121e76fc0_0 .net "result_data", 7 0, v0x121e72d80_0;  alias, 1 drivers
v0x121e77080_0 .net "result_valid", 0 0, v0x121e732f0_0;  alias, 1 drivers
v0x121e77150_0 .net "shift", 3 0, L_0x121e8ca80;  alias, 1 drivers
v0x121e77220_0 .net "shift_out", 7 0, v0x121e75e30_0;  1 drivers
v0x121e772f0_0 .net "start", 0 0, L_0x121e8c350;  alias, 1 drivers
v0x121e77380_0 .net "start_d", 15 0, v0x121e75680_0;  1 drivers
E_0x121e72730 .event anyedge, v0x121e75150_0, v0x121e75680_0;
E_0x121e72780 .event anyedge, v0x121e769e0_0;
E_0x121e727d0 .event anyedge, v0x121e76530_0, v0x121e769e0_0;
L_0x121e8cff0 .part v0x121e6e160_0, 0, 8;
L_0x121e8d110 .part v0x121e6eb50_0, 0, 8;
L_0x121e8d230 .part v0x121e6e160_0, 8, 8;
L_0x121e8d2d0 .part v0x121e6eb50_0, 8, 8;
L_0x121e8d370 .part v0x121e6e160_0, 16, 8;
L_0x121e8d410 .part v0x121e6eb50_0, 16, 8;
L_0x121e8d4b0 .part v0x121e74a80_0, 3, 1;
L_0x121e8d5c0 .part v0x121e75680_0, 2, 1;
S_0x121e72830 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x121e729a0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x121e72c40_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e72ce0_0 .net "data_in", 7 0, v0x121e75e30_0;  alias, 1 drivers
v0x121e72d80_0 .var "data_out", 7 0;
v0x121e72e10_0 .var "data_r", 7 0;
v0x121e72ea0_0 .net "en_maxpool", 0 0, L_0x121e8cd20;  alias, 1 drivers
v0x121e72f70_0 .var "max_pool_out", 7 0;
v0x121e73000_0 .var "max_pool_valid", 0 0;
v0x121e73090_0 .net "reset", 0 0, L_0x121e8d550;  1 drivers
v0x121e73130_0 .var "toggle", 0 0;
v0x121e73250_0 .net "valid_in", 0 0, L_0x121e8d660;  1 drivers
v0x121e732f0_0 .var "valid_out", 0 0;
E_0x121e72b90 .event anyedge, v0x121e73130_0, v0x121e73250_0;
E_0x121e72bf0 .event anyedge, v0x121e72e10_0, v0x121e72ce0_0;
S_0x121e73400 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e735d0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e73610 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e73810_0 .net/s "a", 7 0, L_0x121e8cff0;  1 drivers
v0x121e738d0_0 .net/s "b", 7 0, L_0x121e8d110;  1 drivers
v0x121e73970_0 .var/s "out", 15 0;
E_0x121e737c0 .event anyedge, v0x121e73810_0, v0x121e738d0_0;
S_0x121e73a10 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e73bd0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e73c10 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e73e50_0 .net/s "a", 7 0, L_0x121e8d230;  1 drivers
v0x121e73f10_0 .net/s "b", 7 0, L_0x121e8d2d0;  1 drivers
v0x121e73fb0_0 .var/s "out", 15 0;
E_0x121e73e00 .event anyedge, v0x121e73e50_0, v0x121e73f10_0;
S_0x121e74050 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x121e74210 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x121e74250 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x121e74480_0 .net/s "a", 7 0, L_0x121e8d370;  1 drivers
v0x121e74540_0 .net/s "b", 7 0, L_0x121e8d410;  1 drivers
v0x121e745e0_0 .var/s "out", 15 0;
E_0x121e74420 .event anyedge, v0x121e74480_0, v0x121e74540_0;
S_0x121e74680 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x121e74880 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x121e749e0_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e74a80_0 .var "par_out", 7 0;
v0x121e74b20_0 .net "reset", 0 0, L_0x121e8d6d0;  alias, 1 drivers
v0x121e74bb0_0 .net "ser_in", 0 0, v0x121e708d0_0;  alias, 1 drivers
S_0x121e74c70 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x121e74e30 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x121e74fb0_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e75150_0 .var "par_out", 2 0;
v0x121e751e0_0 .net "reset", 0 0, L_0x121e8d6d0;  alias, 1 drivers
v0x121e75270_0 .net "ser_in", 0 0, v0x121e70aa0_0;  alias, 1 drivers
S_0x121e75300 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x121e75470 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x121e755f0_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e75680_0 .var "par_out", 15 0;
v0x121e75720_0 .net "reset", 0 0, L_0x121e8d6d0;  alias, 1 drivers
v0x121e75830_0 .net "ser_in", 0 0, L_0x121e8c350;  alias, 1 drivers
S_0x121e758c0 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x121e71f50;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x121e75a80 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x121e75ac0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x121e75b00 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x121e75d70_0 .net "in", 19 0, v0x121e768a0_0;  1 drivers
v0x121e75e30_0 .var "out", 7 0;
v0x121e75ed0_0 .net "shift", 3 0, L_0x121e8ca80;  alias, 1 drivers
E_0x121e75d10 .event anyedge, v0x121e6d4e0_0, v0x121e75d70_0;
S_0x121e78760 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x121e6acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x121e6f570 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x121e6f5b0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x121e78b50_0 .net "adr_r", 5 0, L_0x121e8de50;  1 drivers
v0x121e78c00_0 .net "adr_w", 5 0, v0x121e719f0_0;  alias, 1 drivers
v0x121e78ca0_0 .net "clk", 0 0, L_0x121e8a000;  alias, 1 drivers
v0x121e78d30_0 .net "dat_i", 7 0, v0x121e72d80_0;  alias, 1 drivers
v0x121e78dc0_0 .var "dat_o", 7 0;
v0x121e78e70_0 .var "dat_o2", 7 0;
v0x121e78f20 .array "r", 63 0, 7 0;
v0x121e78fc0_0 .net "we", 0 0, L_0x121e8d960;  1 drivers
S_0x121e7d200 .scope task, "wb_read" "wb_read" 2 505, 2 505 0, S_0x131ef4040;
 .timescale 0 0;
v0x121e7d3f0_0 .var "addr", 31 0;
v0x121e7d480_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x131e39b10;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7ed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7f040_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x121e7ef20_0, 0, 4;
    %load/vec4 v0x121e7d3f0_0;
    %store/vec4 v0x121e7ece0_0, 0, 32;
    %wait E_0x131e39b10;
T_7.52 ;
    %load/vec4 v0x121e7ec30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.53, 8;
    %wait E_0x131e39b10;
    %jmp T_7.52;
T_7.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x121e7efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7ed70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x121e7f040_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x121e7ef20_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x121e7ece0_0, 0, 32;
    %load/vec4 v0x121e7ee90_0;
    %store/vec4 v0x121e7d480_0, 0, 32;
    %end;
S_0x121e7d510 .scope task, "wb_write" "wb_write" 2 478, 2 478 0, S_0x131ef4040;
 .timescale 0 0;
v0x121e7d6d0_0 .var "addr", 31 0;
v0x121e7d760_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x131e39b10;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7ed70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7f040_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x121e7ef20_0, 0, 4;
    %load/vec4 v0x121e7d760_0;
    %store/vec4 v0x121e7ee00_0, 0, 32;
    %load/vec4 v0x121e7d6d0_0;
    %store/vec4 v0x121e7ece0_0, 0, 32;
    %wait E_0x131e39b10;
T_8.54 ;
    %load/vec4 v0x121e7ec30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.55, 8;
    %wait E_0x131e39b10;
    %jmp T_8.54;
T_8.55 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x121e7efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7ed70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x121e7f040_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x121e7ef20_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x121e7ee00_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x121e7ece0_0, 0, 32;
    %end;
S_0x121e7d810 .scope task, "write_image" "write_image" 2 418, 2 418 0, S_0x131ef4040;
 .timescale 0 0;
v0x121e7d9d0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0x121e7d9d0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x121e7df20_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7dfd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x121e7da90 .scope task, "write_kernel" "write_kernel" 2 428, 2 428 0, S_0x131ef4040;
 .timescale 0 0;
v0x121e7dc50_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x121e7dc50_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x121e7df20_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x121e7df20_0;
    %load/vec4a v0x121e7e2b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %end;
    .scope S_0x121e2b280;
T_11 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131ef1630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ee0f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ee1720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ee2820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ee3240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x131ec5f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x131ee0300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x131ee3da0_0;
    %assign/vec4 v0x131ee0f80_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x131ee3da0_0;
    %assign/vec4 v0x131ee1720_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x131ee3da0_0;
    %assign/vec4 v0x131ee2820_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x131ee3da0_0;
    %assign/vec4 v0x131ee3240_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x121e2b280;
T_12 ;
    %wait E_0x131edfae0;
    %load/vec4 v0x131ee0300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x131ecb900_0;
    %store/vec4 v0x131edd780_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x131ecbec0_0;
    %store/vec4 v0x131edd780_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x131eca5b0_0;
    %store/vec4 v0x131edd780_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x131ec4ff0_0;
    %store/vec4 v0x131edd780_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x121e07a60;
T_13 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e0b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e0a9f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x121e0a9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x121e0b850_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e0a9f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x121e2c130;
T_14 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %load/vec4 v0x121e0e590_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131ef1d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x131effe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x131ef1d40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x131ef1d40_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x121e2c130;
T_15 ;
    %wait E_0x121e14030;
    %load/vec4 v0x131ef1d40_0;
    %load/vec4 v0x131ef0270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131ee4c90_0;
    %and;
    %store/vec4 v0x121e0e590_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x121e2c130;
T_16 ;
    %wait E_0x121e16b20;
    %load/vec4 v0x131ee4c90_0;
    %store/vec4 v0x131effe20_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x121e2c130;
T_17 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %load/vec4 v0x121e0c700_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e1c690_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x131e08020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x121e1c690_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x121e1c690_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x121e2c130;
T_18 ;
    %wait E_0x121e13ff0;
    %load/vec4 v0x121e1c690_0;
    %load/vec4 v0x131e18cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131e08020_0;
    %and;
    %store/vec4 v0x121e0c700_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x121e2c130;
T_19 ;
    %wait E_0x121e16b60;
    %load/vec4 v0x121e0e590_0;
    %store/vec4 v0x131e08020_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x121e2c130;
T_20 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %load/vec4 v0x121e0fb10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131eefb00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x131effb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x131eefb00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x131eefb00_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x121e2c130;
T_21 ;
    %wait E_0x121e17840;
    %load/vec4 v0x131eefb00_0;
    %load/vec4 v0x131eeff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131effb50_0;
    %and;
    %store/vec4 v0x121e0fb10_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x121e2c130;
T_22 ;
    %wait E_0x121e171b0;
    %load/vec4 v0x121e0c700_0;
    %store/vec4 v0x131effb50_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x121e2c130;
T_23 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %load/vec4 v0x121e0d490_0;
    %or;
    %load/vec4 v0x131ee4980_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x131ed7bc0_0;
    %assign/vec4 v0x131ea0a60_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x131efece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x131ea0a60_0;
    %load/vec4 v0x131ed7bc0_0;
    %add;
    %assign/vec4 v0x131ea0a60_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x121e2c130;
T_24 ;
    %wait E_0x121e171b0;
    %load/vec4 v0x121e0c700_0;
    %store/vec4 v0x121e0d490_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x121e2c130;
T_25 ;
    %wait E_0x121e16b60;
    %load/vec4 v0x121e0e590_0;
    %store/vec4 v0x131efece0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x121e2c130;
T_26 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %load/vec4 v0x121e0d490_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x131ef2d30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x121e0cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x131ea0a60_0;
    %assign/vec4 v0x131ef2d30_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x131e2ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x131ef2d30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x131ef2d30_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x121e2c130;
T_27 ;
    %wait E_0x121e16b60;
    %load/vec4 v0x121e0e590_0;
    %store/vec4 v0x121e0cd00_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x121e2c130;
T_28 ;
    %wait E_0x121e16b20;
    %load/vec4 v0x131ee4c90_0;
    %store/vec4 v0x131e2ace0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x121e2c130;
T_29 ;
    %wait E_0x121e1ad30;
    %load/vec4 v0x131ef0d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x131eefb00_0;
    %load/vec4 v0x131ef1d40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x131eefb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x131ef1d40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x131ef0fa0_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x121e2c130;
T_30 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131ee6250_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x131ee4c90_0;
    %assign/vec4 v0x131ee6250_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x121e2c130;
T_31 ;
    %wait E_0x121e1acf0;
    %load/vec4 v0x131ee4c90_0;
    %load/vec4 v0x131ee6250_0;
    %inv;
    %and;
    %store/vec4 v0x131ee4980_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x121e2c130;
T_32 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %load/vec4 v0x121e1d420_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x131ee5f40_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x131efe6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x131ee5f40_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x131ee5f40_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x121e2c130;
T_33 ;
    %wait E_0x121e19ab0;
    %load/vec4 v0x131ee5f40_0;
    %load/vec4 v0x131ee5730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131efe6d0_0;
    %and;
    %store/vec4 v0x121e1d420_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x121e2c130;
T_34 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131edd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e49dc0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x121e09510_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e49dc0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x121e04b50;
T_35 ;
    %wait E_0x131effbe0;
    %load/vec4 v0x131ec8f60_0;
    %pad/s 16;
    %load/vec4 v0x131ec8480_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x131ec8170_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x121e04420;
T_36 ;
    %wait E_0x131efed70;
    %load/vec4 v0x131ec7d10_0;
    %pad/s 16;
    %load/vec4 v0x131eb5330_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x131ebe150_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x131eda840;
T_37 ;
    %wait E_0x131ebd940;
    %load/vec4 v0x131ebd980_0;
    %pad/s 16;
    %load/vec4 v0x131ebcea0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x131ebe460_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x131eb2a50;
T_38 ;
    %wait E_0x121e43cd0;
    %load/vec4 v0x121e43560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x121e43d10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x121e439c0_0, 0, 8;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x121e051e0;
T_39 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131ed66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x131ed8500_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x131ec9f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x131ed6ff0_0;
    %assign/vec4 v0x131ed8500_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x121e051e0;
T_40 ;
    %wait E_0x131effeb0;
    %load/vec4 v0x131ed6ff0_0;
    %load/vec4 v0x131ed8500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x131ed8500_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x131ed6ff0_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x131ed7e60_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x121e051e0;
T_41 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131ed66d0_0;
    %load/vec4 v0x131ed8130_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131ecaf40_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x131ec9f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x131ecaf40_0;
    %inv;
    %assign/vec4 v0x131ecaf40_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x121e051e0;
T_42 ;
    %wait E_0x131edc310;
    %load/vec4 v0x131ecaf40_0;
    %load/vec4 v0x131ec9f50_0;
    %and;
    %assign/vec4 v0x131ed69e0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x121e051e0;
T_43 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131ed66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x131ed8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131ec91b0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x131ed8130_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x131ed7e60_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x131ed6ff0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x131ed8bc0_0, 0;
    %load/vec4 v0x131ed8130_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x131ed69e0_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x131ec9f50_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x131ec91b0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x131eb4640;
T_44 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e457a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e46790_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x121e46790_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x121e44a00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e46790_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x131eb1670;
T_45 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131eb0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131eb0340_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x131eb0340_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x131eaebf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x131eb0340_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x131eda1a0;
T_46 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131ebcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x131eb4470_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x131eb4470_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x131eb3d10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x131eb4470_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x121e06c50;
T_47 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e109f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e1cb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e1b870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e11200_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x121e2b8c0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x121e1db30_0;
    %and;
    %assign/vec4 v0x121e1cb40_0, 0;
    %load/vec4 v0x121e2b8c0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x121e1bfe0_0;
    %and;
    %assign/vec4 v0x121e1b870_0, 0;
    %load/vec4 v0x121e2b8c0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x121e11490_0;
    %and;
    %assign/vec4 v0x121e11200_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x121e06c50;
T_48 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e109f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x121e1eb20_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x121e2a130_0;
    %load/vec4 v0x121e1cb40_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e1cb40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e1b870_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e1b870_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e11200_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e11200_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x121e1eb20_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x121e06c50;
T_49 ;
    %wait E_0x131ef2dc0;
    %load/vec4 v0x121e2aa50_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x121e1eb20_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x121e2a130_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x121e06c50;
T_50 ;
    %wait E_0x131ef1e10;
    %load/vec4 v0x121e1eb20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x121e2a440_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x121e06c50;
T_51 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e109f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e386e0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x121e1eb20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x121e1eb20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x121e04280_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e386e0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x121e06c50;
T_52 ;
    %wait E_0x131ef1dd0;
    %load/vec4 v0x121e2f560_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x121e04280_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x121e2aa50_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x121e2f750;
T_53 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e3f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x121e40840_0;
    %load/vec4 v0x121e47710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e3ee70, 0, 4;
T_53.0 ;
    %load/vec4 v0x121e47710_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e3ee70, 4;
    %assign/vec4 v0x121e41780_0, 0;
    %load/vec4 v0x121e47150_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e3ee70, 4;
    %assign/vec4 v0x121e3e810_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x121e2e940;
T_54 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x121e35180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x121e33540_0;
    %load/vec4 v0x121e326e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e349e0, 0, 4;
T_54.0 ;
    %load/vec4 v0x121e326e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e349e0, 4;
    %assign/vec4 v0x121e33d60_0, 0;
    %load/vec4 v0x121e320a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e349e0, 4;
    %assign/vec4 v0x121e343e0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x131eb23b0;
T_55 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131ed92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x131edad50_0;
    %load/vec4 v0x131ecc2e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131ed9250, 0, 4;
T_55.0 ;
    %load/vec4 v0x131ecc2e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x131ed9250, 4;
    %assign/vec4 v0x131ed98f0_0, 0;
    %load/vec4 v0x131ecc250_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x131ed9250, 4;
    %assign/vec4 v0x131ed9980_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x131eb08e0;
T_56 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131eb3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131eb4ad0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x121e2e120_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x121e200f0_0;
    %assign/vec4 v0x131eb4ad0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x121e2e120_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x131e29700_0;
    %pad/u 32;
    %assign/vec4 v0x131eb4ad0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x131eb08e0;
T_57 ;
    %wait E_0x131edfb20;
    %load/vec4 v0x131eb3570_0;
    %load/vec4 v0x131eb4b60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131eb4b60_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x121e303b0_0;
    %load/vec4 v0x131eb4b60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x131eb4b60_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x121e2dc00;
T_58 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131ed2e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ef79a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ef7a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ef5a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ef5aa0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x131ecfd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x131ef9270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x131ed46e0_0;
    %assign/vec4 v0x131ef79a0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x131ed46e0_0;
    %assign/vec4 v0x131ef7a30_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x131ed46e0_0;
    %assign/vec4 v0x131ef5a10_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x131ed46e0_0;
    %assign/vec4 v0x131ef5aa0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x121e2dc00;
T_59 ;
    %wait E_0x131efc4f0;
    %load/vec4 v0x131ef9270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x131ed2ec0_0;
    %store/vec4 v0x131ed4770_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x131ed1580_0;
    %store/vec4 v0x131ed4770_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x131ed1610_0;
    %store/vec4 v0x131ed4770_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x131ecfcb0_0;
    %store/vec4 v0x131ed4770_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x121e21c00;
T_60 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131edcad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e2c900_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x121e2c900_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x131edcb60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e2c900_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x131eb3f00;
T_61 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %load/vec4 v0x121e072e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131e25030_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x131e4e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x131e25030_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x131e25030_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x131eb3f00;
T_62 ;
    %wait E_0x121e2f120;
    %load/vec4 v0x131e25030_0;
    %load/vec4 v0x131e46770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131e390a0_0;
    %and;
    %store/vec4 v0x121e072e0_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x131eb3f00;
T_63 ;
    %wait E_0x131eb10c0;
    %load/vec4 v0x131e390a0_0;
    %store/vec4 v0x131e4e900_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x131eb3f00;
T_64 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %load/vec4 v0x131eb4d70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x131ecc630_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x131e04700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x131ecc630_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x131ecc630_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x131eb3f00;
T_65 ;
    %wait E_0x121e2f0c0;
    %load/vec4 v0x131ecc630_0;
    %load/vec4 v0x131e045e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131e04700_0;
    %and;
    %store/vec4 v0x131eb4d70_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x131eb3f00;
T_66 ;
    %wait E_0x131eb1100;
    %load/vec4 v0x121e072e0_0;
    %store/vec4 v0x131e04700_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x131eb3f00;
T_67 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %load/vec4 v0x121e07370_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131e46890_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x131e4e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x131e46890_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x131e46890_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x131eb3f00;
T_68 ;
    %wait E_0x121e2f040;
    %load/vec4 v0x131e46890_0;
    %load/vec4 v0x131e46800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131e4e990_0;
    %and;
    %store/vec4 v0x121e07370_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x131eb3f00;
T_69 ;
    %wait E_0x121e2f000;
    %load/vec4 v0x131eb4d70_0;
    %store/vec4 v0x131e4e990_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x131eb3f00;
T_70 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %load/vec4 v0x121e305c0_0;
    %or;
    %load/vec4 v0x131e391c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x131e39250_0;
    %assign/vec4 v0x131e24fa0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x131e04820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x131e24fa0_0;
    %load/vec4 v0x131e39250_0;
    %add;
    %assign/vec4 v0x131e24fa0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x131eb3f00;
T_71 ;
    %wait E_0x121e2f000;
    %load/vec4 v0x131eb4d70_0;
    %store/vec4 v0x121e305c0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x131eb3f00;
T_72 ;
    %wait E_0x131eb1100;
    %load/vec4 v0x121e072e0_0;
    %store/vec4 v0x131e04820_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x131eb3f00;
T_73 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %load/vec4 v0x121e305c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x131e24f10_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x121e30530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x131e24fa0_0;
    %assign/vec4 v0x131e24f10_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x131e04790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x131e24f10_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x131e24f10_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x131eb3f00;
T_74 ;
    %wait E_0x131eb1100;
    %load/vec4 v0x121e072e0_0;
    %store/vec4 v0x121e30530_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x131eb3f00;
T_75 ;
    %wait E_0x131eb10c0;
    %load/vec4 v0x131e390a0_0;
    %store/vec4 v0x131e04790_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x131eb3f00;
T_76 ;
    %wait E_0x131eb1040;
    %load/vec4 v0x131e25150_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x131e46890_0;
    %load/vec4 v0x131e25030_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x131e46890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x131e25030_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x131e250c0_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x131eb3f00;
T_77 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131e39130_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x131e390a0_0;
    %assign/vec4 v0x131e39130_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x131eb3f00;
T_78 ;
    %wait E_0x131eb1000;
    %load/vec4 v0x131e390a0_0;
    %load/vec4 v0x131e39130_0;
    %inv;
    %and;
    %store/vec4 v0x131e391c0_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x131eb3f00;
T_79 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %load/vec4 v0x131ecc5a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x131e469b0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x131e4ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x131e469b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x131e469b0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x131eb3f00;
T_80 ;
    %wait E_0x131eb0fc0;
    %load/vec4 v0x131e469b0_0;
    %load/vec4 v0x131e46a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x131e4ea20_0;
    %and;
    %store/vec4 v0x131ecc5a0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x131eb3f00;
T_81 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131e46920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131e04670_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x131ecc510_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x131e04670_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x121e50940;
T_82 ;
    %wait E_0x121e50d00;
    %load/vec4 v0x121e50d50_0;
    %pad/s 16;
    %load/vec4 v0x121e50e10_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e50eb0_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x121e50f50;
T_83 ;
    %wait E_0x121e51340;
    %load/vec4 v0x121e51390_0;
    %pad/s 16;
    %load/vec4 v0x121e51450_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e514f0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x121e51590;
T_84 ;
    %wait E_0x121e51960;
    %load/vec4 v0x121e519c0_0;
    %pad/s 16;
    %load/vec4 v0x121e51a80_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e51b20_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x121e52e00;
T_85 ;
    %wait E_0x121e53250;
    %load/vec4 v0x121e53410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x121e532b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x121e53370_0, 0, 8;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x121e4fd70;
T_86 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e505d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e50350_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x121e50790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x121e50220_0;
    %assign/vec4 v0x121e50350_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x121e4fd70;
T_87 ;
    %wait E_0x121e50130;
    %load/vec4 v0x121e50220_0;
    %load/vec4 v0x121e50350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x121e50350_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x121e50220_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x121e504b0_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x121e4fd70;
T_88 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e505d0_0;
    %load/vec4 v0x121e503e0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e50670_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x121e50790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x121e50670_0;
    %inv;
    %assign/vec4 v0x121e50670_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x121e4fd70;
T_89 ;
    %wait E_0x121e500d0;
    %load/vec4 v0x121e50670_0;
    %load/vec4 v0x121e50790_0;
    %and;
    %assign/vec4 v0x121e50540_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x121e4fd70;
T_90 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e505d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e502c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e50830_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x121e503e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x121e504b0_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x121e50220_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x121e502c0_0, 0;
    %load/vec4 v0x121e503e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x121e50540_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x121e50790_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x121e50830_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x121e52840;
T_91 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e52c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e52bc0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x121e52bc0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x121e52d70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e52bc0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x121e521b0;
T_92 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e52720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e52690_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x121e52690_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x121e527b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e52690_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x121e51bc0;
T_93 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e52060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e51fc0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x121e51fc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x121e520f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e51fc0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x121e4f490;
T_94 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e54470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e54190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e542b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e543d0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x121e53d30_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x121e53fd0_0;
    %and;
    %assign/vec4 v0x121e54190_0, 0;
    %load/vec4 v0x121e53d30_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x121e54220_0;
    %and;
    %assign/vec4 v0x121e542b0_0, 0;
    %load/vec4 v0x121e53d30_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x121e54340_0;
    %and;
    %assign/vec4 v0x121e543d0_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x121e4f490;
T_95 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e54470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x121e53f20_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x121e53e90_0;
    %load/vec4 v0x121e54190_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e54190_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e542b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e542b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e543d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e543d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x121e53f20_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x121e4f490;
T_96 ;
    %wait E_0x121e4fd10;
    %load/vec4 v0x121e53a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x121e53f20_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x121e53e90_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x121e4f490;
T_97 ;
    %wait E_0x121e4fcc0;
    %load/vec4 v0x121e53f20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x121e53de0_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x121e4f490;
T_98 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e54470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e53610_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x121e53f20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x121e53f20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x121e548c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e53610_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x121e4f490;
T_99 ;
    %wait E_0x121e4fc70;
    %load/vec4 v0x121e539e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x121e548c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x121e53a70_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x121e08840;
T_100 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e065b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x121e16400_0;
    %load/vec4 v0x121e2ae40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e08230, 0, 4;
T_100.0 ;
    %load/vec4 v0x121e2ae40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e08230, 4;
    %assign/vec4 v0x121e16490_0, 0;
    %load/vec4 v0x121e3e1a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e08230, 4;
    %assign/vec4 v0x121e081a0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x121e05f10;
T_101 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x131ece1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x131edbcf0_0;
    %load/vec4 v0x131edb570_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131ece590, 0, 4;
T_101.0 ;
    %load/vec4 v0x131edb570_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x131ece590, 4;
    %assign/vec4 v0x131edbd80_0, 0;
    %load/vec4 v0x131ef5f40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x131ece590, 4;
    %assign/vec4 v0x131ece500_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x121e55ca0;
T_102 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e56500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x121e56270_0;
    %load/vec4 v0x121e56140_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e56460, 0, 4;
T_102.0 ;
    %load/vec4 v0x121e56140_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e56460, 4;
    %assign/vec4 v0x121e56300_0, 0;
    %load/vec4 v0x121e56090_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e56460, 4;
    %assign/vec4 v0x121e563b0_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x121e2fe90;
T_103 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e58800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e586b0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x121e590f0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x121e57f90_0;
    %assign/vec4 v0x121e586b0_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x121e590f0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x121e58020_0;
    %pad/u 32;
    %assign/vec4 v0x121e586b0_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x121e2fe90;
T_104 ;
    %wait E_0x131e223c0;
    %load/vec4 v0x121e58800_0;
    %load/vec4 v0x121e58760_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e58760_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x121e58eb0_0;
    %load/vec4 v0x121e58760_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e58760_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x121e5a400;
T_105 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e5ae30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e5aa50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e5aae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e5ab70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e5ac40_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x121e5b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x121e5a8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x121e5ace0_0;
    %assign/vec4 v0x121e5aa50_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x121e5ace0_0;
    %assign/vec4 v0x121e5aae0_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x121e5ace0_0;
    %assign/vec4 v0x121e5ab70_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x121e5ace0_0;
    %assign/vec4 v0x121e5ac40_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x121e5a400;
T_106 ;
    %wait E_0x121e5a820;
    %load/vec4 v0x121e5a8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x121e5af40_0;
    %store/vec4 v0x121e5ad80_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x121e5afe0_0;
    %store/vec4 v0x121e5ad80_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x121e5b0a0_0;
    %store/vec4 v0x121e5ad80_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x121e5b130_0;
    %store/vec4 v0x121e5ad80_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x121e5ec80;
T_107 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e5f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e5f040_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x121e5f040_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x121e5f170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e5f040_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x121e5e250;
T_108 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %load/vec4 v0x121e5f4d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e5ffd0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x121e5fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x121e5ffd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x121e5ffd0_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x121e5e250;
T_109 ;
    %wait E_0x121e5ebf0;
    %load/vec4 v0x121e5ffd0_0;
    %load/vec4 v0x121e60180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e60570_0;
    %and;
    %store/vec4 v0x121e5f4d0_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x121e5e250;
T_110 ;
    %wait E_0x121e5ea00;
    %load/vec4 v0x121e60570_0;
    %store/vec4 v0x121e5fbb0_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x121e5e250;
T_111 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %load/vec4 v0x121e5f300_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e5f780_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x121e5fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x121e5f780_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x121e5f780_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x121e5e250;
T_112 ;
    %wait E_0x121e5eb90;
    %load/vec4 v0x121e5f780_0;
    %load/vec4 v0x121e5f8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e5fa00_0;
    %and;
    %store/vec4 v0x121e5f300_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x121e5e250;
T_113 ;
    %wait E_0x121e5ea40;
    %load/vec4 v0x121e5f4d0_0;
    %store/vec4 v0x121e5fa00_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x121e5e250;
T_114 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %load/vec4 v0x121e5f5b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e602e0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x121e5fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x121e602e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x121e602e0_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x121e5e250;
T_115 ;
    %wait E_0x121e5eb10;
    %load/vec4 v0x121e602e0_0;
    %load/vec4 v0x121e60230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e5fc40_0;
    %and;
    %store/vec4 v0x121e5f5b0_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x121e5e250;
T_116 ;
    %wait E_0x121e5eac0;
    %load/vec4 v0x121e5f300_0;
    %store/vec4 v0x121e5fc40_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x121e5e250;
T_117 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %load/vec4 v0x121e5f430_0;
    %or;
    %load/vec4 v0x121e606b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x121e60750_0;
    %assign/vec4 v0x121e5ff40_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x121e5fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x121e5ff40_0;
    %load/vec4 v0x121e60750_0;
    %add;
    %assign/vec4 v0x121e5ff40_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x121e5e250;
T_118 ;
    %wait E_0x121e5eac0;
    %load/vec4 v0x121e5f300_0;
    %store/vec4 v0x121e5f430_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x121e5e250;
T_119 ;
    %wait E_0x121e5ea40;
    %load/vec4 v0x121e5f4d0_0;
    %store/vec4 v0x121e5fb20_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x121e5e250;
T_120 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %load/vec4 v0x121e5f430_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x121e5fe80_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x121e5f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x121e5ff40_0;
    %assign/vec4 v0x121e5fe80_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x121e5fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x121e5fe80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x121e5fe80_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x121e5e250;
T_121 ;
    %wait E_0x121e5ea40;
    %load/vec4 v0x121e5f4d0_0;
    %store/vec4 v0x121e5f3a0_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x121e5e250;
T_122 ;
    %wait E_0x121e5ea00;
    %load/vec4 v0x121e60570_0;
    %store/vec4 v0x121e5fa90_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x121e5e250;
T_123 ;
    %wait E_0x121e5e980;
    %load/vec4 v0x121e600f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x121e602e0_0;
    %load/vec4 v0x121e5ffd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x121e602e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121e5ffd0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x121e60060_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x121e5e250;
T_124 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e60620_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x121e60570_0;
    %assign/vec4 v0x121e60620_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x121e5e250;
T_125 ;
    %wait E_0x121e5e930;
    %load/vec4 v0x121e60570_0;
    %load/vec4 v0x121e60620_0;
    %inv;
    %and;
    %store/vec4 v0x121e606b0_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x121e5e250;
T_126 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %load/vec4 v0x121e5f6f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x121e60420_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x121e5fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x121e60420_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x121e60420_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x121e5e250;
T_127 ;
    %wait E_0x121e5e8c0;
    %load/vec4 v0x121e60420_0;
    %load/vec4 v0x121e604c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e5fce0_0;
    %and;
    %store/vec4 v0x121e5f6f0_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x121e5e250;
T_128 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e60370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e5f970_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x121e5f640_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e5f970_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x121e61e30;
T_129 ;
    %wait E_0x121e621f0;
    %load/vec4 v0x121e62240_0;
    %pad/s 16;
    %load/vec4 v0x121e62300_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e623a0_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x121e62440;
T_130 ;
    %wait E_0x121e62830;
    %load/vec4 v0x121e62880_0;
    %pad/s 16;
    %load/vec4 v0x121e62940_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e629e0_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x121e62a80;
T_131 ;
    %wait E_0x121e62e50;
    %load/vec4 v0x121e62eb0_0;
    %pad/s 16;
    %load/vec4 v0x121e62f70_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e63010_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x121e642f0;
T_132 ;
    %wait E_0x121e64740;
    %load/vec4 v0x121e64900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x121e647a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x121e64860_0, 0, 8;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x121e61260;
T_133 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e61ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e61840_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x121e61c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x121e61710_0;
    %assign/vec4 v0x121e61840_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x121e61260;
T_134 ;
    %wait E_0x121e61620;
    %load/vec4 v0x121e61710_0;
    %load/vec4 v0x121e61840_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x121e61840_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x121e61710_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x121e619a0_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x121e61260;
T_135 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e61ac0_0;
    %load/vec4 v0x121e618d0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e61b60_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x121e61c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x121e61b60_0;
    %inv;
    %assign/vec4 v0x121e61b60_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x121e61260;
T_136 ;
    %wait E_0x121e615c0;
    %load/vec4 v0x121e61b60_0;
    %load/vec4 v0x121e61c80_0;
    %and;
    %assign/vec4 v0x121e61a30_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x121e61260;
T_137 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e61ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e617b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e61d20_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x121e618d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x121e619a0_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x121e61710_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x121e617b0_0, 0;
    %load/vec4 v0x121e618d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x121e61a30_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x121e61c80_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x121e61d20_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x121e63d30;
T_138 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e64150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e640b0_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x121e640b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x121e64260_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e640b0_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x121e636a0;
T_139 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e63c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e63b80_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x121e63b80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x121e63ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e63b80_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x121e630b0;
T_140 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e63550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e634b0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x121e634b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x121e635e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e634b0_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x121e60980;
T_141 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e65960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e65680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e657a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e658c0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x121e65220_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x121e654c0_0;
    %and;
    %assign/vec4 v0x121e65680_0, 0;
    %load/vec4 v0x121e65220_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x121e65710_0;
    %and;
    %assign/vec4 v0x121e657a0_0, 0;
    %load/vec4 v0x121e65220_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x121e65830_0;
    %and;
    %assign/vec4 v0x121e658c0_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x121e60980;
T_142 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e65960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x121e65410_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x121e65380_0;
    %load/vec4 v0x121e65680_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e65680_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e657a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e657a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e658c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e658c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x121e65410_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x121e60980;
T_143 ;
    %wait E_0x121e61200;
    %load/vec4 v0x121e64f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x121e65410_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x121e65380_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x121e60980;
T_144 ;
    %wait E_0x121e611b0;
    %load/vec4 v0x121e65410_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x121e652d0_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x121e60980;
T_145 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e65960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e64b00_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x121e65410_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x121e65410_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x121e65db0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e64b00_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x121e60980;
T_146 ;
    %wait E_0x121e61160;
    %load/vec4 v0x121e64ed0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x121e65db0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x121e64f60_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x121e5c470;
T_147 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e5cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x121e5ca30_0;
    %load/vec4 v0x121e5c900_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e5cc40, 0, 4;
T_147.0 ;
    %load/vec4 v0x121e5c900_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e5cc40, 4;
    %assign/vec4 v0x121e5cac0_0, 0;
    %load/vec4 v0x121e5c850_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e5cc40, 4;
    %assign/vec4 v0x121e5cb90_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x121e5ce30;
T_148 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e5d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x121e5d440_0;
    %load/vec4 v0x121e5d310_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e5d630, 0, 4;
T_148.0 ;
    %load/vec4 v0x121e5d310_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e5d630, 4;
    %assign/vec4 v0x121e5d4d0_0, 0;
    %load/vec4 v0x121e5d260_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e5d630, 4;
    %assign/vec4 v0x121e5d580_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x121e67190;
T_149 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e679f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x121e67760_0;
    %load/vec4 v0x121e67630_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e67950, 0, 4;
T_149.0 ;
    %load/vec4 v0x121e67630_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e67950, 4;
    %assign/vec4 v0x121e677f0_0, 0;
    %load/vec4 v0x121e67580_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e67950, 4;
    %assign/vec4 v0x121e678a0_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x121e596e0;
T_150 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e69cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e69ba0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x121e6a620_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x121e69480_0;
    %assign/vec4 v0x121e69ba0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x121e6a620_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x121e69510_0;
    %pad/u 32;
    %assign/vec4 v0x121e69ba0_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x121e596e0;
T_151 ;
    %wait E_0x121e5a8a0;
    %load/vec4 v0x121e69cf0_0;
    %load/vec4 v0x121e69c50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e69c50_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x121e6a3a0_0;
    %load/vec4 v0x121e69c50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e69c50_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x121e6b9c0;
T_152 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e6c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e6c020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e6c0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e6c140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e6c210_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x121e6c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x121e6bec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x121e6c2b0_0;
    %assign/vec4 v0x121e6c020_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x121e6c2b0_0;
    %assign/vec4 v0x121e6c0b0_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x121e6c2b0_0;
    %assign/vec4 v0x121e6c140_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x121e6c2b0_0;
    %assign/vec4 v0x121e6c210_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x121e6b9c0;
T_153 ;
    %wait E_0x121e6bdf0;
    %load/vec4 v0x121e6bec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x121e6c510_0;
    %store/vec4 v0x121e6c350_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x121e6c5b0_0;
    %store/vec4 v0x121e6c350_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x121e6c670_0;
    %store/vec4 v0x121e6c350_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x121e6c700_0;
    %store/vec4 v0x121e6c350_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x121e70250;
T_154 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e706b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e70610_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x121e70610_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x121e70740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e70610_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x121e6f820;
T_155 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %load/vec4 v0x121e70aa0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e715a0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x121e71180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x121e715a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x121e715a0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x121e6f820;
T_156 ;
    %wait E_0x121e701c0;
    %load/vec4 v0x121e715a0_0;
    %load/vec4 v0x121e71750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e71b40_0;
    %and;
    %store/vec4 v0x121e70aa0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x121e6f820;
T_157 ;
    %wait E_0x121e6ffd0;
    %load/vec4 v0x121e71b40_0;
    %store/vec4 v0x121e71180_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x121e6f820;
T_158 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %load/vec4 v0x121e708d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e70d50_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x121e70fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x121e70d50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x121e70d50_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x121e6f820;
T_159 ;
    %wait E_0x121e70160;
    %load/vec4 v0x121e70d50_0;
    %load/vec4 v0x121e70e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e70fd0_0;
    %and;
    %store/vec4 v0x121e708d0_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x121e6f820;
T_160 ;
    %wait E_0x121e70010;
    %load/vec4 v0x121e70aa0_0;
    %store/vec4 v0x121e70fd0_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x121e6f820;
T_161 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %load/vec4 v0x121e70b80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e718b0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x121e71210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x121e718b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x121e718b0_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x121e6f820;
T_162 ;
    %wait E_0x121e700e0;
    %load/vec4 v0x121e718b0_0;
    %load/vec4 v0x121e71800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e71210_0;
    %and;
    %store/vec4 v0x121e70b80_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x121e6f820;
T_163 ;
    %wait E_0x121e70090;
    %load/vec4 v0x121e708d0_0;
    %store/vec4 v0x121e71210_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x121e6f820;
T_164 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %load/vec4 v0x121e70a00_0;
    %or;
    %load/vec4 v0x121e71c80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x121e71d20_0;
    %assign/vec4 v0x121e71510_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x121e710f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x121e71510_0;
    %load/vec4 v0x121e71d20_0;
    %add;
    %assign/vec4 v0x121e71510_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x121e6f820;
T_165 ;
    %wait E_0x121e70090;
    %load/vec4 v0x121e708d0_0;
    %store/vec4 v0x121e70a00_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x121e6f820;
T_166 ;
    %wait E_0x121e70010;
    %load/vec4 v0x121e70aa0_0;
    %store/vec4 v0x121e710f0_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x121e6f820;
T_167 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %load/vec4 v0x121e70a00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x121e71450_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x121e70970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x121e71510_0;
    %assign/vec4 v0x121e71450_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x121e71060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x121e71450_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x121e71450_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x121e6f820;
T_168 ;
    %wait E_0x121e70010;
    %load/vec4 v0x121e70aa0_0;
    %store/vec4 v0x121e70970_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x121e6f820;
T_169 ;
    %wait E_0x121e6ffd0;
    %load/vec4 v0x121e71b40_0;
    %store/vec4 v0x121e71060_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x121e6f820;
T_170 ;
    %wait E_0x121e6ff50;
    %load/vec4 v0x121e716c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x121e718b0_0;
    %load/vec4 v0x121e715a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x121e718b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121e715a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x121e71630_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x121e6f820;
T_171 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e71bf0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x121e71b40_0;
    %assign/vec4 v0x121e71bf0_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x121e6f820;
T_172 ;
    %wait E_0x121e6ff00;
    %load/vec4 v0x121e71b40_0;
    %load/vec4 v0x121e71bf0_0;
    %inv;
    %and;
    %store/vec4 v0x121e71c80_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x121e6f820;
T_173 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %load/vec4 v0x121e70cc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x121e719f0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x121e712b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x121e719f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x121e719f0_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x121e6f820;
T_174 ;
    %wait E_0x121e6fe90;
    %load/vec4 v0x121e719f0_0;
    %load/vec4 v0x121e71a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x121e712b0_0;
    %and;
    %store/vec4 v0x121e70cc0_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x121e6f820;
T_175 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e71940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e70f40_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x121e70c10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e70f40_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x121e73400;
T_176 ;
    %wait E_0x121e737c0;
    %load/vec4 v0x121e73810_0;
    %pad/s 16;
    %load/vec4 v0x121e738d0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e73970_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x121e73a10;
T_177 ;
    %wait E_0x121e73e00;
    %load/vec4 v0x121e73e50_0;
    %pad/s 16;
    %load/vec4 v0x121e73f10_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e73fb0_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x121e74050;
T_178 ;
    %wait E_0x121e74420;
    %load/vec4 v0x121e74480_0;
    %pad/s 16;
    %load/vec4 v0x121e74540_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x121e745e0_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x121e758c0;
T_179 ;
    %wait E_0x121e75d10;
    %load/vec4 v0x121e75ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x121e75d70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x121e75e30_0, 0, 8;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x121e72830;
T_180 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e73090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e72e10_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x121e73250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x121e72ce0_0;
    %assign/vec4 v0x121e72e10_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x121e72830;
T_181 ;
    %wait E_0x121e72bf0;
    %load/vec4 v0x121e72ce0_0;
    %load/vec4 v0x121e72e10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x121e72e10_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x121e72ce0_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x121e72f70_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x121e72830;
T_182 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e73090_0;
    %load/vec4 v0x121e72ea0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e73130_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x121e73250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x121e73130_0;
    %inv;
    %assign/vec4 v0x121e73130_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x121e72830;
T_183 ;
    %wait E_0x121e72b90;
    %load/vec4 v0x121e73130_0;
    %load/vec4 v0x121e73250_0;
    %and;
    %assign/vec4 v0x121e73000_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x121e72830;
T_184 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e73090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e72d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e732f0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x121e72ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x121e72f70_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x121e72ce0_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x121e72d80_0, 0;
    %load/vec4 v0x121e72ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x121e73000_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x121e73250_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x121e732f0_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x121e75300;
T_185 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e75720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e75680_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x121e75680_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x121e75830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e75680_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x121e74c70;
T_186 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e751e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121e75150_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x121e75150_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x121e75270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e75150_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x121e74680;
T_187 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e74b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121e74a80_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x121e74a80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x121e74bb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x121e74a80_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x121e71f50;
T_188 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e76f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e76c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e76d70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e76e90_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x121e767f0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x121e76a90_0;
    %and;
    %assign/vec4 v0x121e76c50_0, 0;
    %load/vec4 v0x121e767f0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x121e76ce0_0;
    %and;
    %assign/vec4 v0x121e76d70_0, 0;
    %load/vec4 v0x121e767f0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x121e76e00_0;
    %and;
    %assign/vec4 v0x121e76e90_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x121e71f50;
T_189 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e76f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x121e769e0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x121e76950_0;
    %load/vec4 v0x121e76c50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e76c50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e76d70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e76d70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x121e76e90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x121e76e90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x121e769e0_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x121e71f50;
T_190 ;
    %wait E_0x121e727d0;
    %load/vec4 v0x121e76530_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x121e769e0_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x121e76950_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x121e71f50;
T_191 ;
    %wait E_0x121e72780;
    %load/vec4 v0x121e769e0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x121e768a0_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x121e71f50;
T_192 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e76f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e760d0_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x121e769e0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x121e769e0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x121e77380_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e760d0_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x121e71f50;
T_193 ;
    %wait E_0x121e72730;
    %load/vec4 v0x121e764a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x121e77380_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x121e76530_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x121e6da40;
T_194 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e6e2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x121e6e000_0;
    %load/vec4 v0x121e6ded0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e6e210, 0, 4;
T_194.0 ;
    %load/vec4 v0x121e6ded0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e6e210, 4;
    %assign/vec4 v0x121e6e090_0, 0;
    %load/vec4 v0x121e6de20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e6e210, 4;
    %assign/vec4 v0x121e6e160_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x121e6e400;
T_195 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e6eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x121e6ea10_0;
    %load/vec4 v0x121e6e8e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e6ec00, 0, 4;
T_195.0 ;
    %load/vec4 v0x121e6e8e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e6ec00, 4;
    %assign/vec4 v0x121e6eaa0_0, 0;
    %load/vec4 v0x121e6e830_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e6ec00, 4;
    %assign/vec4 v0x121e6eb50_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x121e78760;
T_196 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e78fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x121e78d30_0;
    %load/vec4 v0x121e78c00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e78f20, 0, 4;
T_196.0 ;
    %load/vec4 v0x121e78c00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e78f20, 4;
    %assign/vec4 v0x121e78dc0_0, 0;
    %load/vec4 v0x121e78b50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x121e78f20, 4;
    %assign/vec4 v0x121e78e70_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x121e6acc0;
T_197 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e7b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e7b170_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x121e7bbb0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x121e7aa50_0;
    %assign/vec4 v0x121e7b170_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x121e7bbb0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x121e7aae0_0;
    %pad/u 32;
    %assign/vec4 v0x121e7b170_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x121e6acc0;
T_198 ;
    %wait E_0x121e6be70;
    %load/vec4 v0x121e7b2c0_0;
    %load/vec4 v0x121e7b220_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e7b220_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x121e7b970_0;
    %load/vec4 v0x121e7b220_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e7b220_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x131eb30f0;
T_199 ;
    %wait E_0x131e16870;
    %load/vec4 v0x121e7c870_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x121e7c270_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x131eb30f0;
T_200 ;
    %wait E_0x131e16830;
    %load/vec4 v0x121e7c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x121e7cbb0_0;
    %store/vec4 v0x121e7cb20_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x121e7cc40_0;
    %store/vec4 v0x121e7cb20_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x121e7ccd0_0;
    %store/vec4 v0x121e7cb20_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x121e7ce60_0;
    %store/vec4 v0x121e7cb20_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x131ef4040;
T_201 ;
    %wait E_0x121e39870;
    %load/vec4 v0x121e7dd10_0;
    %store/vec4 v0x121e7eb10_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x131ef4040;
T_202 ;
    %wait E_0x121e2dd90;
    %load/vec4 v0x121e7e5b0_0;
    %store/vec4 v0x121e7eba0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x131ef4040;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7dd10_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x121e7dd10_0;
    %inv;
    %store/vec4 v0x121e7dd10_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x131ef4040;
T_204 ;
    %vpi_call 2 131 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x131ef4040 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7eb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7ed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7f040_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x121e7ef20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7ee00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7ece0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7e5b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131e39b10;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e7e5b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131e39b10;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e7e5b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131e39b10;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131eeadb0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x131ed86d0;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x131ea47c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7e0b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x121e7e0b0_0;
    %pad/s 8;
    %store/vec4 v0x121e7d9d0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x121e7d810;
    %join;
    %load/vec4 v0x121e7e0b0_0;
    %pad/s 8;
    %store/vec4 v0x121e7dc50_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x121e7da90;
    %join;
    %vpi_call 2 160 "$display", "-------- iteration %0d ----------", v0x121e7e0b0_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x131eff510;
    %join;
    %load/vec4 v0x121e7e0b0_0;
    %pad/s 8;
    %store/vec4 v0x131ea0280_0, 0, 8;
    %load/vec4 v0x121e7e200_0;
    %subi 1, 0, 3;
    %store/vec4 v0x131ef36f0_0, 0, 3;
    %load/vec4 v0x121e7ddc0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x131ea1970_0, 0, 8;
    %load/vec4 v0x121e7e3c0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x131ef3cb0_0, 0, 3;
    %load/vec4 v0x121e7e9d0_0;
    %store/vec4 v0x131eeef80_0, 0, 8;
    %load/vec4 v0x121e7e160_0;
    %store/vec4 v0x131ea0880_0, 0, 1;
    %load/vec4 v0x121e7e6f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x131eecde0_0, 0, 8;
    %load/vec4 v0x121e7e840_0;
    %store/vec4 v0x131eedd20_0, 0, 4;
    %load/vec4 v0x121e7de70_0;
    %store/vec4 v0x131ea1bb0_0, 0, 1;
    %load/vec4 v0x121e7e500_0;
    %store/vec4 v0x131ef23a0_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x131edaee0;
    %join;
    %load/vec4 v0x121e7e0b0_0;
    %pad/s 8;
    %store/vec4 v0x131ee8290_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x131ea6410;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131e39b10;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %load/vec4 v0x121e7e0b0_0;
    %pad/s 8;
    %store/vec4 v0x131ee8ca0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x131eafa30;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.11, 5;
    %jmp/1 T_204.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131e39b10;
    %jmp T_204.10;
T_204.11 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x131ed7820;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x121e7e0b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x121e7e0b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_204.12 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.13, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x121e7df20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e7e7a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x121e7df20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121e7e650, 0, 4;
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x121e7e0b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x121e7d6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7d760_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x121e7d510;
    %join;
    %load/vec4 v0x121e7e0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7e0b0_0, 0, 32;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %vpi_call 2 181 "$display", "STATUS: Simulation complete" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_204.14 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.15, 5;
    %vpi_call 2 185 "$display", "r[%3d] ===> %10d\012", v0x121e7df20_0, &A<v0x131ed9250, v0x121e7df20_0 > {0 0 0};
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_204.14;
T_204.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
T_204.16 ;
    %load/vec4 v0x121e7df20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.17, 5;
    %vpi_call 2 190 "$display", "maxp inputs %8b\012 and out = %b", v0x121e07870_0, v0x121e11fb0_0 {0 0 0};
    %load/vec4 v0x121e7df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121e7df20_0, 0, 32;
    %jmp T_204.16;
T_204.17 ;
    %vpi_call 2 200 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
