
bme280_i2c2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08008ab0  08008ab0  00009ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ec8  08008ec8  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008ec8  08008ec8  00009ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ed0  08008ed0  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ed0  08008ed0  00009ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ed4  08008ed4  00009ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008ed8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001d4  080090ac  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  080090ac  0000a420  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000093c3  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cbb  00000000  00000000  000135c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  00015280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000080c  00000000  00000000  00015cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018146  00000000  00000000  000164d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c892  00000000  00000000  0002e61a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000865bc  00000000  00000000  0003aeac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1468  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fac  00000000  00000000  000c14ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000c5458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008a98 	.word	0x08008a98

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008a98 	.word	0x08008a98

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_ldivmod>:
 80010d0:	b97b      	cbnz	r3, 80010f2 <__aeabi_ldivmod+0x22>
 80010d2:	b972      	cbnz	r2, 80010f2 <__aeabi_ldivmod+0x22>
 80010d4:	2900      	cmp	r1, #0
 80010d6:	bfbe      	ittt	lt
 80010d8:	2000      	movlt	r0, #0
 80010da:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80010de:	e006      	blt.n	80010ee <__aeabi_ldivmod+0x1e>
 80010e0:	bf08      	it	eq
 80010e2:	2800      	cmpeq	r0, #0
 80010e4:	bf1c      	itt	ne
 80010e6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80010ea:	f04f 30ff 	movne.w	r0, #4294967295
 80010ee:	f000 b9bf 	b.w	8001470 <__aeabi_idiv0>
 80010f2:	f1ad 0c08 	sub.w	ip, sp, #8
 80010f6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010fa:	2900      	cmp	r1, #0
 80010fc:	db09      	blt.n	8001112 <__aeabi_ldivmod+0x42>
 80010fe:	2b00      	cmp	r3, #0
 8001100:	db1a      	blt.n	8001138 <__aeabi_ldivmod+0x68>
 8001102:	f000 f835 	bl	8001170 <__udivmoddi4>
 8001106:	f8dd e004 	ldr.w	lr, [sp, #4]
 800110a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800110e:	b004      	add	sp, #16
 8001110:	4770      	bx	lr
 8001112:	4240      	negs	r0, r0
 8001114:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001118:	2b00      	cmp	r3, #0
 800111a:	db1b      	blt.n	8001154 <__aeabi_ldivmod+0x84>
 800111c:	f000 f828 	bl	8001170 <__udivmoddi4>
 8001120:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001124:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001128:	b004      	add	sp, #16
 800112a:	4240      	negs	r0, r0
 800112c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001130:	4252      	negs	r2, r2
 8001132:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001136:	4770      	bx	lr
 8001138:	4252      	negs	r2, r2
 800113a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800113e:	f000 f817 	bl	8001170 <__udivmoddi4>
 8001142:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001146:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800114a:	b004      	add	sp, #16
 800114c:	4240      	negs	r0, r0
 800114e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001152:	4770      	bx	lr
 8001154:	4252      	negs	r2, r2
 8001156:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800115a:	f000 f809 	bl	8001170 <__udivmoddi4>
 800115e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001162:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001166:	b004      	add	sp, #16
 8001168:	4252      	negs	r2, r2
 800116a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800116e:	4770      	bx	lr

08001170 <__udivmoddi4>:
 8001170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001174:	9d08      	ldr	r5, [sp, #32]
 8001176:	468e      	mov	lr, r1
 8001178:	4604      	mov	r4, r0
 800117a:	4688      	mov	r8, r1
 800117c:	2b00      	cmp	r3, #0
 800117e:	d14a      	bne.n	8001216 <__udivmoddi4+0xa6>
 8001180:	428a      	cmp	r2, r1
 8001182:	4617      	mov	r7, r2
 8001184:	d962      	bls.n	800124c <__udivmoddi4+0xdc>
 8001186:	fab2 f682 	clz	r6, r2
 800118a:	b14e      	cbz	r6, 80011a0 <__udivmoddi4+0x30>
 800118c:	f1c6 0320 	rsb	r3, r6, #32
 8001190:	fa01 f806 	lsl.w	r8, r1, r6
 8001194:	fa20 f303 	lsr.w	r3, r0, r3
 8001198:	40b7      	lsls	r7, r6
 800119a:	ea43 0808 	orr.w	r8, r3, r8
 800119e:	40b4      	lsls	r4, r6
 80011a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011a4:	fbb8 f1fe 	udiv	r1, r8, lr
 80011a8:	fa1f fc87 	uxth.w	ip, r7
 80011ac:	fb0e 8811 	mls	r8, lr, r1, r8
 80011b0:	fb01 f20c 	mul.w	r2, r1, ip
 80011b4:	0c23      	lsrs	r3, r4, #16
 80011b6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d909      	bls.n	80011d2 <__udivmoddi4+0x62>
 80011be:	18fb      	adds	r3, r7, r3
 80011c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80011c4:	f080 80eb 	bcs.w	800139e <__udivmoddi4+0x22e>
 80011c8:	429a      	cmp	r2, r3
 80011ca:	f240 80e8 	bls.w	800139e <__udivmoddi4+0x22e>
 80011ce:	3902      	subs	r1, #2
 80011d0:	443b      	add	r3, r7
 80011d2:	1a9a      	subs	r2, r3, r2
 80011d4:	fbb2 f0fe 	udiv	r0, r2, lr
 80011d8:	fb0e 2210 	mls	r2, lr, r0, r2
 80011dc:	fb00 fc0c 	mul.w	ip, r0, ip
 80011e0:	b2a3      	uxth	r3, r4
 80011e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011e6:	459c      	cmp	ip, r3
 80011e8:	d909      	bls.n	80011fe <__udivmoddi4+0x8e>
 80011ea:	18fb      	adds	r3, r7, r3
 80011ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80011f0:	f080 80d7 	bcs.w	80013a2 <__udivmoddi4+0x232>
 80011f4:	459c      	cmp	ip, r3
 80011f6:	f240 80d4 	bls.w	80013a2 <__udivmoddi4+0x232>
 80011fa:	443b      	add	r3, r7
 80011fc:	3802      	subs	r0, #2
 80011fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001202:	2100      	movs	r1, #0
 8001204:	eba3 030c 	sub.w	r3, r3, ip
 8001208:	b11d      	cbz	r5, 8001212 <__udivmoddi4+0xa2>
 800120a:	2200      	movs	r2, #0
 800120c:	40f3      	lsrs	r3, r6
 800120e:	e9c5 3200 	strd	r3, r2, [r5]
 8001212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001216:	428b      	cmp	r3, r1
 8001218:	d905      	bls.n	8001226 <__udivmoddi4+0xb6>
 800121a:	b10d      	cbz	r5, 8001220 <__udivmoddi4+0xb0>
 800121c:	e9c5 0100 	strd	r0, r1, [r5]
 8001220:	2100      	movs	r1, #0
 8001222:	4608      	mov	r0, r1
 8001224:	e7f5      	b.n	8001212 <__udivmoddi4+0xa2>
 8001226:	fab3 f183 	clz	r1, r3
 800122a:	2900      	cmp	r1, #0
 800122c:	d146      	bne.n	80012bc <__udivmoddi4+0x14c>
 800122e:	4573      	cmp	r3, lr
 8001230:	d302      	bcc.n	8001238 <__udivmoddi4+0xc8>
 8001232:	4282      	cmp	r2, r0
 8001234:	f200 8108 	bhi.w	8001448 <__udivmoddi4+0x2d8>
 8001238:	1a84      	subs	r4, r0, r2
 800123a:	eb6e 0203 	sbc.w	r2, lr, r3
 800123e:	2001      	movs	r0, #1
 8001240:	4690      	mov	r8, r2
 8001242:	2d00      	cmp	r5, #0
 8001244:	d0e5      	beq.n	8001212 <__udivmoddi4+0xa2>
 8001246:	e9c5 4800 	strd	r4, r8, [r5]
 800124a:	e7e2      	b.n	8001212 <__udivmoddi4+0xa2>
 800124c:	2a00      	cmp	r2, #0
 800124e:	f000 8091 	beq.w	8001374 <__udivmoddi4+0x204>
 8001252:	fab2 f682 	clz	r6, r2
 8001256:	2e00      	cmp	r6, #0
 8001258:	f040 80a5 	bne.w	80013a6 <__udivmoddi4+0x236>
 800125c:	1a8a      	subs	r2, r1, r2
 800125e:	2101      	movs	r1, #1
 8001260:	0c03      	lsrs	r3, r0, #16
 8001262:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001266:	b280      	uxth	r0, r0
 8001268:	b2bc      	uxth	r4, r7
 800126a:	fbb2 fcfe 	udiv	ip, r2, lr
 800126e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001276:	fb04 f20c 	mul.w	r2, r4, ip
 800127a:	429a      	cmp	r2, r3
 800127c:	d907      	bls.n	800128e <__udivmoddi4+0x11e>
 800127e:	18fb      	adds	r3, r7, r3
 8001280:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001284:	d202      	bcs.n	800128c <__udivmoddi4+0x11c>
 8001286:	429a      	cmp	r2, r3
 8001288:	f200 80e3 	bhi.w	8001452 <__udivmoddi4+0x2e2>
 800128c:	46c4      	mov	ip, r8
 800128e:	1a9b      	subs	r3, r3, r2
 8001290:	fbb3 f2fe 	udiv	r2, r3, lr
 8001294:	fb0e 3312 	mls	r3, lr, r2, r3
 8001298:	fb02 f404 	mul.w	r4, r2, r4
 800129c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80012a0:	429c      	cmp	r4, r3
 80012a2:	d907      	bls.n	80012b4 <__udivmoddi4+0x144>
 80012a4:	18fb      	adds	r3, r7, r3
 80012a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80012aa:	d202      	bcs.n	80012b2 <__udivmoddi4+0x142>
 80012ac:	429c      	cmp	r4, r3
 80012ae:	f200 80cd 	bhi.w	800144c <__udivmoddi4+0x2dc>
 80012b2:	4602      	mov	r2, r0
 80012b4:	1b1b      	subs	r3, r3, r4
 80012b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80012ba:	e7a5      	b.n	8001208 <__udivmoddi4+0x98>
 80012bc:	f1c1 0620 	rsb	r6, r1, #32
 80012c0:	408b      	lsls	r3, r1
 80012c2:	fa22 f706 	lsr.w	r7, r2, r6
 80012c6:	431f      	orrs	r7, r3
 80012c8:	fa2e fa06 	lsr.w	sl, lr, r6
 80012cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80012d0:	fbba f8f9 	udiv	r8, sl, r9
 80012d4:	fa0e fe01 	lsl.w	lr, lr, r1
 80012d8:	fa20 f306 	lsr.w	r3, r0, r6
 80012dc:	fb09 aa18 	mls	sl, r9, r8, sl
 80012e0:	fa1f fc87 	uxth.w	ip, r7
 80012e4:	ea43 030e 	orr.w	r3, r3, lr
 80012e8:	fa00 fe01 	lsl.w	lr, r0, r1
 80012ec:	fb08 f00c 	mul.w	r0, r8, ip
 80012f0:	0c1c      	lsrs	r4, r3, #16
 80012f2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80012f6:	42a0      	cmp	r0, r4
 80012f8:	fa02 f201 	lsl.w	r2, r2, r1
 80012fc:	d90a      	bls.n	8001314 <__udivmoddi4+0x1a4>
 80012fe:	193c      	adds	r4, r7, r4
 8001300:	f108 3aff 	add.w	sl, r8, #4294967295
 8001304:	f080 809e 	bcs.w	8001444 <__udivmoddi4+0x2d4>
 8001308:	42a0      	cmp	r0, r4
 800130a:	f240 809b 	bls.w	8001444 <__udivmoddi4+0x2d4>
 800130e:	f1a8 0802 	sub.w	r8, r8, #2
 8001312:	443c      	add	r4, r7
 8001314:	1a24      	subs	r4, r4, r0
 8001316:	b298      	uxth	r0, r3
 8001318:	fbb4 f3f9 	udiv	r3, r4, r9
 800131c:	fb09 4413 	mls	r4, r9, r3, r4
 8001320:	fb03 fc0c 	mul.w	ip, r3, ip
 8001324:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001328:	45a4      	cmp	ip, r4
 800132a:	d909      	bls.n	8001340 <__udivmoddi4+0x1d0>
 800132c:	193c      	adds	r4, r7, r4
 800132e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001332:	f080 8085 	bcs.w	8001440 <__udivmoddi4+0x2d0>
 8001336:	45a4      	cmp	ip, r4
 8001338:	f240 8082 	bls.w	8001440 <__udivmoddi4+0x2d0>
 800133c:	3b02      	subs	r3, #2
 800133e:	443c      	add	r4, r7
 8001340:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001344:	eba4 040c 	sub.w	r4, r4, ip
 8001348:	fba0 8c02 	umull	r8, ip, r0, r2
 800134c:	4564      	cmp	r4, ip
 800134e:	4643      	mov	r3, r8
 8001350:	46e1      	mov	r9, ip
 8001352:	d364      	bcc.n	800141e <__udivmoddi4+0x2ae>
 8001354:	d061      	beq.n	800141a <__udivmoddi4+0x2aa>
 8001356:	b15d      	cbz	r5, 8001370 <__udivmoddi4+0x200>
 8001358:	ebbe 0203 	subs.w	r2, lr, r3
 800135c:	eb64 0409 	sbc.w	r4, r4, r9
 8001360:	fa04 f606 	lsl.w	r6, r4, r6
 8001364:	fa22 f301 	lsr.w	r3, r2, r1
 8001368:	431e      	orrs	r6, r3
 800136a:	40cc      	lsrs	r4, r1
 800136c:	e9c5 6400 	strd	r6, r4, [r5]
 8001370:	2100      	movs	r1, #0
 8001372:	e74e      	b.n	8001212 <__udivmoddi4+0xa2>
 8001374:	fbb1 fcf2 	udiv	ip, r1, r2
 8001378:	0c01      	lsrs	r1, r0, #16
 800137a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800137e:	b280      	uxth	r0, r0
 8001380:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001384:	463b      	mov	r3, r7
 8001386:	fbb1 f1f7 	udiv	r1, r1, r7
 800138a:	4638      	mov	r0, r7
 800138c:	463c      	mov	r4, r7
 800138e:	46b8      	mov	r8, r7
 8001390:	46be      	mov	lr, r7
 8001392:	2620      	movs	r6, #32
 8001394:	eba2 0208 	sub.w	r2, r2, r8
 8001398:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800139c:	e765      	b.n	800126a <__udivmoddi4+0xfa>
 800139e:	4601      	mov	r1, r0
 80013a0:	e717      	b.n	80011d2 <__udivmoddi4+0x62>
 80013a2:	4610      	mov	r0, r2
 80013a4:	e72b      	b.n	80011fe <__udivmoddi4+0x8e>
 80013a6:	f1c6 0120 	rsb	r1, r6, #32
 80013aa:	fa2e fc01 	lsr.w	ip, lr, r1
 80013ae:	40b7      	lsls	r7, r6
 80013b0:	fa0e fe06 	lsl.w	lr, lr, r6
 80013b4:	fa20 f101 	lsr.w	r1, r0, r1
 80013b8:	ea41 010e 	orr.w	r1, r1, lr
 80013bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013c0:	fbbc f8fe 	udiv	r8, ip, lr
 80013c4:	b2bc      	uxth	r4, r7
 80013c6:	fb0e cc18 	mls	ip, lr, r8, ip
 80013ca:	fb08 f904 	mul.w	r9, r8, r4
 80013ce:	0c0a      	lsrs	r2, r1, #16
 80013d0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80013d4:	40b0      	lsls	r0, r6
 80013d6:	4591      	cmp	r9, r2
 80013d8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80013dc:	b280      	uxth	r0, r0
 80013de:	d93e      	bls.n	800145e <__udivmoddi4+0x2ee>
 80013e0:	18ba      	adds	r2, r7, r2
 80013e2:	f108 3cff 	add.w	ip, r8, #4294967295
 80013e6:	d201      	bcs.n	80013ec <__udivmoddi4+0x27c>
 80013e8:	4591      	cmp	r9, r2
 80013ea:	d81f      	bhi.n	800142c <__udivmoddi4+0x2bc>
 80013ec:	eba2 0209 	sub.w	r2, r2, r9
 80013f0:	fbb2 f9fe 	udiv	r9, r2, lr
 80013f4:	fb09 f804 	mul.w	r8, r9, r4
 80013f8:	fb0e 2a19 	mls	sl, lr, r9, r2
 80013fc:	b28a      	uxth	r2, r1
 80013fe:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001402:	4542      	cmp	r2, r8
 8001404:	d229      	bcs.n	800145a <__udivmoddi4+0x2ea>
 8001406:	18ba      	adds	r2, r7, r2
 8001408:	f109 31ff 	add.w	r1, r9, #4294967295
 800140c:	d2c2      	bcs.n	8001394 <__udivmoddi4+0x224>
 800140e:	4542      	cmp	r2, r8
 8001410:	d2c0      	bcs.n	8001394 <__udivmoddi4+0x224>
 8001412:	f1a9 0102 	sub.w	r1, r9, #2
 8001416:	443a      	add	r2, r7
 8001418:	e7bc      	b.n	8001394 <__udivmoddi4+0x224>
 800141a:	45c6      	cmp	lr, r8
 800141c:	d29b      	bcs.n	8001356 <__udivmoddi4+0x1e6>
 800141e:	ebb8 0302 	subs.w	r3, r8, r2
 8001422:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001426:	3801      	subs	r0, #1
 8001428:	46e1      	mov	r9, ip
 800142a:	e794      	b.n	8001356 <__udivmoddi4+0x1e6>
 800142c:	eba7 0909 	sub.w	r9, r7, r9
 8001430:	444a      	add	r2, r9
 8001432:	fbb2 f9fe 	udiv	r9, r2, lr
 8001436:	f1a8 0c02 	sub.w	ip, r8, #2
 800143a:	fb09 f804 	mul.w	r8, r9, r4
 800143e:	e7db      	b.n	80013f8 <__udivmoddi4+0x288>
 8001440:	4603      	mov	r3, r0
 8001442:	e77d      	b.n	8001340 <__udivmoddi4+0x1d0>
 8001444:	46d0      	mov	r8, sl
 8001446:	e765      	b.n	8001314 <__udivmoddi4+0x1a4>
 8001448:	4608      	mov	r0, r1
 800144a:	e6fa      	b.n	8001242 <__udivmoddi4+0xd2>
 800144c:	443b      	add	r3, r7
 800144e:	3a02      	subs	r2, #2
 8001450:	e730      	b.n	80012b4 <__udivmoddi4+0x144>
 8001452:	f1ac 0c02 	sub.w	ip, ip, #2
 8001456:	443b      	add	r3, r7
 8001458:	e719      	b.n	800128e <__udivmoddi4+0x11e>
 800145a:	4649      	mov	r1, r9
 800145c:	e79a      	b.n	8001394 <__udivmoddi4+0x224>
 800145e:	eba2 0209 	sub.w	r2, r2, r9
 8001462:	fbb2 f9fe 	udiv	r9, r2, lr
 8001466:	46c4      	mov	ip, r8
 8001468:	fb09 f804 	mul.w	r8, r9, r4
 800146c:	e7c4      	b.n	80013f8 <__udivmoddi4+0x288>
 800146e:	bf00      	nop

08001470 <__aeabi_idiv0>:
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop

08001474 <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08c      	sub	sp, #48	@ 0x30
 8001478:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	2319      	movs	r3, #25
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	463b      	mov	r3, r7
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	2301      	movs	r3, #1
 800148a:	2288      	movs	r2, #136	@ 0x88
 800148c:	21ec      	movs	r1, #236	@ 0xec
 800148e:	485f      	ldr	r0, [pc, #380]	@ (800160c <TrimRead+0x198>)
 8001490:	f001 fed6 	bl	8003240 <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 8001494:	463b      	mov	r3, r7
 8001496:	3319      	adds	r3, #25
 8001498:	f04f 32ff 	mov.w	r2, #4294967295
 800149c:	9202      	str	r2, [sp, #8]
 800149e:	2207      	movs	r2, #7
 80014a0:	9201      	str	r2, [sp, #4]
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	2301      	movs	r3, #1
 80014a6:	22e1      	movs	r2, #225	@ 0xe1
 80014a8:	21ec      	movs	r1, #236	@ 0xec
 80014aa:	4858      	ldr	r0, [pc, #352]	@ (800160c <TrimRead+0x198>)
 80014ac:	f001 fec8 	bl	8003240 <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 80014b0:	787b      	ldrb	r3, [r7, #1]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	783b      	ldrb	r3, [r7, #0]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21b      	sxth	r3, r3
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	4b53      	ldr	r3, [pc, #332]	@ (8001610 <TrimRead+0x19c>)
 80014c4:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 80014c6:	78fb      	ldrb	r3, [r7, #3]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	78bb      	ldrb	r3, [r7, #2]
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	4313      	orrs	r3, r2
 80014d4:	b21a      	sxth	r2, r3
 80014d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001614 <TrimRead+0x1a0>)
 80014d8:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 80014da:	797b      	ldrb	r3, [r7, #5]
 80014dc:	b21b      	sxth	r3, r3
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	793b      	ldrb	r3, [r7, #4]
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001618 <TrimRead+0x1a4>)
 80014ec:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	021b      	lsls	r3, r3, #8
 80014f4:	b21a      	sxth	r2, r3
 80014f6:	797b      	ldrb	r3, [r7, #5]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	b21b      	sxth	r3, r3
 80014fe:	b29a      	uxth	r2, r3
 8001500:	4b46      	ldr	r3, [pc, #280]	@ (800161c <TrimRead+0x1a8>)
 8001502:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001504:	7a7b      	ldrb	r3, [r7, #9]
 8001506:	b21b      	sxth	r3, r3
 8001508:	021b      	lsls	r3, r3, #8
 800150a:	b21a      	sxth	r2, r3
 800150c:	79bb      	ldrb	r3, [r7, #6]
 800150e:	b21b      	sxth	r3, r3
 8001510:	4313      	orrs	r3, r2
 8001512:	b21a      	sxth	r2, r3
 8001514:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <TrimRead+0x1ac>)
 8001516:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8001518:	7afb      	ldrb	r3, [r7, #11]
 800151a:	b21b      	sxth	r3, r3
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	7abb      	ldrb	r3, [r7, #10]
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	b21a      	sxth	r2, r3
 8001528:	4b3e      	ldr	r3, [pc, #248]	@ (8001624 <TrimRead+0x1b0>)
 800152a:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 800152c:	7b7b      	ldrb	r3, [r7, #13]
 800152e:	b21b      	sxth	r3, r3
 8001530:	021b      	lsls	r3, r3, #8
 8001532:	b21a      	sxth	r2, r3
 8001534:	7b3b      	ldrb	r3, [r7, #12]
 8001536:	b21b      	sxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b21a      	sxth	r2, r3
 800153c:	4b3a      	ldr	r3, [pc, #232]	@ (8001628 <TrimRead+0x1b4>)
 800153e:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	b21b      	sxth	r3, r3
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	b21a      	sxth	r2, r3
 8001548:	7bbb      	ldrb	r3, [r7, #14]
 800154a:	b21b      	sxth	r3, r3
 800154c:	4313      	orrs	r3, r2
 800154e:	b21a      	sxth	r2, r3
 8001550:	4b36      	ldr	r3, [pc, #216]	@ (800162c <TrimRead+0x1b8>)
 8001552:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 8001554:	7c7b      	ldrb	r3, [r7, #17]
 8001556:	b21b      	sxth	r3, r3
 8001558:	021b      	lsls	r3, r3, #8
 800155a:	b21a      	sxth	r2, r3
 800155c:	7c3b      	ldrb	r3, [r7, #16]
 800155e:	b21b      	sxth	r3, r3
 8001560:	4313      	orrs	r3, r2
 8001562:	b21a      	sxth	r2, r3
 8001564:	4b32      	ldr	r3, [pc, #200]	@ (8001630 <TrimRead+0x1bc>)
 8001566:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 8001568:	7cfb      	ldrb	r3, [r7, #19]
 800156a:	b21b      	sxth	r3, r3
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7cbb      	ldrb	r3, [r7, #18]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	4b2e      	ldr	r3, [pc, #184]	@ (8001634 <TrimRead+0x1c0>)
 800157a:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 800157c:	7d7b      	ldrb	r3, [r7, #21]
 800157e:	b21b      	sxth	r3, r3
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	b21a      	sxth	r2, r3
 8001584:	7d3b      	ldrb	r3, [r7, #20]
 8001586:	b21b      	sxth	r3, r3
 8001588:	4313      	orrs	r3, r2
 800158a:	b21a      	sxth	r2, r3
 800158c:	4b2a      	ldr	r3, [pc, #168]	@ (8001638 <TrimRead+0x1c4>)
 800158e:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 8001590:	7dfb      	ldrb	r3, [r7, #23]
 8001592:	b21b      	sxth	r3, r3
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b21a      	sxth	r2, r3
 8001598:	7dbb      	ldrb	r3, [r7, #22]
 800159a:	b21b      	sxth	r3, r3
 800159c:	4313      	orrs	r3, r2
 800159e:	b21a      	sxth	r2, r3
 80015a0:	4b26      	ldr	r3, [pc, #152]	@ (800163c <TrimRead+0x1c8>)
 80015a2:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 80015a4:	7e3b      	ldrb	r3, [r7, #24]
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b25      	ldr	r3, [pc, #148]	@ (8001640 <TrimRead+0x1cc>)
 80015aa:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 80015ac:	7ebb      	ldrb	r3, [r7, #26]
 80015ae:	b21b      	sxth	r3, r3
 80015b0:	021b      	lsls	r3, r3, #8
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	7e7b      	ldrb	r3, [r7, #25]
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	4313      	orrs	r3, r2
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	4b21      	ldr	r3, [pc, #132]	@ (8001644 <TrimRead+0x1d0>)
 80015be:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 80015c0:	7efb      	ldrb	r3, [r7, #27]
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <TrimRead+0x1d4>)
 80015c6:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 80015c8:	7f3b      	ldrb	r3, [r7, #28]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	7f7b      	ldrb	r3, [r7, #29]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	f003 030f 	and.w	r3, r3, #15
 80015d8:	b21b      	sxth	r3, r3
 80015da:	4313      	orrs	r3, r2
 80015dc:	b21a      	sxth	r2, r3
 80015de:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <TrimRead+0x1d8>)
 80015e0:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 80015e2:	7fbb      	ldrb	r3, [r7, #30]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	011b      	lsls	r3, r3, #4
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	7f7b      	ldrb	r3, [r7, #29]
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <TrimRead+0x1dc>)
 80015f8:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 80015fa:	7ffb      	ldrb	r3, [r7, #31]
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <TrimRead+0x1e0>)
 8001600:	801a      	strh	r2, [r3, #0]
}
 8001602:	bf00      	nop
 8001604:	3720      	adds	r7, #32
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000224 	.word	0x20000224
 8001610:	200001fc 	.word	0x200001fc
 8001614:	20000204 	.word	0x20000204
 8001618:	20000206 	.word	0x20000206
 800161c:	200001fe 	.word	0x200001fe
 8001620:	20000208 	.word	0x20000208
 8001624:	2000020a 	.word	0x2000020a
 8001628:	2000020c 	.word	0x2000020c
 800162c:	2000020e 	.word	0x2000020e
 8001630:	20000210 	.word	0x20000210
 8001634:	20000212 	.word	0x20000212
 8001638:	20000214 	.word	0x20000214
 800163c:	20000216 	.word	0x20000216
 8001640:	20000200 	.word	0x20000200
 8001644:	20000218 	.word	0x20000218
 8001648:	20000202 	.word	0x20000202
 800164c:	2000021a 	.word	0x2000021a
 8001650:	2000021c 	.word	0x2000021c
 8001654:	2000021e 	.word	0x2000021e

08001658 <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b089      	sub	sp, #36	@ 0x24
 800165c:	af04      	add	r7, sp, #16
 800165e:	4604      	mov	r4, r0
 8001660:	4608      	mov	r0, r1
 8001662:	4611      	mov	r1, r2
 8001664:	461a      	mov	r2, r3
 8001666:	4623      	mov	r3, r4
 8001668:	71fb      	strb	r3, [r7, #7]
 800166a:	4603      	mov	r3, r0
 800166c:	71bb      	strb	r3, [r7, #6]
 800166e:	460b      	mov	r3, r1
 8001670:	717b      	strb	r3, [r7, #5]
 8001672:	4613      	mov	r3, r2
 8001674:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 8001676:	f7ff fefd 	bl	8001474 <TrimRead>


	uint8_t datatowrite = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 8001682:	23b6      	movs	r3, #182	@ 0xb6
 8001684:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800168a:	9302      	str	r3, [sp, #8]
 800168c:	2301      	movs	r3, #1
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	f107 030f 	add.w	r3, r7, #15
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	2301      	movs	r3, #1
 8001698:	22e0      	movs	r2, #224	@ 0xe0
 800169a:	21ec      	movs	r1, #236	@ 0xec
 800169c:	4842      	ldr	r0, [pc, #264]	@ (80017a8 <BME280_Config+0x150>)
 800169e:	f001 fcd5 	bl	800304c <HAL_I2C_Mem_Write>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d002      	beq.n	80016ae <BME280_Config+0x56>
	{
		return -1;
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295
 80016ac:	e077      	b.n	800179e <BME280_Config+0x146>
	}

	HAL_Delay (100);
 80016ae:	2064      	movs	r0, #100	@ 0x64
 80016b0:	f001 f80a 	bl	80026c8 <HAL_Delay>
	// write the humidity oversampling to 0xF2



	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 80016b4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80016b8:	015b      	lsls	r3, r3, #5
 80016ba:	b25a      	sxtb	r2, r3
 80016bc:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	b25b      	sxtb	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b25b      	sxtb	r3, r3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80016cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016d0:	9302      	str	r3, [sp, #8]
 80016d2:	2301      	movs	r3, #1
 80016d4:	9301      	str	r3, [sp, #4]
 80016d6:	f107 030f 	add.w	r3, r7, #15
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2301      	movs	r3, #1
 80016de:	22f5      	movs	r2, #245	@ 0xf5
 80016e0:	21ec      	movs	r1, #236	@ 0xec
 80016e2:	4831      	ldr	r0, [pc, #196]	@ (80017a8 <BME280_Config+0x150>)
 80016e4:	f001 fcb2 	bl	800304c <HAL_I2C_Mem_Write>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d002      	beq.n	80016f4 <BME280_Config+0x9c>
	{
		return -1;
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295
 80016f2:	e054      	b.n	800179e <BME280_Config+0x146>
	}
	HAL_Delay (100);
 80016f4:	2064      	movs	r0, #100	@ 0x64
 80016f6:	f000 ffe7 	bl	80026c8 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 80016fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016fe:	9302      	str	r3, [sp, #8]
 8001700:	2301      	movs	r3, #1
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	f107 030e 	add.w	r3, r7, #14
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	2301      	movs	r3, #1
 800170c:	22f5      	movs	r2, #245	@ 0xf5
 800170e:	21ec      	movs	r1, #236	@ 0xec
 8001710:	4825      	ldr	r0, [pc, #148]	@ (80017a8 <BME280_Config+0x150>)
 8001712:	f001 fd95 	bl	8003240 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001716:	7bba      	ldrb	r2, [r7, #14]
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	429a      	cmp	r2, r3
 800171c:	d002      	beq.n	8001724 <BME280_Config+0xcc>
	{
		return -1;
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	e03c      	b.n	800179e <BME280_Config+0x146>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	015b      	lsls	r3, r3, #5
 800172a:	b25a      	sxtb	r2, r3
 800172c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	b25b      	sxtb	r3, r3
 8001734:	4313      	orrs	r3, r2
 8001736:	b25a      	sxtb	r2, r3
 8001738:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800173c:	4313      	orrs	r3, r2
 800173e:	b25b      	sxtb	r3, r3
 8001740:	b2db      	uxtb	r3, r3
 8001742:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001744:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001748:	9302      	str	r3, [sp, #8]
 800174a:	2301      	movs	r3, #1
 800174c:	9301      	str	r3, [sp, #4]
 800174e:	f107 030f 	add.w	r3, r7, #15
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	2301      	movs	r3, #1
 8001756:	22f4      	movs	r2, #244	@ 0xf4
 8001758:	21ec      	movs	r1, #236	@ 0xec
 800175a:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <BME280_Config+0x150>)
 800175c:	f001 fc76 	bl	800304c <HAL_I2C_Mem_Write>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <BME280_Config+0x114>
	{
		return -1;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	e018      	b.n	800179e <BME280_Config+0x146>
	}
	HAL_Delay (100);
 800176c:	2064      	movs	r0, #100	@ 0x64
 800176e:	f000 ffab 	bl	80026c8 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 8001772:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	2301      	movs	r3, #1
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	f107 030e 	add.w	r3, r7, #14
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	2301      	movs	r3, #1
 8001784:	22f4      	movs	r2, #244	@ 0xf4
 8001786:	21ec      	movs	r1, #236	@ 0xec
 8001788:	4807      	ldr	r0, [pc, #28]	@ (80017a8 <BME280_Config+0x150>)
 800178a:	f001 fd59 	bl	8003240 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 800178e:	7bba      	ldrb	r2, [r7, #14]
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	429a      	cmp	r2, r3
 8001794:	d002      	beq.n	800179c <BME280_Config+0x144>
	{
		return -1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	e000      	b.n	800179e <BME280_Config+0x146>
	}

	return 0;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd90      	pop	{r4, r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000224 	.word	0x20000224

080017ac <BMEReadRaw>:


int BMEReadRaw(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 80017b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	2301      	movs	r3, #1
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <BMEReadRaw+0x80>)
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2301      	movs	r3, #1
 80017c2:	22d0      	movs	r2, #208	@ 0xd0
 80017c4:	21ec      	movs	r1, #236	@ 0xec
 80017c6:	481a      	ldr	r0, [pc, #104]	@ (8001830 <BMEReadRaw+0x84>)
 80017c8:	f001 fd3a 	bl	8003240 <HAL_I2C_Mem_Read>

	if (chipID == 0x60)
 80017cc:	4b17      	ldr	r3, [pc, #92]	@ (800182c <BMEReadRaw+0x80>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b60      	cmp	r3, #96	@ 0x60
 80017d2:	d124      	bne.n	800181e <BMEReadRaw+0x72>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
 80017d8:	9302      	str	r3, [sp, #8]
 80017da:	2308      	movs	r3, #8
 80017dc:	9301      	str	r3, [sp, #4]
 80017de:	463b      	mov	r3, r7
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	2301      	movs	r3, #1
 80017e4:	22f7      	movs	r2, #247	@ 0xf7
 80017e6:	21ec      	movs	r1, #236	@ 0xec
 80017e8:	4811      	ldr	r0, [pc, #68]	@ (8001830 <BMEReadRaw+0x84>)
 80017ea:	f001 fd29 	bl	8003240 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 80017ee:	783b      	ldrb	r3, [r7, #0]
 80017f0:	031a      	lsls	r2, r3, #12
 80017f2:	787b      	ldrb	r3, [r7, #1]
 80017f4:	011b      	lsls	r3, r3, #4
 80017f6:	4313      	orrs	r3, r2
 80017f8:	78ba      	ldrb	r2, [r7, #2]
 80017fa:	0912      	lsrs	r2, r2, #4
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	4313      	orrs	r3, r2
 8001800:	4a0c      	ldr	r2, [pc, #48]	@ (8001834 <BMEReadRaw+0x88>)
 8001802:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	031a      	lsls	r2, r3, #12
 8001808:	793b      	ldrb	r3, [r7, #4]
 800180a:	011b      	lsls	r3, r3, #4
 800180c:	4313      	orrs	r3, r2
 800180e:	797a      	ldrb	r2, [r7, #5]
 8001810:	0912      	lsrs	r2, r2, #4
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	4313      	orrs	r3, r2
 8001816:	4a08      	ldr	r2, [pc, #32]	@ (8001838 <BMEReadRaw+0x8c>)
 8001818:	6013      	str	r3, [r2, #0]


		return 0;
 800181a:	2300      	movs	r3, #0
 800181c:	e001      	b.n	8001822 <BMEReadRaw+0x76>
	}

	else return -1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200001f0 	.word	0x200001f0
 8001830:	20000224 	.word	0x20000224
 8001834:	200001f8 	.word	0x200001f8
 8001838:	200001f4 	.word	0x200001f4

0800183c <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 800183c:	b480      	push	{r7}
 800183e:	b087      	sub	sp, #28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	10da      	asrs	r2, r3, #3
 8001848:	4b18      	ldr	r3, [pc, #96]	@ (80018ac <BME280_compensate_T_int32+0x70>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	4a17      	ldr	r2, [pc, #92]	@ (80018b0 <BME280_compensate_T_int32+0x74>)
 8001852:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001856:	fb02 f303 	mul.w	r3, r2, r3
 800185a:	12db      	asrs	r3, r3, #11
 800185c:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	111b      	asrs	r3, r3, #4
 8001862:	4a12      	ldr	r2, [pc, #72]	@ (80018ac <BME280_compensate_T_int32+0x70>)
 8001864:	8812      	ldrh	r2, [r2, #0]
 8001866:	1a9b      	subs	r3, r3, r2
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	1112      	asrs	r2, r2, #4
 800186c:	490f      	ldr	r1, [pc, #60]	@ (80018ac <BME280_compensate_T_int32+0x70>)
 800186e:	8809      	ldrh	r1, [r1, #0]
 8001870:	1a52      	subs	r2, r2, r1
 8001872:	fb02 f303 	mul.w	r3, r2, r3
 8001876:	131b      	asrs	r3, r3, #12
 8001878:	4a0e      	ldr	r2, [pc, #56]	@ (80018b4 <BME280_compensate_T_int32+0x78>)
 800187a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800187e:	fb02 f303 	mul.w	r3, r2, r3
 8001882:	139b      	asrs	r3, r3, #14
 8001884:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4413      	add	r3, r2
 800188c:	4a0a      	ldr	r2, [pc, #40]	@ (80018b8 <BME280_compensate_T_int32+0x7c>)
 800188e:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001890:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <BME280_compensate_T_int32+0x7c>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	3380      	adds	r3, #128	@ 0x80
 800189c:	121b      	asrs	r3, r3, #8
 800189e:	60fb      	str	r3, [r7, #12]
	return T;
 80018a0:	68fb      	ldr	r3, [r7, #12]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	371c      	adds	r7, #28
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	200001fc 	.word	0x200001fc
 80018b0:	20000204 	.word	0x20000204
 80018b4:	20000206 	.word	0x20000206
 80018b8:	20000220 	.word	0x20000220

080018bc <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of 24674867 represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 80018bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018c0:	b0ca      	sub	sp, #296	@ 0x128
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 80018c8:	4bae      	ldr	r3, [pc, #696]	@ (8001b84 <BME280_compensate_P_int64+0x2c8>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	17da      	asrs	r2, r3, #31
 80018ce:	461c      	mov	r4, r3
 80018d0:	4615      	mov	r5, r2
 80018d2:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80018d6:	f145 3bff 	adc.w	fp, r5, #4294967295
 80018da:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80018de:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80018e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018e6:	fb03 f102 	mul.w	r1, r3, r2
 80018ea:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80018ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018f2:	fb02 f303 	mul.w	r3, r2, r3
 80018f6:	18ca      	adds	r2, r1, r3
 80018f8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018fc:	fba3 8903 	umull	r8, r9, r3, r3
 8001900:	eb02 0309 	add.w	r3, r2, r9
 8001904:	4699      	mov	r9, r3
 8001906:	4ba0      	ldr	r3, [pc, #640]	@ (8001b88 <BME280_compensate_P_int64+0x2cc>)
 8001908:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190c:	b21b      	sxth	r3, r3
 800190e:	17da      	asrs	r2, r3, #31
 8001910:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001914:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001918:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800191c:	4603      	mov	r3, r0
 800191e:	fb03 f209 	mul.w	r2, r3, r9
 8001922:	460b      	mov	r3, r1
 8001924:	fb08 f303 	mul.w	r3, r8, r3
 8001928:	4413      	add	r3, r2
 800192a:	4602      	mov	r2, r0
 800192c:	fba8 2102 	umull	r2, r1, r8, r2
 8001930:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8001934:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001938:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800193c:	4413      	add	r3, r2
 800193e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001942:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001946:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800194a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 800194e:	4b8f      	ldr	r3, [pc, #572]	@ (8001b8c <BME280_compensate_P_int64+0x2d0>)
 8001950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001954:	b21b      	sxth	r3, r3
 8001956:	17da      	asrs	r2, r3, #31
 8001958:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800195c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001960:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001964:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001968:	462a      	mov	r2, r5
 800196a:	fb02 f203 	mul.w	r2, r2, r3
 800196e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001972:	4621      	mov	r1, r4
 8001974:	fb01 f303 	mul.w	r3, r1, r3
 8001978:	441a      	add	r2, r3
 800197a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800197e:	4621      	mov	r1, r4
 8001980:	fba3 3101 	umull	r3, r1, r3, r1
 8001984:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8001988:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800198c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001990:	18d3      	adds	r3, r2, r3
 8001992:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001996:	f04f 0000 	mov.w	r0, #0
 800199a:	f04f 0100 	mov.w	r1, #0
 800199e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80019a2:	462b      	mov	r3, r5
 80019a4:	0459      	lsls	r1, r3, #17
 80019a6:	4622      	mov	r2, r4
 80019a8:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80019ac:	4623      	mov	r3, r4
 80019ae:	0458      	lsls	r0, r3, #17
 80019b0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80019b4:	1814      	adds	r4, r2, r0
 80019b6:	643c      	str	r4, [r7, #64]	@ 0x40
 80019b8:	414b      	adcs	r3, r1
 80019ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80019bc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80019c0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 80019c4:	4b72      	ldr	r3, [pc, #456]	@ (8001b90 <BME280_compensate_P_int64+0x2d4>)
 80019c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ca:	b21b      	sxth	r3, r3
 80019cc:	17da      	asrs	r2, r3, #31
 80019ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80019d2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80019d6:	f04f 0000 	mov.w	r0, #0
 80019da:	f04f 0100 	mov.w	r1, #0
 80019de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019e2:	00d9      	lsls	r1, r3, #3
 80019e4:	2000      	movs	r0, #0
 80019e6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80019ea:	1814      	adds	r4, r2, r0
 80019ec:	63bc      	str	r4, [r7, #56]	@ 0x38
 80019ee:	414b      	adcs	r3, r1
 80019f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019f2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80019f6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 80019fa:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80019fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a02:	fb03 f102 	mul.w	r1, r3, r2
 8001a06:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001a0a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a0e:	fb02 f303 	mul.w	r3, r2, r3
 8001a12:	18ca      	adds	r2, r1, r3
 8001a14:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a18:	fba3 3103 	umull	r3, r1, r3, r3
 8001a1c:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001a20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001a28:	18d3      	adds	r3, r2, r3
 8001a2a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001a2e:	4b59      	ldr	r3, [pc, #356]	@ (8001b94 <BME280_compensate_P_int64+0x2d8>)
 8001a30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a34:	b21b      	sxth	r3, r3
 8001a36:	17da      	asrs	r2, r3, #31
 8001a38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001a3c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001a40:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8001a44:	4622      	mov	r2, r4
 8001a46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001a4a:	4641      	mov	r1, r8
 8001a4c:	fb01 f202 	mul.w	r2, r1, r2
 8001a50:	464d      	mov	r5, r9
 8001a52:	4618      	mov	r0, r3
 8001a54:	4621      	mov	r1, r4
 8001a56:	4603      	mov	r3, r0
 8001a58:	fb03 f305 	mul.w	r3, r3, r5
 8001a5c:	4413      	add	r3, r2
 8001a5e:	4602      	mov	r2, r0
 8001a60:	4641      	mov	r1, r8
 8001a62:	fba2 2101 	umull	r2, r1, r2, r1
 8001a66:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8001a6a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001a6e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001a72:	4413      	add	r3, r2
 8001a74:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001a78:	f04f 0000 	mov.w	r0, #0
 8001a7c:	f04f 0100 	mov.w	r1, #0
 8001a80:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001a84:	4623      	mov	r3, r4
 8001a86:	0a18      	lsrs	r0, r3, #8
 8001a88:	462a      	mov	r2, r5
 8001a8a:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001a8e:	462b      	mov	r3, r5
 8001a90:	1219      	asrs	r1, r3, #8
 8001a92:	4b41      	ldr	r3, [pc, #260]	@ (8001b98 <BME280_compensate_P_int64+0x2dc>)
 8001a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a98:	b21b      	sxth	r3, r3
 8001a9a:	17da      	asrs	r2, r3, #31
 8001a9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001aa0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001aa4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001aa8:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001aac:	464a      	mov	r2, r9
 8001aae:	fb02 f203 	mul.w	r2, r2, r3
 8001ab2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001ab6:	4644      	mov	r4, r8
 8001ab8:	fb04 f303 	mul.w	r3, r4, r3
 8001abc:	441a      	add	r2, r3
 8001abe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ac2:	4644      	mov	r4, r8
 8001ac4:	fba3 3404 	umull	r3, r4, r3, r4
 8001ac8:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8001acc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001ad0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001ad4:	18d3      	adds	r3, r2, r3
 8001ad6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001ae6:	464c      	mov	r4, r9
 8001ae8:	0323      	lsls	r3, r4, #12
 8001aea:	46c4      	mov	ip, r8
 8001aec:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001af0:	4644      	mov	r4, r8
 8001af2:	0322      	lsls	r2, r4, #12
 8001af4:	1884      	adds	r4, r0, r2
 8001af6:	633c      	str	r4, [r7, #48]	@ 0x30
 8001af8:	eb41 0303 	adc.w	r3, r1, r3
 8001afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001afe:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001b02:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8001b06:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b0a:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001b0e:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001b12:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001b16:	4b21      	ldr	r3, [pc, #132]	@ (8001b9c <BME280_compensate_P_int64+0x2e0>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b22:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b26:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001b2a:	4622      	mov	r2, r4
 8001b2c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001b30:	4641      	mov	r1, r8
 8001b32:	fb01 f202 	mul.w	r2, r1, r2
 8001b36:	464d      	mov	r5, r9
 8001b38:	4618      	mov	r0, r3
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	fb03 f305 	mul.w	r3, r3, r5
 8001b42:	4413      	add	r3, r2
 8001b44:	4602      	mov	r2, r0
 8001b46:	4641      	mov	r1, r8
 8001b48:	fba2 2101 	umull	r2, r1, r2, r1
 8001b4c:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001b50:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001b54:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001b58:	4413      	add	r3, r2
 8001b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	104a      	asrs	r2, r1, #1
 8001b6e:	4629      	mov	r1, r5
 8001b70:	17cb      	asrs	r3, r1, #31
 8001b72:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 8001b76:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	d110      	bne.n	8001ba0 <BME280_compensate_P_int64+0x2e4>
	{
		return 0; // avoid exception caused by division by zero
 8001b7e:	2300      	movs	r3, #0
 8001b80:	e152      	b.n	8001e28 <BME280_compensate_P_int64+0x56c>
 8001b82:	bf00      	nop
 8001b84:	20000220 	.word	0x20000220
 8001b88:	20000210 	.word	0x20000210
 8001b8c:	2000020e 	.word	0x2000020e
 8001b90:	2000020c 	.word	0x2000020c
 8001b94:	2000020a 	.word	0x2000020a
 8001b98:	20000208 	.word	0x20000208
 8001b9c:	200001fe 	.word	0x200001fe
	}
	p = 1048576-adc_P;
 8001ba0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ba4:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001ba8:	17da      	asrs	r2, r3, #31
 8001baa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001bae:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001bb2:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8001bb6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001bba:	105b      	asrs	r3, r3, #1
 8001bbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001bc0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001bc4:	07db      	lsls	r3, r3, #31
 8001bc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001bca:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001bce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001bd2:	4604      	mov	r4, r0
 8001bd4:	1aa4      	subs	r4, r4, r2
 8001bd6:	67bc      	str	r4, [r7, #120]	@ 0x78
 8001bd8:	eb61 0303 	sbc.w	r3, r1, r3
 8001bdc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001bde:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001be2:	4622      	mov	r2, r4
 8001be4:	462b      	mov	r3, r5
 8001be6:	1891      	adds	r1, r2, r2
 8001be8:	6239      	str	r1, [r7, #32]
 8001bea:	415b      	adcs	r3, r3
 8001bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bf2:	4621      	mov	r1, r4
 8001bf4:	1851      	adds	r1, r2, r1
 8001bf6:	61b9      	str	r1, [r7, #24]
 8001bf8:	4629      	mov	r1, r5
 8001bfa:	414b      	adcs	r3, r1
 8001bfc:	61fb      	str	r3, [r7, #28]
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001c0a:	4649      	mov	r1, r9
 8001c0c:	018b      	lsls	r3, r1, #6
 8001c0e:	4641      	mov	r1, r8
 8001c10:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c14:	4641      	mov	r1, r8
 8001c16:	018a      	lsls	r2, r1, #6
 8001c18:	4641      	mov	r1, r8
 8001c1a:	1889      	adds	r1, r1, r2
 8001c1c:	6139      	str	r1, [r7, #16]
 8001c1e:	4649      	mov	r1, r9
 8001c20:	eb43 0101 	adc.w	r1, r3, r1
 8001c24:	6179      	str	r1, [r7, #20]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001c32:	4649      	mov	r1, r9
 8001c34:	008b      	lsls	r3, r1, #2
 8001c36:	46c4      	mov	ip, r8
 8001c38:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001c3c:	4641      	mov	r1, r8
 8001c3e:	008a      	lsls	r2, r1, #2
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	4603      	mov	r3, r0
 8001c46:	4622      	mov	r2, r4
 8001c48:	189b      	adds	r3, r3, r2
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	462a      	mov	r2, r5
 8001c50:	eb42 0303 	adc.w	r3, r2, r3
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001c62:	4649      	mov	r1, r9
 8001c64:	008b      	lsls	r3, r1, #2
 8001c66:	46c4      	mov	ip, r8
 8001c68:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001c6c:	4641      	mov	r1, r8
 8001c6e:	008a      	lsls	r2, r1, #2
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	4603      	mov	r3, r0
 8001c76:	4622      	mov	r2, r4
 8001c78:	189b      	adds	r3, r3, r2
 8001c7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001c7c:	462b      	mov	r3, r5
 8001c7e:	460a      	mov	r2, r1
 8001c80:	eb42 0303 	adc.w	r3, r2, r3
 8001c84:	677b      	str	r3, [r7, #116]	@ 0x74
 8001c86:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001c8a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001c8e:	f7ff fa1f 	bl	80010d0 <__aeabi_ldivmod>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001c9a:	4b66      	ldr	r3, [pc, #408]	@ (8001e34 <BME280_compensate_P_int64+0x578>)
 8001c9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ca0:	b21b      	sxth	r3, r3
 8001ca2:	17da      	asrs	r2, r3, #31
 8001ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001ca6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ca8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001cac:	f04f 0000 	mov.w	r0, #0
 8001cb0:	f04f 0100 	mov.w	r1, #0
 8001cb4:	0b50      	lsrs	r0, r2, #13
 8001cb6:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001cba:	1359      	asrs	r1, r3, #13
 8001cbc:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001cc0:	462b      	mov	r3, r5
 8001cc2:	fb00 f203 	mul.w	r2, r0, r3
 8001cc6:	4623      	mov	r3, r4
 8001cc8:	fb03 f301 	mul.w	r3, r3, r1
 8001ccc:	4413      	add	r3, r2
 8001cce:	4622      	mov	r2, r4
 8001cd0:	fba2 2100 	umull	r2, r1, r2, r0
 8001cd4:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8001cd8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001cdc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001ce0:	4413      	add	r3, r2
 8001ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001ce6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001cea:	f04f 0000 	mov.w	r0, #0
 8001cee:	f04f 0100 	mov.w	r1, #0
 8001cf2:	0b50      	lsrs	r0, r2, #13
 8001cf4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001cf8:	1359      	asrs	r1, r3, #13
 8001cfa:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001cfe:	462b      	mov	r3, r5
 8001d00:	fb00 f203 	mul.w	r2, r0, r3
 8001d04:	4623      	mov	r3, r4
 8001d06:	fb03 f301 	mul.w	r3, r3, r1
 8001d0a:	4413      	add	r3, r2
 8001d0c:	4622      	mov	r2, r4
 8001d0e:	fba2 2100 	umull	r2, r1, r2, r0
 8001d12:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001d16:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001d1a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001d1e:	4413      	add	r3, r2
 8001d20:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001d24:	f04f 0200 	mov.w	r2, #0
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001d30:	4621      	mov	r1, r4
 8001d32:	0e4a      	lsrs	r2, r1, #25
 8001d34:	4620      	mov	r0, r4
 8001d36:	4629      	mov	r1, r5
 8001d38:	460c      	mov	r4, r1
 8001d3a:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001d3e:	164b      	asrs	r3, r1, #25
 8001d40:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8001d44:	4b3c      	ldr	r3, [pc, #240]	@ (8001e38 <BME280_compensate_P_int64+0x57c>)
 8001d46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4a:	b21b      	sxth	r3, r3
 8001d4c:	17da      	asrs	r2, r3, #31
 8001d4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001d50:	667a      	str	r2, [r7, #100]	@ 0x64
 8001d52:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001d56:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001d5a:	462a      	mov	r2, r5
 8001d5c:	fb02 f203 	mul.w	r2, r2, r3
 8001d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001d64:	4621      	mov	r1, r4
 8001d66:	fb01 f303 	mul.w	r3, r1, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001d70:	4621      	mov	r1, r4
 8001d72:	fba2 2101 	umull	r2, r1, r2, r1
 8001d76:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001d7a:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001d7e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001d82:	4413      	add	r3, r2
 8001d84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001d94:	4621      	mov	r1, r4
 8001d96:	0cca      	lsrs	r2, r1, #19
 8001d98:	4620      	mov	r0, r4
 8001d9a:	4629      	mov	r1, r5
 8001d9c:	460c      	mov	r4, r1
 8001d9e:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001da2:	14cb      	asrs	r3, r1, #19
 8001da4:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001da8:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001dac:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001db0:	1884      	adds	r4, r0, r2
 8001db2:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001db4:	eb41 0303 	adc.w	r3, r1, r3
 8001db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001dba:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001dbe:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	1889      	adds	r1, r1, r2
 8001dc6:	6539      	str	r1, [r7, #80]	@ 0x50
 8001dc8:	4629      	mov	r1, r5
 8001dca:	eb43 0101 	adc.w	r1, r3, r1
 8001dce:	6579      	str	r1, [r7, #84]	@ 0x54
 8001dd0:	f04f 0000 	mov.w	r0, #0
 8001dd4:	f04f 0100 	mov.w	r1, #0
 8001dd8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001ddc:	4623      	mov	r3, r4
 8001dde:	0a18      	lsrs	r0, r3, #8
 8001de0:	462a      	mov	r2, r5
 8001de2:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001de6:	462b      	mov	r3, r5
 8001de8:	1219      	asrs	r1, r3, #8
 8001dea:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <BME280_compensate_P_int64+0x580>)
 8001dec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	17da      	asrs	r2, r3, #31
 8001df4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001df6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001e04:	464c      	mov	r4, r9
 8001e06:	0123      	lsls	r3, r4, #4
 8001e08:	46c4      	mov	ip, r8
 8001e0a:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001e0e:	4644      	mov	r4, r8
 8001e10:	0122      	lsls	r2, r4, #4
 8001e12:	1884      	adds	r4, r0, r2
 8001e14:	603c      	str	r4, [r7, #0]
 8001e16:	eb41 0303 	adc.w	r3, r1, r3
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001e20:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8001e24:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e34:	20000216 	.word	0x20000216
 8001e38:	20000214 	.word	0x20000214
 8001e3c:	20000212 	.word	0x20000212

08001e40 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001e44:	f7ff fcb2 	bl	80017ac <BMEReadRaw>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d142      	bne.n	8001ed4 <BME280_Measure+0x94>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8001e4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ee8 <BME280_Measure+0xa8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e56:	d104      	bne.n	8001e62 <BME280_Measure+0x22>
 8001e58:	4b24      	ldr	r3, [pc, #144]	@ (8001eec <BME280_Measure+0xac>)
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	e016      	b.n	8001e90 <BME280_Measure+0x50>
		  else
		  {
			  Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001e62:	4b21      	ldr	r3, [pc, #132]	@ (8001ee8 <BME280_Measure+0xa8>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fce8 	bl	800183c <BME280_compensate_T_int32>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fac8 	bl	8000404 <__aeabi_i2d>
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <BME280_Measure+0xb0>)
 8001e7a:	f7fe fc57 	bl	800072c <__aeabi_ddiv>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4610      	mov	r0, r2
 8001e84:	4619      	mov	r1, r3
 8001e86:	f7fe fdff 	bl	8000a88 <__aeabi_d2f>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4a17      	ldr	r2, [pc, #92]	@ (8001eec <BME280_Measure+0xac>)
 8001e8e:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 8001e90:	4b18      	ldr	r3, [pc, #96]	@ (8001ef4 <BME280_Measure+0xb4>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e98:	d104      	bne.n	8001ea4 <BME280_Measure+0x64>
 8001e9a:	4b17      	ldr	r3, [pc, #92]	@ (8001ef8 <BME280_Measure+0xb8>)
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = 0;
	}
}
 8001ea2:	e01f      	b.n	8001ee4 <BME280_Measure+0xa4>
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001ea4:	4b13      	ldr	r3, [pc, #76]	@ (8001ef4 <BME280_Measure+0xb4>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fd07 	bl	80018bc <BME280_compensate_P_int64>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fa97 	bl	80003e4 <__aeabi_ui2d>
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <BME280_Measure+0xbc>)
 8001ebc:	f7fe fc36 	bl	800072c <__aeabi_ddiv>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f7fe fdde 	bl	8000a88 <__aeabi_d2f>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef8 <BME280_Measure+0xb8>)
 8001ed0:	6013      	str	r3, [r2, #0]
}
 8001ed2:	e007      	b.n	8001ee4 <BME280_Measure+0xa4>
		Temperature = Pressure = 0;
 8001ed4:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <BME280_Measure+0xb8>)
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <BME280_Measure+0xb8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a02      	ldr	r2, [pc, #8]	@ (8001eec <BME280_Measure+0xac>)
 8001ee2:	6013      	str	r3, [r2, #0]
}
 8001ee4:	bf00      	nop
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	200001f4 	.word	0x200001f4
 8001eec:	200002bc 	.word	0x200002bc
 8001ef0:	40590000 	.word	0x40590000
 8001ef4:	200001f8 	.word	0x200001f8
 8001ef8:	200002c0 	.word	0x200002c0
 8001efc:	40700000 	.word	0x40700000

08001f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f04:	b0a0      	sub	sp, #128	@ 0x80
 8001f06:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f08:	f000 fb7c 	bl	8002604 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f0c:	f000 f8a8 	bl	8002060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f10:	f000 f944 	bl	800219c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f14:	f000 f8ea 	bl	80020ec <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001f18:	f000 f916 	bl	8002148 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  BME280_Config(OSRS_2, OSRS_2, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	2300      	movs	r3, #0
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	2303      	movs	r3, #3
 8001f26:	2201      	movs	r2, #1
 8001f28:	2102      	movs	r1, #2
 8001f2a:	2002      	movs	r0, #2
 8001f2c:	f7ff fb94 	bl	8001658 <BME280_Config>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  altitude = 44330 * (1- pow((Pressure/101325), (1/5.225)));
 8001f30:	4b41      	ldr	r3, [pc, #260]	@ (8002038 <main+0x138>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4941      	ldr	r1, [pc, #260]	@ (800203c <main+0x13c>)
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe ffb8 	bl	8000eac <__aeabi_fdiv>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe fa72 	bl	8000428 <__aeabi_f2d>
 8001f44:	a338      	add	r3, pc, #224	@ (adr r3, 8002028 <main+0x128>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f005 fe99 	bl	8007c80 <pow>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	f04f 0000 	mov.w	r0, #0
 8001f56:	493a      	ldr	r1, [pc, #232]	@ (8002040 <main+0x140>)
 8001f58:	f7fe f906 	bl	8000168 <__aeabi_dsub>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	a332      	add	r3, pc, #200	@ (adr r3, 8002030 <main+0x130>)
 8001f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6a:	f7fe fab5 	bl	80004d8 <__aeabi_dmul>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fd87 	bl	8000a88 <__aeabi_d2f>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4a31      	ldr	r2, [pc, #196]	@ (8002044 <main+0x144>)
 8001f7e:	6013      	str	r3, [r2, #0]
	  BME280_Measure();
 8001f80:	f7ff ff5e 	bl	8001e40 <BME280_Measure>
	  HAL_Delay (500);
 8001f84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f88:	f000 fb9e 	bl	80026c8 <HAL_Delay>

	  static float previous_altitude = 0;  // lk bata 0, bir kez ayarlanacak

	  if ((previous_altitude - altitude) > 3.0f) {
 8001f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002048 <main+0x148>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a2c      	ldr	r2, [pc, #176]	@ (8002044 <main+0x144>)
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	4611      	mov	r1, r2
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fdca 	bl	8000b30 <__aeabi_fsub>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	492b      	ldr	r1, [pc, #172]	@ (800204c <main+0x14c>)
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff f88b 	bl	80010bc <__aeabi_fcmpgt>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d006      	beq.n	8001fba <main+0xba>
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // Aktif et
 8001fac:	2201      	movs	r2, #1
 8001fae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fb2:	4827      	ldr	r0, [pc, #156]	@ (8002050 <main+0x150>)
 8001fb4:	f000 feee 	bl	8002d94 <HAL_GPIO_WritePin>
 8001fb8:	e005      	b.n	8001fc6 <main+0xc6>
	  } else {
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // Pasif et
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fc0:	4823      	ldr	r0, [pc, #140]	@ (8002050 <main+0x150>)
 8001fc2:	f000 fee7 	bl	8002d94 <HAL_GPIO_WritePin>
	  }

	  previous_altitude = altitude;  // Her dng sonunda gncelle
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <main+0x144>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a1f      	ldr	r2, [pc, #124]	@ (8002048 <main+0x148>)
 8001fcc:	6013      	str	r3, [r2, #0]


	  char buffer[100];

	  snprintf(buffer, sizeof(buffer), "Sicaklik: %.2f C,Basinc: %.2f, Altitude: %.2f m %%\r\n", Temperature, Pressure , altitude);
 8001fce:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <main+0x154>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe fa28 	bl	8000428 <__aeabi_f2d>
 8001fd8:	4604      	mov	r4, r0
 8001fda:	460d      	mov	r5, r1
 8001fdc:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <main+0x138>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe fa21 	bl	8000428 <__aeabi_f2d>
 8001fe6:	4680      	mov	r8, r0
 8001fe8:	4689      	mov	r9, r1
 8001fea:	4b16      	ldr	r3, [pc, #88]	@ (8002044 <main+0x144>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fa1a 	bl	8000428 <__aeabi_f2d>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	1d38      	adds	r0, r7, #4
 8001ffa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001ffe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002002:	e9cd 4500 	strd	r4, r5, [sp]
 8002006:	4a14      	ldr	r2, [pc, #80]	@ (8002058 <main+0x158>)
 8002008:	2164      	movs	r1, #100	@ 0x64
 800200a:	f003 fce9 	bl	80059e0 <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 800200e:	1d3b      	adds	r3, r7, #4
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe f89d 	bl	8000150 <strlen>
 8002016:	4603      	mov	r3, r0
 8002018:	b29a      	uxth	r2, r3
 800201a:	1d39      	adds	r1, r7, #4
 800201c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002020:	480e      	ldr	r0, [pc, #56]	@ (800205c <main+0x15c>)
 8002022:	f002 fb36 	bl	8004692 <HAL_UART_Transmit>
  {
 8002026:	e783      	b.n	8001f30 <main+0x30>
 8002028:	371e9f3c 	.word	0x371e9f3c
 800202c:	3fc87f63 	.word	0x3fc87f63
 8002030:	00000000 	.word	0x00000000
 8002034:	40e5a540 	.word	0x40e5a540
 8002038:	200002c0 	.word	0x200002c0
 800203c:	47c5e680 	.word	0x47c5e680
 8002040:	3ff00000 	.word	0x3ff00000
 8002044:	200002c4 	.word	0x200002c4
 8002048:	200002c8 	.word	0x200002c8
 800204c:	40400000 	.word	0x40400000
 8002050:	40010800 	.word	0x40010800
 8002054:	200002bc 	.word	0x200002bc
 8002058:	08008ab0 	.word	0x08008ab0
 800205c:	20000278 	.word	0x20000278

08002060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b090      	sub	sp, #64	@ 0x40
 8002064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002066:	f107 0318 	add.w	r3, r7, #24
 800206a:	2228      	movs	r2, #40	@ 0x28
 800206c:	2100      	movs	r1, #0
 800206e:	4618      	mov	r0, r3
 8002070:	f003 fd2f 	bl	8005ad2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	605a      	str	r2, [r3, #4]
 800207c:	609a      	str	r2, [r3, #8]
 800207e:	60da      	str	r2, [r3, #12]
 8002080:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002082:	2301      	movs	r3, #1
 8002084:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002086:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800208a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002090:	2301      	movs	r3, #1
 8002092:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002094:	2302      	movs	r3, #2
 8002096:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002098:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800209c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800209e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a4:	f107 0318 	add.w	r3, r7, #24
 80020a8:	4618      	mov	r0, r3
 80020aa:	f001 fe8b 	bl	8003dc4 <HAL_RCC_OscConfig>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80020b4:	f000 f8b8 	bl	8002228 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020b8:	230f      	movs	r3, #15
 80020ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020bc:	2302      	movs	r3, #2
 80020be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	2102      	movs	r1, #2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f002 f8f8 	bl	80042c8 <HAL_RCC_ClockConfig>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80020de:	f000 f8a3 	bl	8002228 <Error_Handler>
  }
}
 80020e2:	bf00      	nop
 80020e4:	3740      	adds	r7, #64	@ 0x40
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020f0:	4b12      	ldr	r3, [pc, #72]	@ (800213c <MX_I2C1_Init+0x50>)
 80020f2:	4a13      	ldr	r2, [pc, #76]	@ (8002140 <MX_I2C1_Init+0x54>)
 80020f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020f6:	4b11      	ldr	r3, [pc, #68]	@ (800213c <MX_I2C1_Init+0x50>)
 80020f8:	4a12      	ldr	r2, [pc, #72]	@ (8002144 <MX_I2C1_Init+0x58>)
 80020fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020fc:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <MX_I2C1_Init+0x50>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002102:	4b0e      	ldr	r3, [pc, #56]	@ (800213c <MX_I2C1_Init+0x50>)
 8002104:	2200      	movs	r2, #0
 8002106:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002108:	4b0c      	ldr	r3, [pc, #48]	@ (800213c <MX_I2C1_Init+0x50>)
 800210a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800210e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002110:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <MX_I2C1_Init+0x50>)
 8002112:	2200      	movs	r2, #0
 8002114:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002116:	4b09      	ldr	r3, [pc, #36]	@ (800213c <MX_I2C1_Init+0x50>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800211c:	4b07      	ldr	r3, [pc, #28]	@ (800213c <MX_I2C1_Init+0x50>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002122:	4b06      	ldr	r3, [pc, #24]	@ (800213c <MX_I2C1_Init+0x50>)
 8002124:	2200      	movs	r2, #0
 8002126:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002128:	4804      	ldr	r0, [pc, #16]	@ (800213c <MX_I2C1_Init+0x50>)
 800212a:	f000 fe4b 	bl	8002dc4 <HAL_I2C_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002134:	f000 f878 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000224 	.word	0x20000224
 8002140:	40005400 	.word	0x40005400
 8002144:	000186a0 	.word	0x000186a0

08002148 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800214e:	4a12      	ldr	r2, [pc, #72]	@ (8002198 <MX_USART1_UART_Init+0x50>)
 8002150:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002152:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002154:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002158:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002162:	2200      	movs	r2, #0
 8002164:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800216e:	220c      	movs	r2, #12
 8002170:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002174:	2200      	movs	r2, #0
 8002176:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002178:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800217a:	2200      	movs	r2, #0
 800217c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002180:	f002 fa3a 	bl	80045f8 <HAL_UART_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800218a:	f000 f84d 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000278 	.word	0x20000278
 8002198:	40013800 	.word	0x40013800

0800219c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a2:	f107 0310 	add.w	r3, r7, #16
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	60da      	str	r2, [r3, #12]
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021b6:	f043 0320 	orr.w	r3, r3, #32
 80021ba:	6193      	str	r3, [r2, #24]
 80021bc:	4b18      	ldr	r3, [pc, #96]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	f003 0320 	and.w	r3, r3, #32
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c8:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	4a14      	ldr	r2, [pc, #80]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021ce:	f043 0304 	orr.w	r3, r3, #4
 80021d2:	6193      	str	r3, [r2, #24]
 80021d4:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021e6:	f043 0308 	orr.w	r3, r3, #8
 80021ea:	6193      	str	r3, [r2, #24]
 80021ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002220 <MX_GPIO_Init+0x84>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	607b      	str	r3, [r7, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fe:	2301      	movs	r3, #1
 8002200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	2302      	movs	r3, #2
 8002208:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220a:	f107 0310 	add.w	r3, r7, #16
 800220e:	4619      	mov	r1, r3
 8002210:	4804      	ldr	r0, [pc, #16]	@ (8002224 <MX_GPIO_Init+0x88>)
 8002212:	f000 fc3b 	bl	8002a8c <HAL_GPIO_Init>
}
 8002216:	bf00      	nop
 8002218:	3720      	adds	r7, #32
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40021000 	.word	0x40021000
 8002224:	40010800 	.word	0x40010800

08002228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800222c:	b672      	cpsid	i
}
 800222e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002230:	bf00      	nop
 8002232:	e7fd      	b.n	8002230 <Error_Handler+0x8>

08002234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800223a:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <HAL_MspInit+0x5c>)
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	4a14      	ldr	r2, [pc, #80]	@ (8002290 <HAL_MspInit+0x5c>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	6193      	str	r3, [r2, #24]
 8002246:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_MspInit+0x5c>)
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002252:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <HAL_MspInit+0x5c>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	4a0e      	ldr	r2, [pc, #56]	@ (8002290 <HAL_MspInit+0x5c>)
 8002258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800225c:	61d3      	str	r3, [r2, #28]
 800225e:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <HAL_MspInit+0x5c>)
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800226a:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <HAL_MspInit+0x60>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	4a04      	ldr	r2, [pc, #16]	@ (8002294 <HAL_MspInit+0x60>)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002286:	bf00      	nop
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000
 8002294:	40010000 	.word	0x40010000

08002298 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a0:	f107 0310 	add.w	r3, r7, #16
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a15      	ldr	r2, [pc, #84]	@ (8002308 <HAL_I2C_MspInit+0x70>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d123      	bne.n	8002300 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b8:	4b14      	ldr	r3, [pc, #80]	@ (800230c <HAL_I2C_MspInit+0x74>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	4a13      	ldr	r2, [pc, #76]	@ (800230c <HAL_I2C_MspInit+0x74>)
 80022be:	f043 0308 	orr.w	r3, r3, #8
 80022c2:	6193      	str	r3, [r2, #24]
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <HAL_I2C_MspInit+0x74>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	f003 0308 	and.w	r3, r3, #8
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022d0:	23c0      	movs	r3, #192	@ 0xc0
 80022d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022d4:	2312      	movs	r3, #18
 80022d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022d8:	2303      	movs	r3, #3
 80022da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022dc:	f107 0310 	add.w	r3, r7, #16
 80022e0:	4619      	mov	r1, r3
 80022e2:	480b      	ldr	r0, [pc, #44]	@ (8002310 <HAL_I2C_MspInit+0x78>)
 80022e4:	f000 fbd2 	bl	8002a8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <HAL_I2C_MspInit+0x74>)
 80022ea:	69db      	ldr	r3, [r3, #28]
 80022ec:	4a07      	ldr	r2, [pc, #28]	@ (800230c <HAL_I2C_MspInit+0x74>)
 80022ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022f2:	61d3      	str	r3, [r2, #28]
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <HAL_I2C_MspInit+0x74>)
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022fc:	60bb      	str	r3, [r7, #8]
 80022fe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002300:	bf00      	nop
 8002302:	3720      	adds	r7, #32
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40005400 	.word	0x40005400
 800230c:	40021000 	.word	0x40021000
 8002310:	40010c00 	.word	0x40010c00

08002314 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0310 	add.w	r3, r7, #16
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a20      	ldr	r2, [pc, #128]	@ (80023b0 <HAL_UART_MspInit+0x9c>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d139      	bne.n	80023a8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002334:	4b1f      	ldr	r3, [pc, #124]	@ (80023b4 <HAL_UART_MspInit+0xa0>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	4a1e      	ldr	r2, [pc, #120]	@ (80023b4 <HAL_UART_MspInit+0xa0>)
 800233a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800233e:	6193      	str	r3, [r2, #24]
 8002340:	4b1c      	ldr	r3, [pc, #112]	@ (80023b4 <HAL_UART_MspInit+0xa0>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234c:	4b19      	ldr	r3, [pc, #100]	@ (80023b4 <HAL_UART_MspInit+0xa0>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	4a18      	ldr	r2, [pc, #96]	@ (80023b4 <HAL_UART_MspInit+0xa0>)
 8002352:	f043 0304 	orr.w	r3, r3, #4
 8002356:	6193      	str	r3, [r2, #24]
 8002358:	4b16      	ldr	r3, [pc, #88]	@ (80023b4 <HAL_UART_MspInit+0xa0>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002364:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002368:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236e:	2303      	movs	r3, #3
 8002370:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002372:	f107 0310 	add.w	r3, r7, #16
 8002376:	4619      	mov	r1, r3
 8002378:	480f      	ldr	r0, [pc, #60]	@ (80023b8 <HAL_UART_MspInit+0xa4>)
 800237a:	f000 fb87 	bl	8002a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800237e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002382:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238c:	f107 0310 	add.w	r3, r7, #16
 8002390:	4619      	mov	r1, r3
 8002392:	4809      	ldr	r0, [pc, #36]	@ (80023b8 <HAL_UART_MspInit+0xa4>)
 8002394:	f000 fb7a 	bl	8002a8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002398:	2200      	movs	r2, #0
 800239a:	2100      	movs	r1, #0
 800239c:	2025      	movs	r0, #37	@ 0x25
 800239e:	f000 fa8e 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023a2:	2025      	movs	r0, #37	@ 0x25
 80023a4:	f000 faa7 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80023a8:	bf00      	nop
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40013800 	.word	0x40013800
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40010800 	.word	0x40010800

080023bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <NMI_Handler+0x4>

080023c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023c8:	bf00      	nop
 80023ca:	e7fd      	b.n	80023c8 <HardFault_Handler+0x4>

080023cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d0:	bf00      	nop
 80023d2:	e7fd      	b.n	80023d0 <MemManage_Handler+0x4>

080023d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023d8:	bf00      	nop
 80023da:	e7fd      	b.n	80023d8 <BusFault_Handler+0x4>

080023dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <UsageFault_Handler+0x4>

080023e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr

080023fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr

08002408 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800240c:	f000 f940 	bl	8002690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002410:	bf00      	nop
 8002412:	bd80      	pop	{r7, pc}

08002414 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002418:	4802      	ldr	r0, [pc, #8]	@ (8002424 <USART1_IRQHandler+0x10>)
 800241a:	f002 f9cd 	bl	80047b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000278 	.word	0x20000278

08002428 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
	return 1;
 800242c:	2301      	movs	r3, #1
}
 800242e:	4618      	mov	r0, r3
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr

08002436 <_kill>:

int _kill(int pid, int sig)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002440:	f003 fb9a 	bl	8005b78 <__errno>
 8002444:	4603      	mov	r3, r0
 8002446:	2216      	movs	r2, #22
 8002448:	601a      	str	r2, [r3, #0]
	return -1;
 800244a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <_exit>:

void _exit (int status)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800245e:	f04f 31ff 	mov.w	r1, #4294967295
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff ffe7 	bl	8002436 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <_exit+0x12>

0800246c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
 800247c:	e00a      	b.n	8002494 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800247e:	f3af 8000 	nop.w
 8002482:	4601      	mov	r1, r0
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	1c5a      	adds	r2, r3, #1
 8002488:	60ba      	str	r2, [r7, #8]
 800248a:	b2ca      	uxtb	r2, r1
 800248c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	3301      	adds	r3, #1
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	697a      	ldr	r2, [r7, #20]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	429a      	cmp	r2, r3
 800249a:	dbf0      	blt.n	800247e <_read+0x12>
	}

return len;
 800249c:	687b      	ldr	r3, [r7, #4]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	e009      	b.n	80024cc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	60ba      	str	r2, [r7, #8]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	3301      	adds	r3, #1
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	dbf1      	blt.n	80024b8 <_write+0x12>
	}
	return len;
 80024d4:	687b      	ldr	r3, [r7, #4]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <_close>:

int _close(int file)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
	return -1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002504:	605a      	str	r2, [r3, #4]
	return 0;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr

08002512 <_isatty>:

int _isatty(int file)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
	return 1;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr

08002526 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	60f8      	str	r0, [r7, #12]
 800252e:	60b9      	str	r1, [r7, #8]
 8002530:	607a      	str	r2, [r7, #4]
	return 0;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr
	...

08002540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002548:	4a14      	ldr	r2, [pc, #80]	@ (800259c <_sbrk+0x5c>)
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <_sbrk+0x60>)
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <_sbrk+0x64>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800255c:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <_sbrk+0x64>)
 800255e:	4a12      	ldr	r2, [pc, #72]	@ (80025a8 <_sbrk+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002562:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <_sbrk+0x64>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	429a      	cmp	r2, r3
 800256e:	d207      	bcs.n	8002580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002570:	f003 fb02 	bl	8005b78 <__errno>
 8002574:	4603      	mov	r3, r0
 8002576:	220c      	movs	r2, #12
 8002578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
 800257e:	e009      	b.n	8002594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002586:	4b07      	ldr	r3, [pc, #28]	@ (80025a4 <_sbrk+0x64>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4413      	add	r3, r2
 800258e:	4a05      	ldr	r2, [pc, #20]	@ (80025a4 <_sbrk+0x64>)
 8002590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002592:	68fb      	ldr	r3, [r7, #12]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3718      	adds	r7, #24
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20005000 	.word	0x20005000
 80025a0:	00000400 	.word	0x00000400
 80025a4:	200002cc 	.word	0x200002cc
 80025a8:	20000420 	.word	0x20000420

080025ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bc80      	pop	{r7}
 80025b6:	4770      	bx	lr

080025b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025b8:	480c      	ldr	r0, [pc, #48]	@ (80025ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ba:	490d      	ldr	r1, [pc, #52]	@ (80025f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025bc:	4a0d      	ldr	r2, [pc, #52]	@ (80025f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c0:	e002      	b.n	80025c8 <LoopCopyDataInit>

080025c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c6:	3304      	adds	r3, #4

080025c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025cc:	d3f9      	bcc.n	80025c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ce:	4a0a      	ldr	r2, [pc, #40]	@ (80025f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025d0:	4c0a      	ldr	r4, [pc, #40]	@ (80025fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d4:	e001      	b.n	80025da <LoopFillZerobss>

080025d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d8:	3204      	adds	r2, #4

080025da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025dc:	d3fb      	bcc.n	80025d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025de:	f7ff ffe5 	bl	80025ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025e2:	f003 facf 	bl	8005b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025e6:	f7ff fc8b 	bl	8001f00 <main>
  bx lr
 80025ea:	4770      	bx	lr
  ldr r0, =_sdata
 80025ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025f4:	08008ed8 	.word	0x08008ed8
  ldr r2, =_sbss
 80025f8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025fc:	20000420 	.word	0x20000420

08002600 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC1_2_IRQHandler>
	...

08002604 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002608:	4b08      	ldr	r3, [pc, #32]	@ (800262c <HAL_Init+0x28>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a07      	ldr	r2, [pc, #28]	@ (800262c <HAL_Init+0x28>)
 800260e:	f043 0310 	orr.w	r3, r3, #16
 8002612:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002614:	2003      	movs	r0, #3
 8002616:	f000 f947 	bl	80028a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800261a:	200f      	movs	r0, #15
 800261c:	f000 f808 	bl	8002630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002620:	f7ff fe08 	bl	8002234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40022000 	.word	0x40022000

08002630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <HAL_InitTick+0x54>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4b12      	ldr	r3, [pc, #72]	@ (8002688 <HAL_InitTick+0x58>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	4619      	mov	r1, r3
 8002642:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002646:	fbb3 f3f1 	udiv	r3, r3, r1
 800264a:	fbb2 f3f3 	udiv	r3, r2, r3
 800264e:	4618      	mov	r0, r3
 8002650:	f000 f95f 	bl	8002912 <HAL_SYSTICK_Config>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e00e      	b.n	800267c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b0f      	cmp	r3, #15
 8002662:	d80a      	bhi.n	800267a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002664:	2200      	movs	r2, #0
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	f04f 30ff 	mov.w	r0, #4294967295
 800266c:	f000 f927 	bl	80028be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002670:	4a06      	ldr	r2, [pc, #24]	@ (800268c <HAL_InitTick+0x5c>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	e000      	b.n	800267c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20000000 	.word	0x20000000
 8002688:	20000008 	.word	0x20000008
 800268c:	20000004 	.word	0x20000004

08002690 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <HAL_IncTick+0x1c>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_IncTick+0x20>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4413      	add	r3, r2
 80026a0:	4a03      	ldr	r2, [pc, #12]	@ (80026b0 <HAL_IncTick+0x20>)
 80026a2:	6013      	str	r3, [r2, #0]
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	20000008 	.word	0x20000008
 80026b0:	200002d0 	.word	0x200002d0

080026b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return uwTick;
 80026b8:	4b02      	ldr	r3, [pc, #8]	@ (80026c4 <HAL_GetTick+0x10>)
 80026ba:	681b      	ldr	r3, [r3, #0]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	200002d0 	.word	0x200002d0

080026c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d0:	f7ff fff0 	bl	80026b4 <HAL_GetTick>
 80026d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e0:	d005      	beq.n	80026ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <HAL_Delay+0x44>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	461a      	mov	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4413      	add	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ee:	bf00      	nop
 80026f0:	f7ff ffe0 	bl	80026b4 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d8f7      	bhi.n	80026f0 <HAL_Delay+0x28>
  {
  }
}
 8002700:	bf00      	nop
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000008 	.word	0x20000008

08002710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002720:	4b0c      	ldr	r3, [pc, #48]	@ (8002754 <__NVIC_SetPriorityGrouping+0x44>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800272c:	4013      	ands	r3, r2
 800272e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002738:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800273c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002742:	4a04      	ldr	r2, [pc, #16]	@ (8002754 <__NVIC_SetPriorityGrouping+0x44>)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	60d3      	str	r3, [r2, #12]
}
 8002748:	bf00      	nop
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800275c:	4b04      	ldr	r3, [pc, #16]	@ (8002770 <__NVIC_GetPriorityGrouping+0x18>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	0a1b      	lsrs	r3, r3, #8
 8002762:	f003 0307 	and.w	r3, r3, #7
}
 8002766:	4618      	mov	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	2b00      	cmp	r3, #0
 8002784:	db0b      	blt.n	800279e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	f003 021f 	and.w	r2, r3, #31
 800278c:	4906      	ldr	r1, [pc, #24]	@ (80027a8 <__NVIC_EnableIRQ+0x34>)
 800278e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002792:	095b      	lsrs	r3, r3, #5
 8002794:	2001      	movs	r0, #1
 8002796:	fa00 f202 	lsl.w	r2, r0, r2
 800279a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	e000e100 	.word	0xe000e100

080027ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	db0a      	blt.n	80027d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	490c      	ldr	r1, [pc, #48]	@ (80027f8 <__NVIC_SetPriority+0x4c>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	0112      	lsls	r2, r2, #4
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	440b      	add	r3, r1
 80027d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d4:	e00a      	b.n	80027ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4908      	ldr	r1, [pc, #32]	@ (80027fc <__NVIC_SetPriority+0x50>)
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	3b04      	subs	r3, #4
 80027e4:	0112      	lsls	r2, r2, #4
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	440b      	add	r3, r1
 80027ea:	761a      	strb	r2, [r3, #24]
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	e000e100 	.word	0xe000e100
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002800:	b480      	push	{r7}
 8002802:	b089      	sub	sp, #36	@ 0x24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f1c3 0307 	rsb	r3, r3, #7
 800281a:	2b04      	cmp	r3, #4
 800281c:	bf28      	it	cs
 800281e:	2304      	movcs	r3, #4
 8002820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3304      	adds	r3, #4
 8002826:	2b06      	cmp	r3, #6
 8002828:	d902      	bls.n	8002830 <NVIC_EncodePriority+0x30>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3b03      	subs	r3, #3
 800282e:	e000      	b.n	8002832 <NVIC_EncodePriority+0x32>
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	f04f 32ff 	mov.w	r2, #4294967295
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43da      	mvns	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	401a      	ands	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002848:	f04f 31ff 	mov.w	r1, #4294967295
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	43d9      	mvns	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	4313      	orrs	r3, r2
         );
}
 800285a:	4618      	mov	r0, r3
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002874:	d301      	bcc.n	800287a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002876:	2301      	movs	r3, #1
 8002878:	e00f      	b.n	800289a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287a:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <SysTick_Config+0x40>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002882:	210f      	movs	r1, #15
 8002884:	f04f 30ff 	mov.w	r0, #4294967295
 8002888:	f7ff ff90 	bl	80027ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288c:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <SysTick_Config+0x40>)
 800288e:	2200      	movs	r2, #0
 8002890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002892:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <SysTick_Config+0x40>)
 8002894:	2207      	movs	r2, #7
 8002896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	e000e010 	.word	0xe000e010

080028a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff ff2d 	bl	8002710 <__NVIC_SetPriorityGrouping>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028be:	b580      	push	{r7, lr}
 80028c0:	b086      	sub	sp, #24
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d0:	f7ff ff42 	bl	8002758 <__NVIC_GetPriorityGrouping>
 80028d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff ff90 	bl	8002800 <NVIC_EncodePriority>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff5f 	bl	80027ac <__NVIC_SetPriority>
}
 80028ee:	bf00      	nop
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	4603      	mov	r3, r0
 80028fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff35 	bl	8002774 <__NVIC_EnableIRQ>
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff ffa2 	bl	8002864 <SysTick_Config>
 8002920:	4603      	mov	r3, r0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800293c:	2b02      	cmp	r3, #2
 800293e:	d008      	beq.n	8002952 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2204      	movs	r2, #4
 8002944:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e020      	b.n	8002994 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 020e 	bic.w	r2, r2, #14
 8002960:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297a:	2101      	movs	r1, #1
 800297c:	fa01 f202 	lsl.w	r2, r1, r2
 8002980:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
	...

080029a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a8:	2300      	movs	r3, #0
 80029aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d005      	beq.n	80029c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2204      	movs	r2, #4
 80029ba:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e051      	b.n	8002a66 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 020e 	bic.w	r2, r2, #14
 80029d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0201 	bic.w	r2, r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a22      	ldr	r2, [pc, #136]	@ (8002a70 <HAL_DMA_Abort_IT+0xd0>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d029      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xa0>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a20      	ldr	r2, [pc, #128]	@ (8002a74 <HAL_DMA_Abort_IT+0xd4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d022      	beq.n	8002a3c <HAL_DMA_Abort_IT+0x9c>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002a78 <HAL_DMA_Abort_IT+0xd8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d01a      	beq.n	8002a36 <HAL_DMA_Abort_IT+0x96>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1d      	ldr	r2, [pc, #116]	@ (8002a7c <HAL_DMA_Abort_IT+0xdc>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d012      	beq.n	8002a30 <HAL_DMA_Abort_IT+0x90>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002a80 <HAL_DMA_Abort_IT+0xe0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d00a      	beq.n	8002a2a <HAL_DMA_Abort_IT+0x8a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1a      	ldr	r2, [pc, #104]	@ (8002a84 <HAL_DMA_Abort_IT+0xe4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d102      	bne.n	8002a24 <HAL_DMA_Abort_IT+0x84>
 8002a1e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a22:	e00e      	b.n	8002a42 <HAL_DMA_Abort_IT+0xa2>
 8002a24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a28:	e00b      	b.n	8002a42 <HAL_DMA_Abort_IT+0xa2>
 8002a2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a2e:	e008      	b.n	8002a42 <HAL_DMA_Abort_IT+0xa2>
 8002a30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a34:	e005      	b.n	8002a42 <HAL_DMA_Abort_IT+0xa2>
 8002a36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a3a:	e002      	b.n	8002a42 <HAL_DMA_Abort_IT+0xa2>
 8002a3c:	2310      	movs	r3, #16
 8002a3e:	e000      	b.n	8002a42 <HAL_DMA_Abort_IT+0xa2>
 8002a40:	2301      	movs	r3, #1
 8002a42:	4a11      	ldr	r2, [pc, #68]	@ (8002a88 <HAL_DMA_Abort_IT+0xe8>)
 8002a44:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	4798      	blx	r3
    } 
  }
  return status;
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40020008 	.word	0x40020008
 8002a74:	4002001c 	.word	0x4002001c
 8002a78:	40020030 	.word	0x40020030
 8002a7c:	40020044 	.word	0x40020044
 8002a80:	40020058 	.word	0x40020058
 8002a84:	4002006c 	.word	0x4002006c
 8002a88:	40020000 	.word	0x40020000

08002a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b08b      	sub	sp, #44	@ 0x2c
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a96:	2300      	movs	r3, #0
 8002a98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a9e:	e169      	b.n	8002d74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	69fa      	ldr	r2, [r7, #28]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	f040 8158 	bne.w	8002d6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4a9a      	ldr	r2, [pc, #616]	@ (8002d2c <HAL_GPIO_Init+0x2a0>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d05e      	beq.n	8002b86 <HAL_GPIO_Init+0xfa>
 8002ac8:	4a98      	ldr	r2, [pc, #608]	@ (8002d2c <HAL_GPIO_Init+0x2a0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d875      	bhi.n	8002bba <HAL_GPIO_Init+0x12e>
 8002ace:	4a98      	ldr	r2, [pc, #608]	@ (8002d30 <HAL_GPIO_Init+0x2a4>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d058      	beq.n	8002b86 <HAL_GPIO_Init+0xfa>
 8002ad4:	4a96      	ldr	r2, [pc, #600]	@ (8002d30 <HAL_GPIO_Init+0x2a4>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d86f      	bhi.n	8002bba <HAL_GPIO_Init+0x12e>
 8002ada:	4a96      	ldr	r2, [pc, #600]	@ (8002d34 <HAL_GPIO_Init+0x2a8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d052      	beq.n	8002b86 <HAL_GPIO_Init+0xfa>
 8002ae0:	4a94      	ldr	r2, [pc, #592]	@ (8002d34 <HAL_GPIO_Init+0x2a8>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d869      	bhi.n	8002bba <HAL_GPIO_Init+0x12e>
 8002ae6:	4a94      	ldr	r2, [pc, #592]	@ (8002d38 <HAL_GPIO_Init+0x2ac>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d04c      	beq.n	8002b86 <HAL_GPIO_Init+0xfa>
 8002aec:	4a92      	ldr	r2, [pc, #584]	@ (8002d38 <HAL_GPIO_Init+0x2ac>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d863      	bhi.n	8002bba <HAL_GPIO_Init+0x12e>
 8002af2:	4a92      	ldr	r2, [pc, #584]	@ (8002d3c <HAL_GPIO_Init+0x2b0>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d046      	beq.n	8002b86 <HAL_GPIO_Init+0xfa>
 8002af8:	4a90      	ldr	r2, [pc, #576]	@ (8002d3c <HAL_GPIO_Init+0x2b0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d85d      	bhi.n	8002bba <HAL_GPIO_Init+0x12e>
 8002afe:	2b12      	cmp	r3, #18
 8002b00:	d82a      	bhi.n	8002b58 <HAL_GPIO_Init+0xcc>
 8002b02:	2b12      	cmp	r3, #18
 8002b04:	d859      	bhi.n	8002bba <HAL_GPIO_Init+0x12e>
 8002b06:	a201      	add	r2, pc, #4	@ (adr r2, 8002b0c <HAL_GPIO_Init+0x80>)
 8002b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0c:	08002b87 	.word	0x08002b87
 8002b10:	08002b61 	.word	0x08002b61
 8002b14:	08002b73 	.word	0x08002b73
 8002b18:	08002bb5 	.word	0x08002bb5
 8002b1c:	08002bbb 	.word	0x08002bbb
 8002b20:	08002bbb 	.word	0x08002bbb
 8002b24:	08002bbb 	.word	0x08002bbb
 8002b28:	08002bbb 	.word	0x08002bbb
 8002b2c:	08002bbb 	.word	0x08002bbb
 8002b30:	08002bbb 	.word	0x08002bbb
 8002b34:	08002bbb 	.word	0x08002bbb
 8002b38:	08002bbb 	.word	0x08002bbb
 8002b3c:	08002bbb 	.word	0x08002bbb
 8002b40:	08002bbb 	.word	0x08002bbb
 8002b44:	08002bbb 	.word	0x08002bbb
 8002b48:	08002bbb 	.word	0x08002bbb
 8002b4c:	08002bbb 	.word	0x08002bbb
 8002b50:	08002b69 	.word	0x08002b69
 8002b54:	08002b7d 	.word	0x08002b7d
 8002b58:	4a79      	ldr	r2, [pc, #484]	@ (8002d40 <HAL_GPIO_Init+0x2b4>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d013      	beq.n	8002b86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b5e:	e02c      	b.n	8002bba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	623b      	str	r3, [r7, #32]
          break;
 8002b66:	e029      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	623b      	str	r3, [r7, #32]
          break;
 8002b70:	e024      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	3308      	adds	r3, #8
 8002b78:	623b      	str	r3, [r7, #32]
          break;
 8002b7a:	e01f      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	330c      	adds	r3, #12
 8002b82:	623b      	str	r3, [r7, #32]
          break;
 8002b84:	e01a      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d102      	bne.n	8002b94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b8e:	2304      	movs	r3, #4
 8002b90:	623b      	str	r3, [r7, #32]
          break;
 8002b92:	e013      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d105      	bne.n	8002ba8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	69fa      	ldr	r2, [r7, #28]
 8002ba4:	611a      	str	r2, [r3, #16]
          break;
 8002ba6:	e009      	b.n	8002bbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ba8:	2308      	movs	r3, #8
 8002baa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	615a      	str	r2, [r3, #20]
          break;
 8002bb2:	e003      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	623b      	str	r3, [r7, #32]
          break;
 8002bb8:	e000      	b.n	8002bbc <HAL_GPIO_Init+0x130>
          break;
 8002bba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	2bff      	cmp	r3, #255	@ 0xff
 8002bc0:	d801      	bhi.n	8002bc6 <HAL_GPIO_Init+0x13a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	e001      	b.n	8002bca <HAL_GPIO_Init+0x13e>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	2bff      	cmp	r3, #255	@ 0xff
 8002bd0:	d802      	bhi.n	8002bd8 <HAL_GPIO_Init+0x14c>
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	e002      	b.n	8002bde <HAL_GPIO_Init+0x152>
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bda:	3b08      	subs	r3, #8
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	210f      	movs	r1, #15
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	401a      	ands	r2, r3
 8002bf0:	6a39      	ldr	r1, [r7, #32]
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 80b1 	beq.w	8002d6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c0c:	4b4d      	ldr	r3, [pc, #308]	@ (8002d44 <HAL_GPIO_Init+0x2b8>)
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	4a4c      	ldr	r2, [pc, #304]	@ (8002d44 <HAL_GPIO_Init+0x2b8>)
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	6193      	str	r3, [r2, #24]
 8002c18:	4b4a      	ldr	r3, [pc, #296]	@ (8002d44 <HAL_GPIO_Init+0x2b8>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c24:	4a48      	ldr	r2, [pc, #288]	@ (8002d48 <HAL_GPIO_Init+0x2bc>)
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	089b      	lsrs	r3, r3, #2
 8002c2a:	3302      	adds	r3, #2
 8002c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	f003 0303 	and.w	r3, r3, #3
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	220f      	movs	r2, #15
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	43db      	mvns	r3, r3
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	4013      	ands	r3, r2
 8002c46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a40      	ldr	r2, [pc, #256]	@ (8002d4c <HAL_GPIO_Init+0x2c0>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d013      	beq.n	8002c78 <HAL_GPIO_Init+0x1ec>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a3f      	ldr	r2, [pc, #252]	@ (8002d50 <HAL_GPIO_Init+0x2c4>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d00d      	beq.n	8002c74 <HAL_GPIO_Init+0x1e8>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a3e      	ldr	r2, [pc, #248]	@ (8002d54 <HAL_GPIO_Init+0x2c8>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d007      	beq.n	8002c70 <HAL_GPIO_Init+0x1e4>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a3d      	ldr	r2, [pc, #244]	@ (8002d58 <HAL_GPIO_Init+0x2cc>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d101      	bne.n	8002c6c <HAL_GPIO_Init+0x1e0>
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e006      	b.n	8002c7a <HAL_GPIO_Init+0x1ee>
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	e004      	b.n	8002c7a <HAL_GPIO_Init+0x1ee>
 8002c70:	2302      	movs	r3, #2
 8002c72:	e002      	b.n	8002c7a <HAL_GPIO_Init+0x1ee>
 8002c74:	2301      	movs	r3, #1
 8002c76:	e000      	b.n	8002c7a <HAL_GPIO_Init+0x1ee>
 8002c78:	2300      	movs	r3, #0
 8002c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7c:	f002 0203 	and.w	r2, r2, #3
 8002c80:	0092      	lsls	r2, r2, #2
 8002c82:	4093      	lsls	r3, r2
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c8a:	492f      	ldr	r1, [pc, #188]	@ (8002d48 <HAL_GPIO_Init+0x2bc>)
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8e:	089b      	lsrs	r3, r3, #2
 8002c90:	3302      	adds	r3, #2
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d006      	beq.n	8002cb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	492c      	ldr	r1, [pc, #176]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]
 8002cb0:	e006      	b.n	8002cc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cb2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	4928      	ldr	r1, [pc, #160]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d006      	beq.n	8002cda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ccc:	4b23      	ldr	r3, [pc, #140]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4922      	ldr	r1, [pc, #136]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	604b      	str	r3, [r1, #4]
 8002cd8:	e006      	b.n	8002ce8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cda:	4b20      	ldr	r3, [pc, #128]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	491e      	ldr	r1, [pc, #120]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d006      	beq.n	8002d02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cf4:	4b19      	ldr	r3, [pc, #100]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	4918      	ldr	r1, [pc, #96]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	608b      	str	r3, [r1, #8]
 8002d00:	e006      	b.n	8002d10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d02:	4b16      	ldr	r3, [pc, #88]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	4914      	ldr	r1, [pc, #80]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d021      	beq.n	8002d60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	490e      	ldr	r1, [pc, #56]	@ (8002d5c <HAL_GPIO_Init+0x2d0>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60cb      	str	r3, [r1, #12]
 8002d28:	e021      	b.n	8002d6e <HAL_GPIO_Init+0x2e2>
 8002d2a:	bf00      	nop
 8002d2c:	10320000 	.word	0x10320000
 8002d30:	10310000 	.word	0x10310000
 8002d34:	10220000 	.word	0x10220000
 8002d38:	10210000 	.word	0x10210000
 8002d3c:	10120000 	.word	0x10120000
 8002d40:	10110000 	.word	0x10110000
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40010000 	.word	0x40010000
 8002d4c:	40010800 	.word	0x40010800
 8002d50:	40010c00 	.word	0x40010c00
 8002d54:	40011000 	.word	0x40011000
 8002d58:	40011400 	.word	0x40011400
 8002d5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <HAL_GPIO_Init+0x304>)
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	43db      	mvns	r3, r3
 8002d68:	4909      	ldr	r1, [pc, #36]	@ (8002d90 <HAL_GPIO_Init+0x304>)
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d70:	3301      	adds	r3, #1
 8002d72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f47f ae8e 	bne.w	8002aa0 <HAL_GPIO_Init+0x14>
  }
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop
 8002d88:	372c      	adds	r7, #44	@ 0x2c
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr
 8002d90:	40010400 	.word	0x40010400

08002d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	807b      	strh	r3, [r7, #2]
 8002da0:	4613      	mov	r3, r2
 8002da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002da4:	787b      	ldrb	r3, [r7, #1]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002daa:	887a      	ldrh	r2, [r7, #2]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002db0:	e003      	b.n	8002dba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002db2:	887b      	ldrh	r3, [r7, #2]
 8002db4:	041a      	lsls	r2, r3, #16
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	611a      	str	r2, [r3, #16]
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e12b      	b.n	800302e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d106      	bne.n	8002df0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f7ff fa54 	bl	8002298 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2224      	movs	r2, #36	@ 0x24
 8002df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e28:	f001 fba0 	bl	800456c <HAL_RCC_GetPCLK1Freq>
 8002e2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4a81      	ldr	r2, [pc, #516]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d807      	bhi.n	8002e48 <HAL_I2C_Init+0x84>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4a80      	ldr	r2, [pc, #512]	@ (800303c <HAL_I2C_Init+0x278>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	bf94      	ite	ls
 8002e40:	2301      	movls	r3, #1
 8002e42:	2300      	movhi	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	e006      	b.n	8002e56 <HAL_I2C_Init+0x92>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4a7d      	ldr	r2, [pc, #500]	@ (8003040 <HAL_I2C_Init+0x27c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	bf94      	ite	ls
 8002e50:	2301      	movls	r3, #1
 8002e52:	2300      	movhi	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e0e7      	b.n	800302e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4a78      	ldr	r2, [pc, #480]	@ (8003044 <HAL_I2C_Init+0x280>)
 8002e62:	fba2 2303 	umull	r2, r3, r2, r3
 8002e66:	0c9b      	lsrs	r3, r3, #18
 8002e68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d802      	bhi.n	8002e98 <HAL_I2C_Init+0xd4>
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	3301      	adds	r3, #1
 8002e96:	e009      	b.n	8002eac <HAL_I2C_Init+0xe8>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ea2:	4a69      	ldr	r2, [pc, #420]	@ (8003048 <HAL_I2C_Init+0x284>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	099b      	lsrs	r3, r3, #6
 8002eaa:	3301      	adds	r3, #1
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ebe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	495c      	ldr	r1, [pc, #368]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002ec8:	428b      	cmp	r3, r1
 8002eca:	d819      	bhi.n	8002f00 <HAL_I2C_Init+0x13c>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1e59      	subs	r1, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eda:	1c59      	adds	r1, r3, #1
 8002edc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00a      	beq.n	8002efc <HAL_I2C_Init+0x138>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1e59      	subs	r1, r3, #1
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efa:	e051      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002efc:	2304      	movs	r3, #4
 8002efe:	e04f      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d111      	bne.n	8002f2c <HAL_I2C_Init+0x168>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1e58      	subs	r0, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	440b      	add	r3, r1
 8002f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf0c      	ite	eq
 8002f24:	2301      	moveq	r3, #1
 8002f26:	2300      	movne	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e012      	b.n	8002f52 <HAL_I2C_Init+0x18e>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e58      	subs	r0, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	0099      	lsls	r1, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_I2C_Init+0x196>
 8002f56:	2301      	movs	r3, #1
 8002f58:	e022      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10e      	bne.n	8002f80 <HAL_I2C_Init+0x1bc>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	1e58      	subs	r0, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6859      	ldr	r1, [r3, #4]
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	440b      	add	r3, r1
 8002f70:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f74:	3301      	adds	r3, #1
 8002f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f7e:	e00f      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e58      	subs	r0, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	0099      	lsls	r1, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f96:	3301      	adds	r3, #1
 8002f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	6809      	ldr	r1, [r1, #0]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69da      	ldr	r2, [r3, #28]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6911      	ldr	r1, [r2, #16]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68d2      	ldr	r2, [r2, #12]
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6812      	ldr	r2, [r2, #0]
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695a      	ldr	r2, [r3, #20]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2220      	movs	r2, #32
 800301a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	000186a0 	.word	0x000186a0
 800303c:	001e847f 	.word	0x001e847f
 8003040:	003d08ff 	.word	0x003d08ff
 8003044:	431bde83 	.word	0x431bde83
 8003048:	10624dd3 	.word	0x10624dd3

0800304c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af02      	add	r7, sp, #8
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	4608      	mov	r0, r1
 8003056:	4611      	mov	r1, r2
 8003058:	461a      	mov	r2, r3
 800305a:	4603      	mov	r3, r0
 800305c:	817b      	strh	r3, [r7, #10]
 800305e:	460b      	mov	r3, r1
 8003060:	813b      	strh	r3, [r7, #8]
 8003062:	4613      	mov	r3, r2
 8003064:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003066:	f7ff fb25 	bl	80026b4 <HAL_GetTick>
 800306a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b20      	cmp	r3, #32
 8003076:	f040 80d9 	bne.w	800322c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	2319      	movs	r3, #25
 8003080:	2201      	movs	r2, #1
 8003082:	496d      	ldr	r1, [pc, #436]	@ (8003238 <HAL_I2C_Mem_Write+0x1ec>)
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 fcc1 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003090:	2302      	movs	r3, #2
 8003092:	e0cc      	b.n	800322e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_I2C_Mem_Write+0x56>
 800309e:	2302      	movs	r3, #2
 80030a0:	e0c5      	b.n	800322e <HAL_I2C_Mem_Write+0x1e2>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d007      	beq.n	80030c8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0201 	orr.w	r2, r2, #1
 80030c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2221      	movs	r2, #33	@ 0x21
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2240      	movs	r2, #64	@ 0x40
 80030e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6a3a      	ldr	r2, [r7, #32]
 80030f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030fe:	b29a      	uxth	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4a4d      	ldr	r2, [pc, #308]	@ (800323c <HAL_I2C_Mem_Write+0x1f0>)
 8003108:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800310a:	88f8      	ldrh	r0, [r7, #6]
 800310c:	893a      	ldrh	r2, [r7, #8]
 800310e:	8979      	ldrh	r1, [r7, #10]
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	4603      	mov	r3, r0
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 faf8 	bl	8003710 <I2C_RequestMemoryWrite>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d052      	beq.n	80031cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e081      	b.n	800322e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 fd42 	bl	8003bb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00d      	beq.n	8003156 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	2b04      	cmp	r3, #4
 8003140:	d107      	bne.n	8003152 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003150:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e06b      	b.n	800322e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	781a      	ldrb	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003170:	3b01      	subs	r3, #1
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b04      	cmp	r3, #4
 8003192:	d11b      	bne.n	80031cc <HAL_I2C_Mem_Write+0x180>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003198:	2b00      	cmp	r3, #0
 800319a:	d017      	beq.n	80031cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	781a      	ldrb	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ac:	1c5a      	adds	r2, r3, #1
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b6:	3b01      	subs	r3, #1
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1aa      	bne.n	800312a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 fd2e 	bl	8003c3a <I2C_WaitOnBTFFlagUntilTimeout>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00d      	beq.n	8003200 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d107      	bne.n	80031fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e016      	b.n	800322e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	4618      	mov	r0, r3
 8003230:	3718      	adds	r7, #24
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	00100002 	.word	0x00100002
 800323c:	ffff0000 	.word	0xffff0000

08003240 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b08c      	sub	sp, #48	@ 0x30
 8003244:	af02      	add	r7, sp, #8
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	4608      	mov	r0, r1
 800324a:	4611      	mov	r1, r2
 800324c:	461a      	mov	r2, r3
 800324e:	4603      	mov	r3, r0
 8003250:	817b      	strh	r3, [r7, #10]
 8003252:	460b      	mov	r3, r1
 8003254:	813b      	strh	r3, [r7, #8]
 8003256:	4613      	mov	r3, r2
 8003258:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800325a:	2300      	movs	r3, #0
 800325c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800325e:	f7ff fa29 	bl	80026b4 <HAL_GetTick>
 8003262:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b20      	cmp	r3, #32
 800326e:	f040 8244 	bne.w	80036fa <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	2319      	movs	r3, #25
 8003278:	2201      	movs	r2, #1
 800327a:	4982      	ldr	r1, [pc, #520]	@ (8003484 <HAL_I2C_Mem_Read+0x244>)
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	f000 fbc5 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003288:	2302      	movs	r3, #2
 800328a:	e237      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003292:	2b01      	cmp	r3, #1
 8003294:	d101      	bne.n	800329a <HAL_I2C_Mem_Read+0x5a>
 8003296:	2302      	movs	r3, #2
 8003298:	e230      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2201      	movs	r2, #1
 800329e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d007      	beq.n	80032c0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2222      	movs	r2, #34	@ 0x22
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2240      	movs	r2, #64	@ 0x40
 80032dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80032f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4a62      	ldr	r2, [pc, #392]	@ (8003488 <HAL_I2C_Mem_Read+0x248>)
 8003300:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003302:	88f8      	ldrh	r0, [r7, #6]
 8003304:	893a      	ldrh	r2, [r7, #8]
 8003306:	8979      	ldrh	r1, [r7, #10]
 8003308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330a:	9301      	str	r3, [sp, #4]
 800330c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	4603      	mov	r3, r0
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 fa92 	bl	800383c <I2C_RequestMemoryRead>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e1ec      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003326:	2b00      	cmp	r3, #0
 8003328:	d113      	bne.n	8003352 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332a:	2300      	movs	r3, #0
 800332c:	61fb      	str	r3, [r7, #28]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	61fb      	str	r3, [r7, #28]
 800333e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	e1c0      	b.n	80036d4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003356:	2b01      	cmp	r3, #1
 8003358:	d11e      	bne.n	8003398 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003368:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800336a:	b672      	cpsid	i
}
 800336c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	61bb      	str	r3, [r7, #24]
 8003382:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003392:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003394:	b662      	cpsie	i
}
 8003396:	e035      	b.n	8003404 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339c:	2b02      	cmp	r3, #2
 800339e:	d11e      	bne.n	80033de <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80033b0:	b672      	cpsid	i
}
 80033b2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	617b      	str	r3, [r7, #20]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80033da:	b662      	cpsie	i
}
 80033dc:	e012      	b.n	8003404 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033ec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ee:	2300      	movs	r3, #0
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695b      	ldr	r3, [r3, #20]
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003404:	e166      	b.n	80036d4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800340a:	2b03      	cmp	r3, #3
 800340c:	f200 811f 	bhi.w	800364e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003414:	2b01      	cmp	r3, #1
 8003416:	d123      	bne.n	8003460 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800341a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 fc4d 	bl	8003cbc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e167      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003454:	b29b      	uxth	r3, r3
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800345e:	e139      	b.n	80036d4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003464:	2b02      	cmp	r3, #2
 8003466:	d152      	bne.n	800350e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800346e:	2200      	movs	r2, #0
 8003470:	4906      	ldr	r1, [pc, #24]	@ (800348c <HAL_I2C_Mem_Read+0x24c>)
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 faca 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d008      	beq.n	8003490 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e13c      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
 8003482:	bf00      	nop
 8003484:	00100002 	.word	0x00100002
 8003488:	ffff0000 	.word	0xffff0000
 800348c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003490:	b672      	cpsid	i
}
 8003492:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	691a      	ldr	r2, [r3, #16]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80034d6:	b662      	cpsie	i
}
 80034d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	b2d2      	uxtb	r2, r2
 80034e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	1c5a      	adds	r2, r3, #1
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003502:	b29b      	uxth	r3, r3
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800350c:	e0e2      	b.n	80036d4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003514:	2200      	movs	r2, #0
 8003516:	497b      	ldr	r1, [pc, #492]	@ (8003704 <HAL_I2C_Mem_Read+0x4c4>)
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 fa77 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0e9      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003536:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003538:	b672      	cpsid	i
}
 800353a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003546:	b2d2      	uxtb	r2, r2
 8003548:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354e:	1c5a      	adds	r2, r3, #1
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003558:	3b01      	subs	r3, #1
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003564:	b29b      	uxth	r3, r3
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800356e:	4b66      	ldr	r3, [pc, #408]	@ (8003708 <HAL_I2C_Mem_Read+0x4c8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	08db      	lsrs	r3, r3, #3
 8003574:	4a65      	ldr	r2, [pc, #404]	@ (800370c <HAL_I2C_Mem_Read+0x4cc>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	0a1a      	lsrs	r2, r3, #8
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	00da      	lsls	r2, r3, #3
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	3b01      	subs	r3, #1
 800358c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d118      	bne.n	80035c6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2220      	movs	r2, #32
 800359e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	f043 0220 	orr.w	r2, r3, #32
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80035b6:	b662      	cpsie	i
}
 80035b8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e09a      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b04      	cmp	r3, #4
 80035d2:	d1d9      	bne.n	8003588 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691a      	ldr	r2, [r3, #16]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003616:	b662      	cpsie	i
}
 8003618:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	691a      	ldr	r2, [r3, #16]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003624:	b2d2      	uxtb	r2, r2
 8003626:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800364c:	e042      	b.n	80036d4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800364e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003650:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 fb32 	bl	8003cbc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e04c      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	b2d2      	uxtb	r2, r2
 800366e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368a:	b29b      	uxth	r3, r3
 800368c:	3b01      	subs	r3, #1
 800368e:	b29a      	uxth	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d118      	bne.n	80036d4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	691a      	ldr	r2, [r3, #16]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	b2d2      	uxtb	r2, r2
 80036ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f47f ae94 	bne.w	8003406 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	e000      	b.n	80036fc <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80036fa:	2302      	movs	r3, #2
  }
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3728      	adds	r7, #40	@ 0x28
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	00010004 	.word	0x00010004
 8003708:	20000000 	.word	0x20000000
 800370c:	14f8b589 	.word	0x14f8b589

08003710 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b088      	sub	sp, #32
 8003714:	af02      	add	r7, sp, #8
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	4608      	mov	r0, r1
 800371a:	4611      	mov	r1, r2
 800371c:	461a      	mov	r2, r3
 800371e:	4603      	mov	r3, r0
 8003720:	817b      	strh	r3, [r7, #10]
 8003722:	460b      	mov	r3, r1
 8003724:	813b      	strh	r3, [r7, #8]
 8003726:	4613      	mov	r3, r2
 8003728:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003738:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800373a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	6a3b      	ldr	r3, [r7, #32]
 8003740:	2200      	movs	r2, #0
 8003742:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f960 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00d      	beq.n	800376e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003760:	d103      	bne.n	800376a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003768:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e05f      	b.n	800382e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800376e:	897b      	ldrh	r3, [r7, #10]
 8003770:	b2db      	uxtb	r3, r3
 8003772:	461a      	mov	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800377c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	6a3a      	ldr	r2, [r7, #32]
 8003782:	492d      	ldr	r1, [pc, #180]	@ (8003838 <I2C_RequestMemoryWrite+0x128>)
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f998 	bl	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e04c      	b.n	800382e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	617b      	str	r3, [r7, #20]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	617b      	str	r3, [r7, #20]
 80037a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ac:	6a39      	ldr	r1, [r7, #32]
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 fa02 	bl	8003bb8 <I2C_WaitOnTXEFlagUntilTimeout>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00d      	beq.n	80037d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d107      	bne.n	80037d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e02b      	b.n	800382e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037d6:	88fb      	ldrh	r3, [r7, #6]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d105      	bne.n	80037e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037dc:	893b      	ldrh	r3, [r7, #8]
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	611a      	str	r2, [r3, #16]
 80037e6:	e021      	b.n	800382c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037e8:	893b      	ldrh	r3, [r7, #8]
 80037ea:	0a1b      	lsrs	r3, r3, #8
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f8:	6a39      	ldr	r1, [r7, #32]
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f9dc 	bl	8003bb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00d      	beq.n	8003822 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	2b04      	cmp	r3, #4
 800380c:	d107      	bne.n	800381e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e005      	b.n	800382e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003822:	893b      	ldrh	r3, [r7, #8]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	00010002 	.word	0x00010002

0800383c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af02      	add	r7, sp, #8
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	4608      	mov	r0, r1
 8003846:	4611      	mov	r1, r2
 8003848:	461a      	mov	r2, r3
 800384a:	4603      	mov	r3, r0
 800384c:	817b      	strh	r3, [r7, #10]
 800384e:	460b      	mov	r3, r1
 8003850:	813b      	strh	r3, [r7, #8]
 8003852:	4613      	mov	r3, r2
 8003854:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003864:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003874:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	2200      	movs	r2, #0
 800387e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 f8c2 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00d      	beq.n	80038aa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800389c:	d103      	bne.n	80038a6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e0aa      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038aa:	897b      	ldrh	r3, [r7, #10]
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	461a      	mov	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	6a3a      	ldr	r2, [r7, #32]
 80038be:	4952      	ldr	r1, [pc, #328]	@ (8003a08 <I2C_RequestMemoryRead+0x1cc>)
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 f8fa 	bl	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e097      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	617b      	str	r3, [r7, #20]
 80038e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038e8:	6a39      	ldr	r1, [r7, #32]
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 f964 	bl	8003bb8 <I2C_WaitOnTXEFlagUntilTimeout>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00d      	beq.n	8003912 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d107      	bne.n	800390e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800390c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e076      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003912:	88fb      	ldrh	r3, [r7, #6]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d105      	bne.n	8003924 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003918:	893b      	ldrh	r3, [r7, #8]
 800391a:	b2da      	uxtb	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	611a      	str	r2, [r3, #16]
 8003922:	e021      	b.n	8003968 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003924:	893b      	ldrh	r3, [r7, #8]
 8003926:	0a1b      	lsrs	r3, r3, #8
 8003928:	b29b      	uxth	r3, r3
 800392a:	b2da      	uxtb	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003934:	6a39      	ldr	r1, [r7, #32]
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 f93e 	bl	8003bb8 <I2C_WaitOnTXEFlagUntilTimeout>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00d      	beq.n	800395e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	2b04      	cmp	r3, #4
 8003948:	d107      	bne.n	800395a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003958:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e050      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800395e:	893b      	ldrh	r3, [r7, #8]
 8003960:	b2da      	uxtb	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396a:	6a39      	ldr	r1, [r7, #32]
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 f923 	bl	8003bb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00d      	beq.n	8003994 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397c:	2b04      	cmp	r3, #4
 800397e:	d107      	bne.n	8003990 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800398e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e035      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039a2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 f82b 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00d      	beq.n	80039d8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ca:	d103      	bne.n	80039d4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e013      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80039d8:	897b      	ldrh	r3, [r7, #10]
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	f043 0301 	orr.w	r3, r3, #1
 80039e0:	b2da      	uxtb	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ea:	6a3a      	ldr	r2, [r7, #32]
 80039ec:	4906      	ldr	r1, [pc, #24]	@ (8003a08 <I2C_RequestMemoryRead+0x1cc>)
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f863 	bl	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	00010002 	.word	0x00010002

08003a0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a1c:	e025      	b.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a24:	d021      	beq.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a26:	f7fe fe45 	bl	80026b4 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d302      	bcc.n	8003a3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d116      	bne.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	f043 0220 	orr.w	r2, r3, #32
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e023      	b.n	8003ab2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	0c1b      	lsrs	r3, r3, #16
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d10d      	bne.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	43da      	mvns	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	bf0c      	ite	eq
 8003a86:	2301      	moveq	r3, #1
 8003a88:	2300      	movne	r3, #0
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	e00c      	b.n	8003aaa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	43da      	mvns	r2, r3
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	bf0c      	ite	eq
 8003aa2:	2301      	moveq	r3, #1
 8003aa4:	2300      	movne	r3, #0
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d0b6      	beq.n	8003a1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b084      	sub	sp, #16
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607a      	str	r2, [r7, #4]
 8003ac6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ac8:	e051      	b.n	8003b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ad4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ad8:	d123      	bne.n	8003b22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003af2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2220      	movs	r2, #32
 8003afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	f043 0204 	orr.w	r2, r3, #4
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e046      	b.n	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d021      	beq.n	8003b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b2a:	f7fe fdc3 	bl	80026b4 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d302      	bcc.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d116      	bne.n	8003b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	f043 0220 	orr.w	r2, r3, #32
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e020      	b.n	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	0c1b      	lsrs	r3, r3, #16
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d10c      	bne.n	8003b92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	43da      	mvns	r2, r3
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	4013      	ands	r3, r2
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	bf14      	ite	ne
 8003b8a:	2301      	movne	r3, #1
 8003b8c:	2300      	moveq	r3, #0
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	e00b      	b.n	8003baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	43da      	mvns	r2, r3
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	bf14      	ite	ne
 8003ba4:	2301      	movne	r3, #1
 8003ba6:	2300      	moveq	r3, #0
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d18d      	bne.n	8003aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3710      	adds	r7, #16
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bc4:	e02d      	b.n	8003c22 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f8ce 	bl	8003d68 <I2C_IsAcknowledgeFailed>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e02d      	b.n	8003c32 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bdc:	d021      	beq.n	8003c22 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bde:	f7fe fd69 	bl	80026b4 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d302      	bcc.n	8003bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d116      	bne.n	8003c22 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0e:	f043 0220 	orr.w	r2, r3, #32
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e007      	b.n	8003c32 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c2c:	2b80      	cmp	r3, #128	@ 0x80
 8003c2e:	d1ca      	bne.n	8003bc6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b084      	sub	sp, #16
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	60f8      	str	r0, [r7, #12]
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c46:	e02d      	b.n	8003ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 f88d 	bl	8003d68 <I2C_IsAcknowledgeFailed>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e02d      	b.n	8003cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5e:	d021      	beq.n	8003ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c60:	f7fe fd28 	bl	80026b4 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d302      	bcc.n	8003c76 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d116      	bne.n	8003ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c90:	f043 0220 	orr.w	r2, r3, #32
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e007      	b.n	8003cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	d1ca      	bne.n	8003c48 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cc8:	e042      	b.n	8003d50 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	2b10      	cmp	r3, #16
 8003cd6:	d119      	bne.n	8003d0c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f06f 0210 	mvn.w	r2, #16
 8003ce0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2220      	movs	r2, #32
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e029      	b.n	8003d60 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d0c:	f7fe fcd2 	bl	80026b4 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d302      	bcc.n	8003d22 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d116      	bne.n	8003d50 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3c:	f043 0220 	orr.w	r2, r3, #32
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e007      	b.n	8003d60 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5a:	2b40      	cmp	r3, #64	@ 0x40
 8003d5c:	d1b5      	bne.n	8003cca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7e:	d11b      	bne.n	8003db8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d88:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	f043 0204 	orr.w	r2, r3, #4
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e272      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 8087 	beq.w	8003ef2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003de4:	4b92      	ldr	r3, [pc, #584]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 030c 	and.w	r3, r3, #12
 8003dec:	2b04      	cmp	r3, #4
 8003dee:	d00c      	beq.n	8003e0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003df0:	4b8f      	ldr	r3, [pc, #572]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 030c 	and.w	r3, r3, #12
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d112      	bne.n	8003e22 <HAL_RCC_OscConfig+0x5e>
 8003dfc:	4b8c      	ldr	r3, [pc, #560]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e08:	d10b      	bne.n	8003e22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e0a:	4b89      	ldr	r3, [pc, #548]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d06c      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x12c>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d168      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e24c      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e2a:	d106      	bne.n	8003e3a <HAL_RCC_OscConfig+0x76>
 8003e2c:	4b80      	ldr	r3, [pc, #512]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a7f      	ldr	r2, [pc, #508]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e36:	6013      	str	r3, [r2, #0]
 8003e38:	e02e      	b.n	8003e98 <HAL_RCC_OscConfig+0xd4>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCC_OscConfig+0x98>
 8003e42:	4b7b      	ldr	r3, [pc, #492]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a7a      	ldr	r2, [pc, #488]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4b78      	ldr	r3, [pc, #480]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a77      	ldr	r2, [pc, #476]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e01d      	b.n	8003e98 <HAL_RCC_OscConfig+0xd4>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e64:	d10c      	bne.n	8003e80 <HAL_RCC_OscConfig+0xbc>
 8003e66:	4b72      	ldr	r3, [pc, #456]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a71      	ldr	r2, [pc, #452]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e70:	6013      	str	r3, [r2, #0]
 8003e72:	4b6f      	ldr	r3, [pc, #444]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a6e      	ldr	r2, [pc, #440]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	e00b      	b.n	8003e98 <HAL_RCC_OscConfig+0xd4>
 8003e80:	4b6b      	ldr	r3, [pc, #428]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a6a      	ldr	r2, [pc, #424]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	4b68      	ldr	r3, [pc, #416]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a67      	ldr	r2, [pc, #412]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003e92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d013      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fc08 	bl	80026b4 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fc04 	bl	80026b4 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	@ 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e200      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eba:	4b5d      	ldr	r3, [pc, #372]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0xe4>
 8003ec6:	e014      	b.n	8003ef2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fbf4 	bl	80026b4 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed0:	f7fe fbf0 	bl	80026b4 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	@ 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e1ec      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee2:	4b53      	ldr	r3, [pc, #332]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x10c>
 8003eee:	e000      	b.n	8003ef2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d063      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003efe:	4b4c      	ldr	r3, [pc, #304]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00b      	beq.n	8003f22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f0a:	4b49      	ldr	r3, [pc, #292]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f003 030c 	and.w	r3, r3, #12
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d11c      	bne.n	8003f50 <HAL_RCC_OscConfig+0x18c>
 8003f16:	4b46      	ldr	r3, [pc, #280]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d116      	bne.n	8003f50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f22:	4b43      	ldr	r3, [pc, #268]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d005      	beq.n	8003f3a <HAL_RCC_OscConfig+0x176>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d001      	beq.n	8003f3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e1c0      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f3a:	4b3d      	ldr	r3, [pc, #244]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	4939      	ldr	r1, [pc, #228]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f4e:	e03a      	b.n	8003fc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d020      	beq.n	8003f9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f58:	4b36      	ldr	r3, [pc, #216]	@ (8004034 <HAL_RCC_OscConfig+0x270>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fe fba9 	bl	80026b4 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f66:	f7fe fba5 	bl	80026b4 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e1a1      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f78:	4b2d      	ldr	r3, [pc, #180]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0f0      	beq.n	8003f66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f84:	4b2a      	ldr	r3, [pc, #168]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	4927      	ldr	r1, [pc, #156]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	600b      	str	r3, [r1, #0]
 8003f98:	e015      	b.n	8003fc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9a:	4b26      	ldr	r3, [pc, #152]	@ (8004034 <HAL_RCC_OscConfig+0x270>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa0:	f7fe fb88 	bl	80026b4 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa8:	f7fe fb84 	bl	80026b4 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e180      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fba:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1f0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d03a      	beq.n	8004048 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d019      	beq.n	800400e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fda:	4b17      	ldr	r3, [pc, #92]	@ (8004038 <HAL_RCC_OscConfig+0x274>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe0:	f7fe fb68 	bl	80026b4 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fe8:	f7fe fb64 	bl	80026b4 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e160      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8004030 <HAL_RCC_OscConfig+0x26c>)
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0f0      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004006:	2001      	movs	r0, #1
 8004008:	f000 fad8 	bl	80045bc <RCC_Delay>
 800400c:	e01c      	b.n	8004048 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800400e:	4b0a      	ldr	r3, [pc, #40]	@ (8004038 <HAL_RCC_OscConfig+0x274>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004014:	f7fe fb4e 	bl	80026b4 <HAL_GetTick>
 8004018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800401a:	e00f      	b.n	800403c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800401c:	f7fe fb4a 	bl	80026b4 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d908      	bls.n	800403c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e146      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
 800402e:	bf00      	nop
 8004030:	40021000 	.word	0x40021000
 8004034:	42420000 	.word	0x42420000
 8004038:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800403c:	4b92      	ldr	r3, [pc, #584]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1e9      	bne.n	800401c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b00      	cmp	r3, #0
 8004052:	f000 80a6 	beq.w	80041a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004056:	2300      	movs	r3, #0
 8004058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405a:	4b8b      	ldr	r3, [pc, #556]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800405c:	69db      	ldr	r3, [r3, #28]
 800405e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10d      	bne.n	8004082 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	4b88      	ldr	r3, [pc, #544]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	4a87      	ldr	r2, [pc, #540]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800406c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004070:	61d3      	str	r3, [r2, #28]
 8004072:	4b85      	ldr	r3, [pc, #532]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407e:	2301      	movs	r3, #1
 8004080:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004082:	4b82      	ldr	r3, [pc, #520]	@ (800428c <HAL_RCC_OscConfig+0x4c8>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408a:	2b00      	cmp	r3, #0
 800408c:	d118      	bne.n	80040c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800408e:	4b7f      	ldr	r3, [pc, #508]	@ (800428c <HAL_RCC_OscConfig+0x4c8>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a7e      	ldr	r2, [pc, #504]	@ (800428c <HAL_RCC_OscConfig+0x4c8>)
 8004094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409a:	f7fe fb0b 	bl	80026b4 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a2:	f7fe fb07 	bl	80026b4 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b64      	cmp	r3, #100	@ 0x64
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e103      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b4:	4b75      	ldr	r3, [pc, #468]	@ (800428c <HAL_RCC_OscConfig+0x4c8>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0f0      	beq.n	80040a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x312>
 80040c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	6213      	str	r3, [r2, #32]
 80040d4:	e02d      	b.n	8004132 <HAL_RCC_OscConfig+0x36e>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x334>
 80040de:	4b6a      	ldr	r3, [pc, #424]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	4a69      	ldr	r2, [pc, #420]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80040e4:	f023 0301 	bic.w	r3, r3, #1
 80040e8:	6213      	str	r3, [r2, #32]
 80040ea:	4b67      	ldr	r3, [pc, #412]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	4a66      	ldr	r2, [pc, #408]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80040f0:	f023 0304 	bic.w	r3, r3, #4
 80040f4:	6213      	str	r3, [r2, #32]
 80040f6:	e01c      	b.n	8004132 <HAL_RCC_OscConfig+0x36e>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	2b05      	cmp	r3, #5
 80040fe:	d10c      	bne.n	800411a <HAL_RCC_OscConfig+0x356>
 8004100:	4b61      	ldr	r3, [pc, #388]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	4a60      	ldr	r2, [pc, #384]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004106:	f043 0304 	orr.w	r3, r3, #4
 800410a:	6213      	str	r3, [r2, #32]
 800410c:	4b5e      	ldr	r3, [pc, #376]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	4a5d      	ldr	r2, [pc, #372]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	6213      	str	r3, [r2, #32]
 8004118:	e00b      	b.n	8004132 <HAL_RCC_OscConfig+0x36e>
 800411a:	4b5b      	ldr	r3, [pc, #364]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	4a5a      	ldr	r2, [pc, #360]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	6213      	str	r3, [r2, #32]
 8004126:	4b58      	ldr	r3, [pc, #352]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	4a57      	ldr	r2, [pc, #348]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800412c:	f023 0304 	bic.w	r3, r3, #4
 8004130:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d015      	beq.n	8004166 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800413a:	f7fe fabb 	bl	80026b4 <HAL_GetTick>
 800413e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004140:	e00a      	b.n	8004158 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004142:	f7fe fab7 	bl	80026b4 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004150:	4293      	cmp	r3, r2
 8004152:	d901      	bls.n	8004158 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e0b1      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004158:	4b4b      	ldr	r3, [pc, #300]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d0ee      	beq.n	8004142 <HAL_RCC_OscConfig+0x37e>
 8004164:	e014      	b.n	8004190 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004166:	f7fe faa5 	bl	80026b4 <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800416c:	e00a      	b.n	8004184 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416e:	f7fe faa1 	bl	80026b4 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417c:	4293      	cmp	r3, r2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e09b      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004184:	4b40      	ldr	r3, [pc, #256]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1ee      	bne.n	800416e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004190:	7dfb      	ldrb	r3, [r7, #23]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d105      	bne.n	80041a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004196:	4b3c      	ldr	r3, [pc, #240]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	4a3b      	ldr	r2, [pc, #236]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800419c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 8087 	beq.w	80042ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041ac:	4b36      	ldr	r3, [pc, #216]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 030c 	and.w	r3, r3, #12
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d061      	beq.n	800427c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d146      	bne.n	800424e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c0:	4b33      	ldr	r3, [pc, #204]	@ (8004290 <HAL_RCC_OscConfig+0x4cc>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c6:	f7fe fa75 	bl	80026b4 <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ce:	f7fe fa71 	bl	80026b4 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e06d      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e0:	4b29      	ldr	r3, [pc, #164]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f0      	bne.n	80041ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041f4:	d108      	bne.n	8004208 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041f6:	4b24      	ldr	r3, [pc, #144]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	4921      	ldr	r1, [pc, #132]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004204:	4313      	orrs	r3, r2
 8004206:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004208:	4b1f      	ldr	r3, [pc, #124]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a19      	ldr	r1, [r3, #32]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004218:	430b      	orrs	r3, r1
 800421a:	491b      	ldr	r1, [pc, #108]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 800421c:	4313      	orrs	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004220:	4b1b      	ldr	r3, [pc, #108]	@ (8004290 <HAL_RCC_OscConfig+0x4cc>)
 8004222:	2201      	movs	r2, #1
 8004224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004226:	f7fe fa45 	bl	80026b4 <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800422e:	f7fe fa41 	bl	80026b4 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e03d      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004240:	4b11      	ldr	r3, [pc, #68]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0f0      	beq.n	800422e <HAL_RCC_OscConfig+0x46a>
 800424c:	e035      	b.n	80042ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800424e:	4b10      	ldr	r3, [pc, #64]	@ (8004290 <HAL_RCC_OscConfig+0x4cc>)
 8004250:	2200      	movs	r2, #0
 8004252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004254:	f7fe fa2e 	bl	80026b4 <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800425c:	f7fe fa2a 	bl	80026b4 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e026      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800426e:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <HAL_RCC_OscConfig+0x4c4>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f0      	bne.n	800425c <HAL_RCC_OscConfig+0x498>
 800427a:	e01e      	b.n	80042ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	69db      	ldr	r3, [r3, #28]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d107      	bne.n	8004294 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e019      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
 8004288:	40021000 	.word	0x40021000
 800428c:	40007000 	.word	0x40007000
 8004290:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004294:	4b0b      	ldr	r3, [pc, #44]	@ (80042c4 <HAL_RCC_OscConfig+0x500>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d106      	bne.n	80042b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d001      	beq.n	80042ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000

080042c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0d0      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d910      	bls.n	800430c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ea:	4b67      	ldr	r3, [pc, #412]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	4965      	ldr	r1, [pc, #404]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fa:	4b63      	ldr	r3, [pc, #396]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d001      	beq.n	800430c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0b8      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d020      	beq.n	800435a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004324:	4b59      	ldr	r3, [pc, #356]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	4a58      	ldr	r2, [pc, #352]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800432a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800432e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0308 	and.w	r3, r3, #8
 8004338:	2b00      	cmp	r3, #0
 800433a:	d005      	beq.n	8004348 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800433c:	4b53      	ldr	r3, [pc, #332]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	4a52      	ldr	r2, [pc, #328]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004342:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004346:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004348:	4b50      	ldr	r3, [pc, #320]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	494d      	ldr	r1, [pc, #308]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004356:	4313      	orrs	r3, r2
 8004358:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d040      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d107      	bne.n	800437e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436e:	4b47      	ldr	r3, [pc, #284]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d115      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e07f      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d107      	bne.n	8004396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004386:	4b41      	ldr	r3, [pc, #260]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d109      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e073      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004396:	4b3d      	ldr	r3, [pc, #244]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e06b      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043a6:	4b39      	ldr	r3, [pc, #228]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f023 0203 	bic.w	r2, r3, #3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4936      	ldr	r1, [pc, #216]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043b8:	f7fe f97c 	bl	80026b4 <HAL_GetTick>
 80043bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043be:	e00a      	b.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043c0:	f7fe f978 	bl	80026b4 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e053      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d6:	4b2d      	ldr	r3, [pc, #180]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f003 020c 	and.w	r2, r3, #12
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d1eb      	bne.n	80043c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043e8:	4b27      	ldr	r3, [pc, #156]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d210      	bcs.n	8004418 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f6:	4b24      	ldr	r3, [pc, #144]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 0207 	bic.w	r2, r3, #7
 80043fe:	4922      	ldr	r1, [pc, #136]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004406:	4b20      	ldr	r3, [pc, #128]	@ (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d001      	beq.n	8004418 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e032      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004424:	4b19      	ldr	r3, [pc, #100]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4916      	ldr	r1, [pc, #88]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004432:	4313      	orrs	r3, r2
 8004434:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d009      	beq.n	8004456 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004442:	4b12      	ldr	r3, [pc, #72]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	490e      	ldr	r1, [pc, #56]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004452:	4313      	orrs	r3, r2
 8004454:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004456:	f000 f821 	bl	800449c <HAL_RCC_GetSysClockFreq>
 800445a:	4602      	mov	r2, r0
 800445c:	4b0b      	ldr	r3, [pc, #44]	@ (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	091b      	lsrs	r3, r3, #4
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	490a      	ldr	r1, [pc, #40]	@ (8004490 <HAL_RCC_ClockConfig+0x1c8>)
 8004468:	5ccb      	ldrb	r3, [r1, r3]
 800446a:	fa22 f303 	lsr.w	r3, r2, r3
 800446e:	4a09      	ldr	r2, [pc, #36]	@ (8004494 <HAL_RCC_ClockConfig+0x1cc>)
 8004470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004472:	4b09      	ldr	r3, [pc, #36]	@ (8004498 <HAL_RCC_ClockConfig+0x1d0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f7fe f8da 	bl	8002630 <HAL_InitTick>

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40022000 	.word	0x40022000
 800448c:	40021000 	.word	0x40021000
 8004490:	08008af8 	.word	0x08008af8
 8004494:	20000000 	.word	0x20000000
 8004498:	20000004 	.word	0x20000004

0800449c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800449c:	b490      	push	{r4, r7}
 800449e:	b08a      	sub	sp, #40	@ 0x28
 80044a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80044a2:	4b29      	ldr	r3, [pc, #164]	@ (8004548 <HAL_RCC_GetSysClockFreq+0xac>)
 80044a4:	1d3c      	adds	r4, r7, #4
 80044a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80044ac:	f240 2301 	movw	r3, #513	@ 0x201
 80044b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61fb      	str	r3, [r7, #28]
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
 80044ba:	2300      	movs	r3, #0
 80044bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80044be:	2300      	movs	r3, #0
 80044c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80044c6:	4b21      	ldr	r3, [pc, #132]	@ (800454c <HAL_RCC_GetSysClockFreq+0xb0>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d002      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0x40>
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d003      	beq.n	80044e2 <HAL_RCC_GetSysClockFreq+0x46>
 80044da:	e02b      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 80044de:	623b      	str	r3, [r7, #32]
      break;
 80044e0:	e02b      	b.n	800453a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	0c9b      	lsrs	r3, r3, #18
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	3328      	adds	r3, #40	@ 0x28
 80044ec:	443b      	add	r3, r7
 80044ee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80044f2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d012      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80044fe:	4b13      	ldr	r3, [pc, #76]	@ (800454c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	0c5b      	lsrs	r3, r3, #17
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	3328      	adds	r3, #40	@ 0x28
 800450a:	443b      	add	r3, r7
 800450c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004510:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	4a0e      	ldr	r2, [pc, #56]	@ (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004516:	fb03 f202 	mul.w	r2, r3, r2
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
 8004522:	e004      	b.n	800452e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	4a0b      	ldr	r2, [pc, #44]	@ (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004528:	fb02 f303 	mul.w	r3, r2, r3
 800452c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	623b      	str	r3, [r7, #32]
      break;
 8004532:	e002      	b.n	800453a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004534:	4b06      	ldr	r3, [pc, #24]	@ (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004536:	623b      	str	r3, [r7, #32]
      break;
 8004538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800453a:	6a3b      	ldr	r3, [r7, #32]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3728      	adds	r7, #40	@ 0x28
 8004540:	46bd      	mov	sp, r7
 8004542:	bc90      	pop	{r4, r7}
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	08008ae8 	.word	0x08008ae8
 800454c:	40021000 	.word	0x40021000
 8004550:	007a1200 	.word	0x007a1200
 8004554:	003d0900 	.word	0x003d0900

08004558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800455c:	4b02      	ldr	r3, [pc, #8]	@ (8004568 <HAL_RCC_GetHCLKFreq+0x10>)
 800455e:	681b      	ldr	r3, [r3, #0]
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr
 8004568:	20000000 	.word	0x20000000

0800456c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004570:	f7ff fff2 	bl	8004558 <HAL_RCC_GetHCLKFreq>
 8004574:	4602      	mov	r2, r0
 8004576:	4b05      	ldr	r3, [pc, #20]	@ (800458c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	0a1b      	lsrs	r3, r3, #8
 800457c:	f003 0307 	and.w	r3, r3, #7
 8004580:	4903      	ldr	r1, [pc, #12]	@ (8004590 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004582:	5ccb      	ldrb	r3, [r1, r3]
 8004584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004588:	4618      	mov	r0, r3
 800458a:	bd80      	pop	{r7, pc}
 800458c:	40021000 	.word	0x40021000
 8004590:	08008b08 	.word	0x08008b08

08004594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004598:	f7ff ffde 	bl	8004558 <HAL_RCC_GetHCLKFreq>
 800459c:	4602      	mov	r2, r0
 800459e:	4b05      	ldr	r3, [pc, #20]	@ (80045b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	0adb      	lsrs	r3, r3, #11
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	4903      	ldr	r1, [pc, #12]	@ (80045b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045aa:	5ccb      	ldrb	r3, [r1, r3]
 80045ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40021000 	.word	0x40021000
 80045b8:	08008b08 	.word	0x08008b08

080045bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80045c4:	4b0a      	ldr	r3, [pc, #40]	@ (80045f0 <RCC_Delay+0x34>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a0a      	ldr	r2, [pc, #40]	@ (80045f4 <RCC_Delay+0x38>)
 80045ca:	fba2 2303 	umull	r2, r3, r2, r3
 80045ce:	0a5b      	lsrs	r3, r3, #9
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	fb02 f303 	mul.w	r3, r2, r3
 80045d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80045d8:	bf00      	nop
  }
  while (Delay --);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	1e5a      	subs	r2, r3, #1
 80045de:	60fa      	str	r2, [r7, #12]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1f9      	bne.n	80045d8 <RCC_Delay+0x1c>
}
 80045e4:	bf00      	nop
 80045e6:	bf00      	nop
 80045e8:	3714      	adds	r7, #20
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr
 80045f0:	20000000 	.word	0x20000000
 80045f4:	10624dd3 	.word	0x10624dd3

080045f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e03f      	b.n	800468a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fd fe78 	bl	8002314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2224      	movs	r2, #36	@ 0x24
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800463a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 fc25 	bl	8004e8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004650:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695a      	ldr	r2, [r3, #20]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004660:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004670:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2220      	movs	r2, #32
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b08a      	sub	sp, #40	@ 0x28
 8004696:	af02      	add	r7, sp, #8
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	603b      	str	r3, [r7, #0]
 800469e:	4613      	mov	r3, r2
 80046a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b20      	cmp	r3, #32
 80046b0:	d17c      	bne.n	80047ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d002      	beq.n	80046be <HAL_UART_Transmit+0x2c>
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e075      	b.n	80047ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d101      	bne.n	80046d0 <HAL_UART_Transmit+0x3e>
 80046cc:	2302      	movs	r3, #2
 80046ce:	e06e      	b.n	80047ae <HAL_UART_Transmit+0x11c>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2221      	movs	r2, #33	@ 0x21
 80046e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046e6:	f7fd ffe5 	bl	80026b4 <HAL_GetTick>
 80046ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	88fa      	ldrh	r2, [r7, #6]
 80046f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	88fa      	ldrh	r2, [r7, #6]
 80046f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004700:	d108      	bne.n	8004714 <HAL_UART_Transmit+0x82>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d104      	bne.n	8004714 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800470a:	2300      	movs	r3, #0
 800470c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	61bb      	str	r3, [r7, #24]
 8004712:	e003      	b.n	800471c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004718:	2300      	movs	r3, #0
 800471a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8004724:	e02a      	b.n	800477c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	9300      	str	r3, [sp, #0]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2200      	movs	r2, #0
 800472e:	2180      	movs	r1, #128	@ 0x80
 8004730:	68f8      	ldr	r0, [r7, #12]
 8004732:	f000 fa11 	bl	8004b58 <UART_WaitOnFlagUntilTimeout>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e036      	b.n	80047ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d10b      	bne.n	800475e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004754:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	3302      	adds	r3, #2
 800475a:	61bb      	str	r3, [r7, #24]
 800475c:	e007      	b.n	800476e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	781a      	ldrb	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	3301      	adds	r3, #1
 800476c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004772:	b29b      	uxth	r3, r3
 8004774:	3b01      	subs	r3, #1
 8004776:	b29a      	uxth	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1cf      	bne.n	8004726 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2200      	movs	r2, #0
 800478e:	2140      	movs	r1, #64	@ 0x40
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 f9e1 	bl	8004b58 <UART_WaitOnFlagUntilTimeout>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e006      	b.n	80047ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2220      	movs	r2, #32
 80047a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	e000      	b.n	80047ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80047ac:	2302      	movs	r3, #2
  }
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3720      	adds	r7, #32
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b08a      	sub	sp, #40	@ 0x28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80047d8:	2300      	movs	r3, #0
 80047da:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80047dc:	2300      	movs	r3, #0
 80047de:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e2:	f003 030f 	and.w	r3, r3, #15
 80047e6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10d      	bne.n	800480a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	f003 0320 	and.w	r3, r3, #32
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d008      	beq.n	800480a <HAL_UART_IRQHandler+0x52>
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	f003 0320 	and.w	r3, r3, #32
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 fa99 	bl	8004d3a <UART_Receive_IT>
      return;
 8004808:	e17b      	b.n	8004b02 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 80b1 	beq.w	8004974 <HAL_UART_IRQHandler+0x1bc>
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b00      	cmp	r3, #0
 800481a:	d105      	bne.n	8004828 <HAL_UART_IRQHandler+0x70>
 800481c:	6a3b      	ldr	r3, [r7, #32]
 800481e:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 80a6 	beq.w	8004974 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <HAL_UART_IRQHandler+0x90>
 8004832:	6a3b      	ldr	r3, [r7, #32]
 8004834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004838:	2b00      	cmp	r3, #0
 800483a:	d005      	beq.n	8004848 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004840:	f043 0201 	orr.w	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00a      	beq.n	8004868 <HAL_UART_IRQHandler+0xb0>
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d005      	beq.n	8004868 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004860:	f043 0202 	orr.w	r2, r3, #2
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00a      	beq.n	8004888 <HAL_UART_IRQHandler+0xd0>
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004880:	f043 0204 	orr.w	r2, r3, #4
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00f      	beq.n	80048b2 <HAL_UART_IRQHandler+0xfa>
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	f003 0320 	and.w	r3, r3, #32
 8004898:	2b00      	cmp	r3, #0
 800489a:	d104      	bne.n	80048a6 <HAL_UART_IRQHandler+0xee>
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	f043 0208 	orr.w	r2, r3, #8
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f000 811e 	beq.w	8004af8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d007      	beq.n	80048d6 <HAL_UART_IRQHandler+0x11e>
 80048c6:	6a3b      	ldr	r3, [r7, #32]
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fa32 	bl	8004d3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	bf14      	ite	ne
 80048e4:	2301      	movne	r3, #1
 80048e6:	2300      	moveq	r3, #0
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	f003 0308 	and.w	r3, r3, #8
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d102      	bne.n	80048fe <HAL_UART_IRQHandler+0x146>
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d031      	beq.n	8004962 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f974 	bl	8004bec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800490e:	2b00      	cmp	r3, #0
 8004910:	d023      	beq.n	800495a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	695a      	ldr	r2, [r3, #20]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004920:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004926:	2b00      	cmp	r3, #0
 8004928:	d013      	beq.n	8004952 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	4a76      	ldr	r2, [pc, #472]	@ (8004b08 <HAL_UART_IRQHandler+0x350>)
 8004930:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004936:	4618      	mov	r0, r3
 8004938:	f7fe f832 	bl	80029a0 <HAL_DMA_Abort_IT>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d016      	beq.n	8004970 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800494c:	4610      	mov	r0, r2
 800494e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004950:	e00e      	b.n	8004970 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f8ec 	bl	8004b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004958:	e00a      	b.n	8004970 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f8e8 	bl	8004b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004960:	e006      	b.n	8004970 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 f8e4 	bl	8004b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800496e:	e0c3      	b.n	8004af8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004970:	bf00      	nop
    return;
 8004972:	e0c1      	b.n	8004af8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004978:	2b01      	cmp	r3, #1
 800497a:	f040 80a1 	bne.w	8004ac0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800497e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004980:	f003 0310 	and.w	r3, r3, #16
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 809b 	beq.w	8004ac0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800498a:	6a3b      	ldr	r3, [r7, #32]
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 8095 	beq.w	8004ac0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	60fb      	str	r3, [r7, #12]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	60fb      	str	r3, [r7, #12]
 80049aa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d04e      	beq.n	8004a58 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80049c4:	8a3b      	ldrh	r3, [r7, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 8098 	beq.w	8004afc <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049d0:	8a3a      	ldrh	r2, [r7, #16]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	f080 8092 	bcs.w	8004afc <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	8a3a      	ldrh	r2, [r7, #16]
 80049dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	2b20      	cmp	r3, #32
 80049e6:	d02b      	beq.n	8004a40 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68da      	ldr	r2, [r3, #12]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049f6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	695a      	ldr	r2, [r3, #20]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 0201 	bic.w	r2, r2, #1
 8004a06:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695a      	ldr	r2, [r3, #20]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a16:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0210 	bic.w	r2, r2, #16
 8004a34:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fd ff75 	bl	800292a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	4619      	mov	r1, r3
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 f876 	bl	8004b42 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004a56:	e051      	b.n	8004afc <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d047      	beq.n	8004b00 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004a70:	8a7b      	ldrh	r3, [r7, #18]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d044      	beq.n	8004b00 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68da      	ldr	r2, [r3, #12]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8004a84:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695a      	ldr	r2, [r3, #20]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0201 	bic.w	r2, r2, #1
 8004a94:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	@ 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0210 	bic.w	r2, r2, #16
 8004ab2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ab4:	8a7b      	ldrh	r3, [r7, #18]
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f842 	bl	8004b42 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004abe:	e01f      	b.n	8004b00 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d008      	beq.n	8004adc <HAL_UART_IRQHandler+0x324>
 8004aca:	6a3b      	ldr	r3, [r7, #32]
 8004acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f8c9 	bl	8004c6c <UART_Transmit_IT>
    return;
 8004ada:	e012      	b.n	8004b02 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00d      	beq.n	8004b02 <HAL_UART_IRQHandler+0x34a>
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d008      	beq.n	8004b02 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f90a 	bl	8004d0a <UART_EndTransmit_IT>
    return;
 8004af6:	e004      	b.n	8004b02 <HAL_UART_IRQHandler+0x34a>
    return;
 8004af8:	bf00      	nop
 8004afa:	e002      	b.n	8004b02 <HAL_UART_IRQHandler+0x34a>
      return;
 8004afc:	bf00      	nop
 8004afe:	e000      	b.n	8004b02 <HAL_UART_IRQHandler+0x34a>
      return;
 8004b00:	bf00      	nop
  }
}
 8004b02:	3728      	adds	r7, #40	@ 0x28
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	08004c45 	.word	0x08004c45

08004b0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr

08004b1e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr

08004b30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bc80      	pop	{r7}
 8004b40:	4770      	bx	lr

08004b42 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	603b      	str	r3, [r7, #0]
 8004b64:	4613      	mov	r3, r2
 8004b66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b68:	e02c      	b.n	8004bc4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b70:	d028      	beq.n	8004bc4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d007      	beq.n	8004b88 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b78:	f7fd fd9c 	bl	80026b4 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d21d      	bcs.n	8004bc4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68da      	ldr	r2, [r3, #12]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8004b96:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 0201 	bic.w	r2, r2, #1
 8004ba6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e00f      	b.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	bf0c      	ite	eq
 8004bd4:	2301      	moveq	r3, #1
 8004bd6:	2300      	movne	r3, #0
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	461a      	mov	r2, r3
 8004bdc:	79fb      	ldrb	r3, [r7, #7]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d0c3      	beq.n	8004b6a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8004c02:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695a      	ldr	r2, [r3, #20]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0201 	bic.w	r2, r2, #1
 8004c12:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d107      	bne.n	8004c2c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68da      	ldr	r2, [r3, #12]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0210 	bic.w	r2, r2, #16
 8004c2a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bc80      	pop	{r7}
 8004c42:	4770      	bx	lr

08004c44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f7ff ff66 	bl	8004b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c64:	bf00      	nop
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b21      	cmp	r3, #33	@ 0x21
 8004c7e:	d13e      	bne.n	8004cfe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c88:	d114      	bne.n	8004cb4 <UART_Transmit_IT+0x48>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d110      	bne.n	8004cb4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	881b      	ldrh	r3, [r3, #0]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ca6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	1c9a      	adds	r2, r3, #2
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	621a      	str	r2, [r3, #32]
 8004cb2:	e008      	b.n	8004cc6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	1c59      	adds	r1, r3, #1
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6211      	str	r1, [r2, #32]
 8004cbe:	781a      	ldrb	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10f      	bne.n	8004cfa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68da      	ldr	r2, [r3, #12]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ce8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68da      	ldr	r2, [r3, #12]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cf8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e000      	b.n	8004d00 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004cfe:	2302      	movs	r3, #2
  }
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bc80      	pop	{r7}
 8004d08:	4770      	bx	lr

08004d0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b082      	sub	sp, #8
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68da      	ldr	r2, [r3, #12]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2220      	movs	r2, #32
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7ff feee 	bl	8004b0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b086      	sub	sp, #24
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b22      	cmp	r3, #34	@ 0x22
 8004d4c:	f040 8099 	bne.w	8004e82 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d58:	d117      	bne.n	8004d8a <UART_Receive_IT+0x50>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d113      	bne.n	8004d8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004d62:	2300      	movs	r3, #0
 8004d64:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d6a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d82:	1c9a      	adds	r2, r3, #2
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d88:	e026      	b.n	8004dd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d8e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004d90:	2300      	movs	r3, #0
 8004d92:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d9c:	d007      	beq.n	8004dae <UART_Receive_IT+0x74>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <UART_Receive_IT+0x82>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d106      	bne.n	8004dbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	701a      	strb	r2, [r3, #0]
 8004dba:	e008      	b.n	8004dce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dc8:	b2da      	uxtb	r2, r3
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	3b01      	subs	r3, #1
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	4619      	mov	r1, r3
 8004de6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d148      	bne.n	8004e7e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68da      	ldr	r2, [r3, #12]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0220 	bic.w	r2, r2, #32
 8004dfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695a      	ldr	r2, [r3, #20]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0201 	bic.w	r2, r2, #1
 8004e1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d123      	bne.n	8004e74 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68da      	ldr	r2, [r3, #12]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0210 	bic.w	r2, r2, #16
 8004e40:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0310 	and.w	r3, r3, #16
 8004e4c:	2b10      	cmp	r3, #16
 8004e4e:	d10a      	bne.n	8004e66 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e50:	2300      	movs	r3, #0
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60fb      	str	r3, [r7, #12]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7ff fe68 	bl	8004b42 <HAL_UARTEx_RxEventCallback>
 8004e72:	e002      	b.n	8004e7a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7ff fe52 	bl	8004b1e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	e002      	b.n	8004e84 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	e000      	b.n	8004e84 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004e82:	2302      	movs	r3, #2
  }
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689a      	ldr	r2, [r3, #8]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004ec6:	f023 030c 	bic.w	r3, r3, #12
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6812      	ldr	r2, [r2, #0]
 8004ece:	68b9      	ldr	r1, [r7, #8]
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699a      	ldr	r2, [r3, #24]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a2c      	ldr	r2, [pc, #176]	@ (8004fa0 <UART_SetConfig+0x114>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d103      	bne.n	8004efc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ef4:	f7ff fb4e 	bl	8004594 <HAL_RCC_GetPCLK2Freq>
 8004ef8:	60f8      	str	r0, [r7, #12]
 8004efa:	e002      	b.n	8004f02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004efc:	f7ff fb36 	bl	800456c <HAL_RCC_GetPCLK1Freq>
 8004f00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	4613      	mov	r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	4413      	add	r3, r2
 8004f0a:	009a      	lsls	r2, r3, #2
 8004f0c:	441a      	add	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f18:	4a22      	ldr	r2, [pc, #136]	@ (8004fa4 <UART_SetConfig+0x118>)
 8004f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1e:	095b      	lsrs	r3, r3, #5
 8004f20:	0119      	lsls	r1, r3, #4
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	009a      	lsls	r2, r3, #2
 8004f2c:	441a      	add	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f38:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa4 <UART_SetConfig+0x118>)
 8004f3a:	fba3 0302 	umull	r0, r3, r3, r2
 8004f3e:	095b      	lsrs	r3, r3, #5
 8004f40:	2064      	movs	r0, #100	@ 0x64
 8004f42:	fb00 f303 	mul.w	r3, r0, r3
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	3332      	adds	r3, #50	@ 0x32
 8004f4c:	4a15      	ldr	r2, [pc, #84]	@ (8004fa4 <UART_SetConfig+0x118>)
 8004f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f52:	095b      	lsrs	r3, r3, #5
 8004f54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f58:	4419      	add	r1, r3
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	009a      	lsls	r2, r3, #2
 8004f64:	441a      	add	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f70:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <UART_SetConfig+0x118>)
 8004f72:	fba3 0302 	umull	r0, r3, r3, r2
 8004f76:	095b      	lsrs	r3, r3, #5
 8004f78:	2064      	movs	r0, #100	@ 0x64
 8004f7a:	fb00 f303 	mul.w	r3, r0, r3
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	011b      	lsls	r3, r3, #4
 8004f82:	3332      	adds	r3, #50	@ 0x32
 8004f84:	4a07      	ldr	r2, [pc, #28]	@ (8004fa4 <UART_SetConfig+0x118>)
 8004f86:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8a:	095b      	lsrs	r3, r3, #5
 8004f8c:	f003 020f 	and.w	r2, r3, #15
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	440a      	add	r2, r1
 8004f96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004f98:	bf00      	nop
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	40013800 	.word	0x40013800
 8004fa4:	51eb851f 	.word	0x51eb851f

08004fa8 <__cvt>:
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fae:	461d      	mov	r5, r3
 8004fb0:	bfbb      	ittet	lt
 8004fb2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004fb6:	461d      	movlt	r5, r3
 8004fb8:	2300      	movge	r3, #0
 8004fba:	232d      	movlt	r3, #45	@ 0x2d
 8004fbc:	b088      	sub	sp, #32
 8004fbe:	4614      	mov	r4, r2
 8004fc0:	bfb8      	it	lt
 8004fc2:	4614      	movlt	r4, r2
 8004fc4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004fc6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004fc8:	7013      	strb	r3, [r2, #0]
 8004fca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fcc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004fd0:	f023 0820 	bic.w	r8, r3, #32
 8004fd4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004fd8:	d005      	beq.n	8004fe6 <__cvt+0x3e>
 8004fda:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004fde:	d100      	bne.n	8004fe2 <__cvt+0x3a>
 8004fe0:	3601      	adds	r6, #1
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e000      	b.n	8004fe8 <__cvt+0x40>
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	aa07      	add	r2, sp, #28
 8004fea:	9204      	str	r2, [sp, #16]
 8004fec:	aa06      	add	r2, sp, #24
 8004fee:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004ff2:	e9cd 3600 	strd	r3, r6, [sp]
 8004ff6:	4622      	mov	r2, r4
 8004ff8:	462b      	mov	r3, r5
 8004ffa:	f000 fe81 	bl	8005d00 <_dtoa_r>
 8004ffe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005002:	4607      	mov	r7, r0
 8005004:	d119      	bne.n	800503a <__cvt+0x92>
 8005006:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005008:	07db      	lsls	r3, r3, #31
 800500a:	d50e      	bpl.n	800502a <__cvt+0x82>
 800500c:	eb00 0906 	add.w	r9, r0, r6
 8005010:	2200      	movs	r2, #0
 8005012:	2300      	movs	r3, #0
 8005014:	4620      	mov	r0, r4
 8005016:	4629      	mov	r1, r5
 8005018:	f7fb fcc6 	bl	80009a8 <__aeabi_dcmpeq>
 800501c:	b108      	cbz	r0, 8005022 <__cvt+0x7a>
 800501e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005022:	2230      	movs	r2, #48	@ 0x30
 8005024:	9b07      	ldr	r3, [sp, #28]
 8005026:	454b      	cmp	r3, r9
 8005028:	d31e      	bcc.n	8005068 <__cvt+0xc0>
 800502a:	4638      	mov	r0, r7
 800502c:	9b07      	ldr	r3, [sp, #28]
 800502e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005030:	1bdb      	subs	r3, r3, r7
 8005032:	6013      	str	r3, [r2, #0]
 8005034:	b008      	add	sp, #32
 8005036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800503a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800503e:	eb00 0906 	add.w	r9, r0, r6
 8005042:	d1e5      	bne.n	8005010 <__cvt+0x68>
 8005044:	7803      	ldrb	r3, [r0, #0]
 8005046:	2b30      	cmp	r3, #48	@ 0x30
 8005048:	d10a      	bne.n	8005060 <__cvt+0xb8>
 800504a:	2200      	movs	r2, #0
 800504c:	2300      	movs	r3, #0
 800504e:	4620      	mov	r0, r4
 8005050:	4629      	mov	r1, r5
 8005052:	f7fb fca9 	bl	80009a8 <__aeabi_dcmpeq>
 8005056:	b918      	cbnz	r0, 8005060 <__cvt+0xb8>
 8005058:	f1c6 0601 	rsb	r6, r6, #1
 800505c:	f8ca 6000 	str.w	r6, [sl]
 8005060:	f8da 3000 	ldr.w	r3, [sl]
 8005064:	4499      	add	r9, r3
 8005066:	e7d3      	b.n	8005010 <__cvt+0x68>
 8005068:	1c59      	adds	r1, r3, #1
 800506a:	9107      	str	r1, [sp, #28]
 800506c:	701a      	strb	r2, [r3, #0]
 800506e:	e7d9      	b.n	8005024 <__cvt+0x7c>

08005070 <__exponent>:
 8005070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005072:	2900      	cmp	r1, #0
 8005074:	bfb6      	itet	lt
 8005076:	232d      	movlt	r3, #45	@ 0x2d
 8005078:	232b      	movge	r3, #43	@ 0x2b
 800507a:	4249      	neglt	r1, r1
 800507c:	2909      	cmp	r1, #9
 800507e:	7002      	strb	r2, [r0, #0]
 8005080:	7043      	strb	r3, [r0, #1]
 8005082:	dd29      	ble.n	80050d8 <__exponent+0x68>
 8005084:	f10d 0307 	add.w	r3, sp, #7
 8005088:	461d      	mov	r5, r3
 800508a:	270a      	movs	r7, #10
 800508c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005090:	461a      	mov	r2, r3
 8005092:	fb07 1416 	mls	r4, r7, r6, r1
 8005096:	3430      	adds	r4, #48	@ 0x30
 8005098:	f802 4c01 	strb.w	r4, [r2, #-1]
 800509c:	460c      	mov	r4, r1
 800509e:	2c63      	cmp	r4, #99	@ 0x63
 80050a0:	4631      	mov	r1, r6
 80050a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80050a6:	dcf1      	bgt.n	800508c <__exponent+0x1c>
 80050a8:	3130      	adds	r1, #48	@ 0x30
 80050aa:	1e94      	subs	r4, r2, #2
 80050ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80050b0:	4623      	mov	r3, r4
 80050b2:	1c41      	adds	r1, r0, #1
 80050b4:	42ab      	cmp	r3, r5
 80050b6:	d30a      	bcc.n	80050ce <__exponent+0x5e>
 80050b8:	f10d 0309 	add.w	r3, sp, #9
 80050bc:	1a9b      	subs	r3, r3, r2
 80050be:	42ac      	cmp	r4, r5
 80050c0:	bf88      	it	hi
 80050c2:	2300      	movhi	r3, #0
 80050c4:	3302      	adds	r3, #2
 80050c6:	4403      	add	r3, r0
 80050c8:	1a18      	subs	r0, r3, r0
 80050ca:	b003      	add	sp, #12
 80050cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 80050d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80050d6:	e7ed      	b.n	80050b4 <__exponent+0x44>
 80050d8:	2330      	movs	r3, #48	@ 0x30
 80050da:	3130      	adds	r1, #48	@ 0x30
 80050dc:	7083      	strb	r3, [r0, #2]
 80050de:	70c1      	strb	r1, [r0, #3]
 80050e0:	1d03      	adds	r3, r0, #4
 80050e2:	e7f1      	b.n	80050c8 <__exponent+0x58>

080050e4 <_printf_float>:
 80050e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e8:	b091      	sub	sp, #68	@ 0x44
 80050ea:	460c      	mov	r4, r1
 80050ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80050f0:	4616      	mov	r6, r2
 80050f2:	461f      	mov	r7, r3
 80050f4:	4605      	mov	r5, r0
 80050f6:	f000 fcf5 	bl	8005ae4 <_localeconv_r>
 80050fa:	6803      	ldr	r3, [r0, #0]
 80050fc:	4618      	mov	r0, r3
 80050fe:	9308      	str	r3, [sp, #32]
 8005100:	f7fb f826 	bl	8000150 <strlen>
 8005104:	2300      	movs	r3, #0
 8005106:	930e      	str	r3, [sp, #56]	@ 0x38
 8005108:	f8d8 3000 	ldr.w	r3, [r8]
 800510c:	9009      	str	r0, [sp, #36]	@ 0x24
 800510e:	3307      	adds	r3, #7
 8005110:	f023 0307 	bic.w	r3, r3, #7
 8005114:	f103 0208 	add.w	r2, r3, #8
 8005118:	f894 a018 	ldrb.w	sl, [r4, #24]
 800511c:	f8d4 b000 	ldr.w	fp, [r4]
 8005120:	f8c8 2000 	str.w	r2, [r8]
 8005124:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005128:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800512c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800512e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005132:	f04f 32ff 	mov.w	r2, #4294967295
 8005136:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800513a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800513e:	4b9c      	ldr	r3, [pc, #624]	@ (80053b0 <_printf_float+0x2cc>)
 8005140:	f7fb fc64 	bl	8000a0c <__aeabi_dcmpun>
 8005144:	bb70      	cbnz	r0, 80051a4 <_printf_float+0xc0>
 8005146:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800514a:	f04f 32ff 	mov.w	r2, #4294967295
 800514e:	4b98      	ldr	r3, [pc, #608]	@ (80053b0 <_printf_float+0x2cc>)
 8005150:	f7fb fc3e 	bl	80009d0 <__aeabi_dcmple>
 8005154:	bb30      	cbnz	r0, 80051a4 <_printf_float+0xc0>
 8005156:	2200      	movs	r2, #0
 8005158:	2300      	movs	r3, #0
 800515a:	4640      	mov	r0, r8
 800515c:	4649      	mov	r1, r9
 800515e:	f7fb fc2d 	bl	80009bc <__aeabi_dcmplt>
 8005162:	b110      	cbz	r0, 800516a <_printf_float+0x86>
 8005164:	232d      	movs	r3, #45	@ 0x2d
 8005166:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800516a:	4a92      	ldr	r2, [pc, #584]	@ (80053b4 <_printf_float+0x2d0>)
 800516c:	4b92      	ldr	r3, [pc, #584]	@ (80053b8 <_printf_float+0x2d4>)
 800516e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005172:	bf8c      	ite	hi
 8005174:	4690      	movhi	r8, r2
 8005176:	4698      	movls	r8, r3
 8005178:	2303      	movs	r3, #3
 800517a:	f04f 0900 	mov.w	r9, #0
 800517e:	6123      	str	r3, [r4, #16]
 8005180:	f02b 0304 	bic.w	r3, fp, #4
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	4633      	mov	r3, r6
 8005188:	4621      	mov	r1, r4
 800518a:	4628      	mov	r0, r5
 800518c:	9700      	str	r7, [sp, #0]
 800518e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005190:	f000 f9d4 	bl	800553c <_printf_common>
 8005194:	3001      	adds	r0, #1
 8005196:	f040 8090 	bne.w	80052ba <_printf_float+0x1d6>
 800519a:	f04f 30ff 	mov.w	r0, #4294967295
 800519e:	b011      	add	sp, #68	@ 0x44
 80051a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a4:	4642      	mov	r2, r8
 80051a6:	464b      	mov	r3, r9
 80051a8:	4640      	mov	r0, r8
 80051aa:	4649      	mov	r1, r9
 80051ac:	f7fb fc2e 	bl	8000a0c <__aeabi_dcmpun>
 80051b0:	b148      	cbz	r0, 80051c6 <_printf_float+0xe2>
 80051b2:	464b      	mov	r3, r9
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bfb8      	it	lt
 80051b8:	232d      	movlt	r3, #45	@ 0x2d
 80051ba:	4a80      	ldr	r2, [pc, #512]	@ (80053bc <_printf_float+0x2d8>)
 80051bc:	bfb8      	it	lt
 80051be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80051c2:	4b7f      	ldr	r3, [pc, #508]	@ (80053c0 <_printf_float+0x2dc>)
 80051c4:	e7d3      	b.n	800516e <_printf_float+0x8a>
 80051c6:	6863      	ldr	r3, [r4, #4]
 80051c8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	d13f      	bne.n	8005250 <_printf_float+0x16c>
 80051d0:	2306      	movs	r3, #6
 80051d2:	6063      	str	r3, [r4, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80051da:	6023      	str	r3, [r4, #0]
 80051dc:	9206      	str	r2, [sp, #24]
 80051de:	aa0e      	add	r2, sp, #56	@ 0x38
 80051e0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80051e4:	aa0d      	add	r2, sp, #52	@ 0x34
 80051e6:	9203      	str	r2, [sp, #12]
 80051e8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80051ec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80051f0:	6863      	ldr	r3, [r4, #4]
 80051f2:	4642      	mov	r2, r8
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	4628      	mov	r0, r5
 80051f8:	464b      	mov	r3, r9
 80051fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80051fc:	f7ff fed4 	bl	8004fa8 <__cvt>
 8005200:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005202:	4680      	mov	r8, r0
 8005204:	2947      	cmp	r1, #71	@ 0x47
 8005206:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005208:	d128      	bne.n	800525c <_printf_float+0x178>
 800520a:	1cc8      	adds	r0, r1, #3
 800520c:	db02      	blt.n	8005214 <_printf_float+0x130>
 800520e:	6863      	ldr	r3, [r4, #4]
 8005210:	4299      	cmp	r1, r3
 8005212:	dd40      	ble.n	8005296 <_printf_float+0x1b2>
 8005214:	f1aa 0a02 	sub.w	sl, sl, #2
 8005218:	fa5f fa8a 	uxtb.w	sl, sl
 800521c:	4652      	mov	r2, sl
 800521e:	3901      	subs	r1, #1
 8005220:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005224:	910d      	str	r1, [sp, #52]	@ 0x34
 8005226:	f7ff ff23 	bl	8005070 <__exponent>
 800522a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800522c:	4681      	mov	r9, r0
 800522e:	1813      	adds	r3, r2, r0
 8005230:	2a01      	cmp	r2, #1
 8005232:	6123      	str	r3, [r4, #16]
 8005234:	dc02      	bgt.n	800523c <_printf_float+0x158>
 8005236:	6822      	ldr	r2, [r4, #0]
 8005238:	07d2      	lsls	r2, r2, #31
 800523a:	d501      	bpl.n	8005240 <_printf_float+0x15c>
 800523c:	3301      	adds	r3, #1
 800523e:	6123      	str	r3, [r4, #16]
 8005240:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005244:	2b00      	cmp	r3, #0
 8005246:	d09e      	beq.n	8005186 <_printf_float+0xa2>
 8005248:	232d      	movs	r3, #45	@ 0x2d
 800524a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800524e:	e79a      	b.n	8005186 <_printf_float+0xa2>
 8005250:	2947      	cmp	r1, #71	@ 0x47
 8005252:	d1bf      	bne.n	80051d4 <_printf_float+0xf0>
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1bd      	bne.n	80051d4 <_printf_float+0xf0>
 8005258:	2301      	movs	r3, #1
 800525a:	e7ba      	b.n	80051d2 <_printf_float+0xee>
 800525c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005260:	d9dc      	bls.n	800521c <_printf_float+0x138>
 8005262:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005266:	d118      	bne.n	800529a <_printf_float+0x1b6>
 8005268:	2900      	cmp	r1, #0
 800526a:	6863      	ldr	r3, [r4, #4]
 800526c:	dd0b      	ble.n	8005286 <_printf_float+0x1a2>
 800526e:	6121      	str	r1, [r4, #16]
 8005270:	b913      	cbnz	r3, 8005278 <_printf_float+0x194>
 8005272:	6822      	ldr	r2, [r4, #0]
 8005274:	07d0      	lsls	r0, r2, #31
 8005276:	d502      	bpl.n	800527e <_printf_float+0x19a>
 8005278:	3301      	adds	r3, #1
 800527a:	440b      	add	r3, r1
 800527c:	6123      	str	r3, [r4, #16]
 800527e:	f04f 0900 	mov.w	r9, #0
 8005282:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005284:	e7dc      	b.n	8005240 <_printf_float+0x15c>
 8005286:	b913      	cbnz	r3, 800528e <_printf_float+0x1aa>
 8005288:	6822      	ldr	r2, [r4, #0]
 800528a:	07d2      	lsls	r2, r2, #31
 800528c:	d501      	bpl.n	8005292 <_printf_float+0x1ae>
 800528e:	3302      	adds	r3, #2
 8005290:	e7f4      	b.n	800527c <_printf_float+0x198>
 8005292:	2301      	movs	r3, #1
 8005294:	e7f2      	b.n	800527c <_printf_float+0x198>
 8005296:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800529a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800529c:	4299      	cmp	r1, r3
 800529e:	db05      	blt.n	80052ac <_printf_float+0x1c8>
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	6121      	str	r1, [r4, #16]
 80052a4:	07d8      	lsls	r0, r3, #31
 80052a6:	d5ea      	bpl.n	800527e <_printf_float+0x19a>
 80052a8:	1c4b      	adds	r3, r1, #1
 80052aa:	e7e7      	b.n	800527c <_printf_float+0x198>
 80052ac:	2900      	cmp	r1, #0
 80052ae:	bfcc      	ite	gt
 80052b0:	2201      	movgt	r2, #1
 80052b2:	f1c1 0202 	rsble	r2, r1, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	e7e0      	b.n	800527c <_printf_float+0x198>
 80052ba:	6823      	ldr	r3, [r4, #0]
 80052bc:	055a      	lsls	r2, r3, #21
 80052be:	d407      	bmi.n	80052d0 <_printf_float+0x1ec>
 80052c0:	6923      	ldr	r3, [r4, #16]
 80052c2:	4642      	mov	r2, r8
 80052c4:	4631      	mov	r1, r6
 80052c6:	4628      	mov	r0, r5
 80052c8:	47b8      	blx	r7
 80052ca:	3001      	adds	r0, #1
 80052cc:	d12b      	bne.n	8005326 <_printf_float+0x242>
 80052ce:	e764      	b.n	800519a <_printf_float+0xb6>
 80052d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052d4:	f240 80dc 	bls.w	8005490 <_printf_float+0x3ac>
 80052d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052dc:	2200      	movs	r2, #0
 80052de:	2300      	movs	r3, #0
 80052e0:	f7fb fb62 	bl	80009a8 <__aeabi_dcmpeq>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d033      	beq.n	8005350 <_printf_float+0x26c>
 80052e8:	2301      	movs	r3, #1
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	4a35      	ldr	r2, [pc, #212]	@ (80053c4 <_printf_float+0x2e0>)
 80052f0:	47b8      	blx	r7
 80052f2:	3001      	adds	r0, #1
 80052f4:	f43f af51 	beq.w	800519a <_printf_float+0xb6>
 80052f8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80052fc:	4543      	cmp	r3, r8
 80052fe:	db02      	blt.n	8005306 <_printf_float+0x222>
 8005300:	6823      	ldr	r3, [r4, #0]
 8005302:	07d8      	lsls	r0, r3, #31
 8005304:	d50f      	bpl.n	8005326 <_printf_float+0x242>
 8005306:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800530a:	4631      	mov	r1, r6
 800530c:	4628      	mov	r0, r5
 800530e:	47b8      	blx	r7
 8005310:	3001      	adds	r0, #1
 8005312:	f43f af42 	beq.w	800519a <_printf_float+0xb6>
 8005316:	f04f 0900 	mov.w	r9, #0
 800531a:	f108 38ff 	add.w	r8, r8, #4294967295
 800531e:	f104 0a1a 	add.w	sl, r4, #26
 8005322:	45c8      	cmp	r8, r9
 8005324:	dc09      	bgt.n	800533a <_printf_float+0x256>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	079b      	lsls	r3, r3, #30
 800532a:	f100 8102 	bmi.w	8005532 <_printf_float+0x44e>
 800532e:	68e0      	ldr	r0, [r4, #12]
 8005330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005332:	4298      	cmp	r0, r3
 8005334:	bfb8      	it	lt
 8005336:	4618      	movlt	r0, r3
 8005338:	e731      	b.n	800519e <_printf_float+0xba>
 800533a:	2301      	movs	r3, #1
 800533c:	4652      	mov	r2, sl
 800533e:	4631      	mov	r1, r6
 8005340:	4628      	mov	r0, r5
 8005342:	47b8      	blx	r7
 8005344:	3001      	adds	r0, #1
 8005346:	f43f af28 	beq.w	800519a <_printf_float+0xb6>
 800534a:	f109 0901 	add.w	r9, r9, #1
 800534e:	e7e8      	b.n	8005322 <_printf_float+0x23e>
 8005350:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005352:	2b00      	cmp	r3, #0
 8005354:	dc38      	bgt.n	80053c8 <_printf_float+0x2e4>
 8005356:	2301      	movs	r3, #1
 8005358:	4631      	mov	r1, r6
 800535a:	4628      	mov	r0, r5
 800535c:	4a19      	ldr	r2, [pc, #100]	@ (80053c4 <_printf_float+0x2e0>)
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	f43f af1a 	beq.w	800519a <_printf_float+0xb6>
 8005366:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800536a:	ea59 0303 	orrs.w	r3, r9, r3
 800536e:	d102      	bne.n	8005376 <_printf_float+0x292>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	07d9      	lsls	r1, r3, #31
 8005374:	d5d7      	bpl.n	8005326 <_printf_float+0x242>
 8005376:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800537a:	4631      	mov	r1, r6
 800537c:	4628      	mov	r0, r5
 800537e:	47b8      	blx	r7
 8005380:	3001      	adds	r0, #1
 8005382:	f43f af0a 	beq.w	800519a <_printf_float+0xb6>
 8005386:	f04f 0a00 	mov.w	sl, #0
 800538a:	f104 0b1a 	add.w	fp, r4, #26
 800538e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005390:	425b      	negs	r3, r3
 8005392:	4553      	cmp	r3, sl
 8005394:	dc01      	bgt.n	800539a <_printf_float+0x2b6>
 8005396:	464b      	mov	r3, r9
 8005398:	e793      	b.n	80052c2 <_printf_float+0x1de>
 800539a:	2301      	movs	r3, #1
 800539c:	465a      	mov	r2, fp
 800539e:	4631      	mov	r1, r6
 80053a0:	4628      	mov	r0, r5
 80053a2:	47b8      	blx	r7
 80053a4:	3001      	adds	r0, #1
 80053a6:	f43f aef8 	beq.w	800519a <_printf_float+0xb6>
 80053aa:	f10a 0a01 	add.w	sl, sl, #1
 80053ae:	e7ee      	b.n	800538e <_printf_float+0x2aa>
 80053b0:	7fefffff 	.word	0x7fefffff
 80053b4:	08008b14 	.word	0x08008b14
 80053b8:	08008b10 	.word	0x08008b10
 80053bc:	08008b1c 	.word	0x08008b1c
 80053c0:	08008b18 	.word	0x08008b18
 80053c4:	08008b20 	.word	0x08008b20
 80053c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053ca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80053ce:	4553      	cmp	r3, sl
 80053d0:	bfa8      	it	ge
 80053d2:	4653      	movge	r3, sl
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	4699      	mov	r9, r3
 80053d8:	dc36      	bgt.n	8005448 <_printf_float+0x364>
 80053da:	f04f 0b00 	mov.w	fp, #0
 80053de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053e2:	f104 021a 	add.w	r2, r4, #26
 80053e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ea:	eba3 0309 	sub.w	r3, r3, r9
 80053ee:	455b      	cmp	r3, fp
 80053f0:	dc31      	bgt.n	8005456 <_printf_float+0x372>
 80053f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053f4:	459a      	cmp	sl, r3
 80053f6:	dc3a      	bgt.n	800546e <_printf_float+0x38a>
 80053f8:	6823      	ldr	r3, [r4, #0]
 80053fa:	07da      	lsls	r2, r3, #31
 80053fc:	d437      	bmi.n	800546e <_printf_float+0x38a>
 80053fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005400:	ebaa 0903 	sub.w	r9, sl, r3
 8005404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005406:	ebaa 0303 	sub.w	r3, sl, r3
 800540a:	4599      	cmp	r9, r3
 800540c:	bfa8      	it	ge
 800540e:	4699      	movge	r9, r3
 8005410:	f1b9 0f00 	cmp.w	r9, #0
 8005414:	dc33      	bgt.n	800547e <_printf_float+0x39a>
 8005416:	f04f 0800 	mov.w	r8, #0
 800541a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800541e:	f104 0b1a 	add.w	fp, r4, #26
 8005422:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005424:	ebaa 0303 	sub.w	r3, sl, r3
 8005428:	eba3 0309 	sub.w	r3, r3, r9
 800542c:	4543      	cmp	r3, r8
 800542e:	f77f af7a 	ble.w	8005326 <_printf_float+0x242>
 8005432:	2301      	movs	r3, #1
 8005434:	465a      	mov	r2, fp
 8005436:	4631      	mov	r1, r6
 8005438:	4628      	mov	r0, r5
 800543a:	47b8      	blx	r7
 800543c:	3001      	adds	r0, #1
 800543e:	f43f aeac 	beq.w	800519a <_printf_float+0xb6>
 8005442:	f108 0801 	add.w	r8, r8, #1
 8005446:	e7ec      	b.n	8005422 <_printf_float+0x33e>
 8005448:	4642      	mov	r2, r8
 800544a:	4631      	mov	r1, r6
 800544c:	4628      	mov	r0, r5
 800544e:	47b8      	blx	r7
 8005450:	3001      	adds	r0, #1
 8005452:	d1c2      	bne.n	80053da <_printf_float+0x2f6>
 8005454:	e6a1      	b.n	800519a <_printf_float+0xb6>
 8005456:	2301      	movs	r3, #1
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	920a      	str	r2, [sp, #40]	@ 0x28
 800545e:	47b8      	blx	r7
 8005460:	3001      	adds	r0, #1
 8005462:	f43f ae9a 	beq.w	800519a <_printf_float+0xb6>
 8005466:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005468:	f10b 0b01 	add.w	fp, fp, #1
 800546c:	e7bb      	b.n	80053e6 <_printf_float+0x302>
 800546e:	4631      	mov	r1, r6
 8005470:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005474:	4628      	mov	r0, r5
 8005476:	47b8      	blx	r7
 8005478:	3001      	adds	r0, #1
 800547a:	d1c0      	bne.n	80053fe <_printf_float+0x31a>
 800547c:	e68d      	b.n	800519a <_printf_float+0xb6>
 800547e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005480:	464b      	mov	r3, r9
 8005482:	4631      	mov	r1, r6
 8005484:	4628      	mov	r0, r5
 8005486:	4442      	add	r2, r8
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	d1c3      	bne.n	8005416 <_printf_float+0x332>
 800548e:	e684      	b.n	800519a <_printf_float+0xb6>
 8005490:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005494:	f1ba 0f01 	cmp.w	sl, #1
 8005498:	dc01      	bgt.n	800549e <_printf_float+0x3ba>
 800549a:	07db      	lsls	r3, r3, #31
 800549c:	d536      	bpl.n	800550c <_printf_float+0x428>
 800549e:	2301      	movs	r3, #1
 80054a0:	4642      	mov	r2, r8
 80054a2:	4631      	mov	r1, r6
 80054a4:	4628      	mov	r0, r5
 80054a6:	47b8      	blx	r7
 80054a8:	3001      	adds	r0, #1
 80054aa:	f43f ae76 	beq.w	800519a <_printf_float+0xb6>
 80054ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054b2:	4631      	mov	r1, r6
 80054b4:	4628      	mov	r0, r5
 80054b6:	47b8      	blx	r7
 80054b8:	3001      	adds	r0, #1
 80054ba:	f43f ae6e 	beq.w	800519a <_printf_float+0xb6>
 80054be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054c2:	2200      	movs	r2, #0
 80054c4:	2300      	movs	r3, #0
 80054c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054ca:	f7fb fa6d 	bl	80009a8 <__aeabi_dcmpeq>
 80054ce:	b9c0      	cbnz	r0, 8005502 <_printf_float+0x41e>
 80054d0:	4653      	mov	r3, sl
 80054d2:	f108 0201 	add.w	r2, r8, #1
 80054d6:	4631      	mov	r1, r6
 80054d8:	4628      	mov	r0, r5
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	d10c      	bne.n	80054fa <_printf_float+0x416>
 80054e0:	e65b      	b.n	800519a <_printf_float+0xb6>
 80054e2:	2301      	movs	r3, #1
 80054e4:	465a      	mov	r2, fp
 80054e6:	4631      	mov	r1, r6
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b8      	blx	r7
 80054ec:	3001      	adds	r0, #1
 80054ee:	f43f ae54 	beq.w	800519a <_printf_float+0xb6>
 80054f2:	f108 0801 	add.w	r8, r8, #1
 80054f6:	45d0      	cmp	r8, sl
 80054f8:	dbf3      	blt.n	80054e2 <_printf_float+0x3fe>
 80054fa:	464b      	mov	r3, r9
 80054fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005500:	e6e0      	b.n	80052c4 <_printf_float+0x1e0>
 8005502:	f04f 0800 	mov.w	r8, #0
 8005506:	f104 0b1a 	add.w	fp, r4, #26
 800550a:	e7f4      	b.n	80054f6 <_printf_float+0x412>
 800550c:	2301      	movs	r3, #1
 800550e:	4642      	mov	r2, r8
 8005510:	e7e1      	b.n	80054d6 <_printf_float+0x3f2>
 8005512:	2301      	movs	r3, #1
 8005514:	464a      	mov	r2, r9
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	f43f ae3c 	beq.w	800519a <_printf_float+0xb6>
 8005522:	f108 0801 	add.w	r8, r8, #1
 8005526:	68e3      	ldr	r3, [r4, #12]
 8005528:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800552a:	1a5b      	subs	r3, r3, r1
 800552c:	4543      	cmp	r3, r8
 800552e:	dcf0      	bgt.n	8005512 <_printf_float+0x42e>
 8005530:	e6fd      	b.n	800532e <_printf_float+0x24a>
 8005532:	f04f 0800 	mov.w	r8, #0
 8005536:	f104 0919 	add.w	r9, r4, #25
 800553a:	e7f4      	b.n	8005526 <_printf_float+0x442>

0800553c <_printf_common>:
 800553c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005540:	4616      	mov	r6, r2
 8005542:	4698      	mov	r8, r3
 8005544:	688a      	ldr	r2, [r1, #8]
 8005546:	690b      	ldr	r3, [r1, #16]
 8005548:	4607      	mov	r7, r0
 800554a:	4293      	cmp	r3, r2
 800554c:	bfb8      	it	lt
 800554e:	4613      	movlt	r3, r2
 8005550:	6033      	str	r3, [r6, #0]
 8005552:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005556:	460c      	mov	r4, r1
 8005558:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800555c:	b10a      	cbz	r2, 8005562 <_printf_common+0x26>
 800555e:	3301      	adds	r3, #1
 8005560:	6033      	str	r3, [r6, #0]
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	0699      	lsls	r1, r3, #26
 8005566:	bf42      	ittt	mi
 8005568:	6833      	ldrmi	r3, [r6, #0]
 800556a:	3302      	addmi	r3, #2
 800556c:	6033      	strmi	r3, [r6, #0]
 800556e:	6825      	ldr	r5, [r4, #0]
 8005570:	f015 0506 	ands.w	r5, r5, #6
 8005574:	d106      	bne.n	8005584 <_printf_common+0x48>
 8005576:	f104 0a19 	add.w	sl, r4, #25
 800557a:	68e3      	ldr	r3, [r4, #12]
 800557c:	6832      	ldr	r2, [r6, #0]
 800557e:	1a9b      	subs	r3, r3, r2
 8005580:	42ab      	cmp	r3, r5
 8005582:	dc2b      	bgt.n	80055dc <_printf_common+0xa0>
 8005584:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005588:	6822      	ldr	r2, [r4, #0]
 800558a:	3b00      	subs	r3, #0
 800558c:	bf18      	it	ne
 800558e:	2301      	movne	r3, #1
 8005590:	0692      	lsls	r2, r2, #26
 8005592:	d430      	bmi.n	80055f6 <_printf_common+0xba>
 8005594:	4641      	mov	r1, r8
 8005596:	4638      	mov	r0, r7
 8005598:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800559c:	47c8      	blx	r9
 800559e:	3001      	adds	r0, #1
 80055a0:	d023      	beq.n	80055ea <_printf_common+0xae>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	6922      	ldr	r2, [r4, #16]
 80055a6:	f003 0306 	and.w	r3, r3, #6
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	bf14      	ite	ne
 80055ae:	2500      	movne	r5, #0
 80055b0:	6833      	ldreq	r3, [r6, #0]
 80055b2:	f04f 0600 	mov.w	r6, #0
 80055b6:	bf08      	it	eq
 80055b8:	68e5      	ldreq	r5, [r4, #12]
 80055ba:	f104 041a 	add.w	r4, r4, #26
 80055be:	bf08      	it	eq
 80055c0:	1aed      	subeq	r5, r5, r3
 80055c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80055c6:	bf08      	it	eq
 80055c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055cc:	4293      	cmp	r3, r2
 80055ce:	bfc4      	itt	gt
 80055d0:	1a9b      	subgt	r3, r3, r2
 80055d2:	18ed      	addgt	r5, r5, r3
 80055d4:	42b5      	cmp	r5, r6
 80055d6:	d11a      	bne.n	800560e <_printf_common+0xd2>
 80055d8:	2000      	movs	r0, #0
 80055da:	e008      	b.n	80055ee <_printf_common+0xb2>
 80055dc:	2301      	movs	r3, #1
 80055de:	4652      	mov	r2, sl
 80055e0:	4641      	mov	r1, r8
 80055e2:	4638      	mov	r0, r7
 80055e4:	47c8      	blx	r9
 80055e6:	3001      	adds	r0, #1
 80055e8:	d103      	bne.n	80055f2 <_printf_common+0xb6>
 80055ea:	f04f 30ff 	mov.w	r0, #4294967295
 80055ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055f2:	3501      	adds	r5, #1
 80055f4:	e7c1      	b.n	800557a <_printf_common+0x3e>
 80055f6:	2030      	movs	r0, #48	@ 0x30
 80055f8:	18e1      	adds	r1, r4, r3
 80055fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055fe:	1c5a      	adds	r2, r3, #1
 8005600:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005604:	4422      	add	r2, r4
 8005606:	3302      	adds	r3, #2
 8005608:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800560c:	e7c2      	b.n	8005594 <_printf_common+0x58>
 800560e:	2301      	movs	r3, #1
 8005610:	4622      	mov	r2, r4
 8005612:	4641      	mov	r1, r8
 8005614:	4638      	mov	r0, r7
 8005616:	47c8      	blx	r9
 8005618:	3001      	adds	r0, #1
 800561a:	d0e6      	beq.n	80055ea <_printf_common+0xae>
 800561c:	3601      	adds	r6, #1
 800561e:	e7d9      	b.n	80055d4 <_printf_common+0x98>

08005620 <_printf_i>:
 8005620:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005624:	7e0f      	ldrb	r7, [r1, #24]
 8005626:	4691      	mov	r9, r2
 8005628:	2f78      	cmp	r7, #120	@ 0x78
 800562a:	4680      	mov	r8, r0
 800562c:	460c      	mov	r4, r1
 800562e:	469a      	mov	sl, r3
 8005630:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005632:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005636:	d807      	bhi.n	8005648 <_printf_i+0x28>
 8005638:	2f62      	cmp	r7, #98	@ 0x62
 800563a:	d80a      	bhi.n	8005652 <_printf_i+0x32>
 800563c:	2f00      	cmp	r7, #0
 800563e:	f000 80d1 	beq.w	80057e4 <_printf_i+0x1c4>
 8005642:	2f58      	cmp	r7, #88	@ 0x58
 8005644:	f000 80b8 	beq.w	80057b8 <_printf_i+0x198>
 8005648:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800564c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005650:	e03a      	b.n	80056c8 <_printf_i+0xa8>
 8005652:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005656:	2b15      	cmp	r3, #21
 8005658:	d8f6      	bhi.n	8005648 <_printf_i+0x28>
 800565a:	a101      	add	r1, pc, #4	@ (adr r1, 8005660 <_printf_i+0x40>)
 800565c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005660:	080056b9 	.word	0x080056b9
 8005664:	080056cd 	.word	0x080056cd
 8005668:	08005649 	.word	0x08005649
 800566c:	08005649 	.word	0x08005649
 8005670:	08005649 	.word	0x08005649
 8005674:	08005649 	.word	0x08005649
 8005678:	080056cd 	.word	0x080056cd
 800567c:	08005649 	.word	0x08005649
 8005680:	08005649 	.word	0x08005649
 8005684:	08005649 	.word	0x08005649
 8005688:	08005649 	.word	0x08005649
 800568c:	080057cb 	.word	0x080057cb
 8005690:	080056f7 	.word	0x080056f7
 8005694:	08005785 	.word	0x08005785
 8005698:	08005649 	.word	0x08005649
 800569c:	08005649 	.word	0x08005649
 80056a0:	080057ed 	.word	0x080057ed
 80056a4:	08005649 	.word	0x08005649
 80056a8:	080056f7 	.word	0x080056f7
 80056ac:	08005649 	.word	0x08005649
 80056b0:	08005649 	.word	0x08005649
 80056b4:	0800578d 	.word	0x0800578d
 80056b8:	6833      	ldr	r3, [r6, #0]
 80056ba:	1d1a      	adds	r2, r3, #4
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	6032      	str	r2, [r6, #0]
 80056c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056c8:	2301      	movs	r3, #1
 80056ca:	e09c      	b.n	8005806 <_printf_i+0x1e6>
 80056cc:	6833      	ldr	r3, [r6, #0]
 80056ce:	6820      	ldr	r0, [r4, #0]
 80056d0:	1d19      	adds	r1, r3, #4
 80056d2:	6031      	str	r1, [r6, #0]
 80056d4:	0606      	lsls	r6, r0, #24
 80056d6:	d501      	bpl.n	80056dc <_printf_i+0xbc>
 80056d8:	681d      	ldr	r5, [r3, #0]
 80056da:	e003      	b.n	80056e4 <_printf_i+0xc4>
 80056dc:	0645      	lsls	r5, r0, #25
 80056de:	d5fb      	bpl.n	80056d8 <_printf_i+0xb8>
 80056e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056e4:	2d00      	cmp	r5, #0
 80056e6:	da03      	bge.n	80056f0 <_printf_i+0xd0>
 80056e8:	232d      	movs	r3, #45	@ 0x2d
 80056ea:	426d      	negs	r5, r5
 80056ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056f0:	230a      	movs	r3, #10
 80056f2:	4858      	ldr	r0, [pc, #352]	@ (8005854 <_printf_i+0x234>)
 80056f4:	e011      	b.n	800571a <_printf_i+0xfa>
 80056f6:	6821      	ldr	r1, [r4, #0]
 80056f8:	6833      	ldr	r3, [r6, #0]
 80056fa:	0608      	lsls	r0, r1, #24
 80056fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005700:	d402      	bmi.n	8005708 <_printf_i+0xe8>
 8005702:	0649      	lsls	r1, r1, #25
 8005704:	bf48      	it	mi
 8005706:	b2ad      	uxthmi	r5, r5
 8005708:	2f6f      	cmp	r7, #111	@ 0x6f
 800570a:	6033      	str	r3, [r6, #0]
 800570c:	bf14      	ite	ne
 800570e:	230a      	movne	r3, #10
 8005710:	2308      	moveq	r3, #8
 8005712:	4850      	ldr	r0, [pc, #320]	@ (8005854 <_printf_i+0x234>)
 8005714:	2100      	movs	r1, #0
 8005716:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800571a:	6866      	ldr	r6, [r4, #4]
 800571c:	2e00      	cmp	r6, #0
 800571e:	60a6      	str	r6, [r4, #8]
 8005720:	db05      	blt.n	800572e <_printf_i+0x10e>
 8005722:	6821      	ldr	r1, [r4, #0]
 8005724:	432e      	orrs	r6, r5
 8005726:	f021 0104 	bic.w	r1, r1, #4
 800572a:	6021      	str	r1, [r4, #0]
 800572c:	d04b      	beq.n	80057c6 <_printf_i+0x1a6>
 800572e:	4616      	mov	r6, r2
 8005730:	fbb5 f1f3 	udiv	r1, r5, r3
 8005734:	fb03 5711 	mls	r7, r3, r1, r5
 8005738:	5dc7      	ldrb	r7, [r0, r7]
 800573a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800573e:	462f      	mov	r7, r5
 8005740:	42bb      	cmp	r3, r7
 8005742:	460d      	mov	r5, r1
 8005744:	d9f4      	bls.n	8005730 <_printf_i+0x110>
 8005746:	2b08      	cmp	r3, #8
 8005748:	d10b      	bne.n	8005762 <_printf_i+0x142>
 800574a:	6823      	ldr	r3, [r4, #0]
 800574c:	07df      	lsls	r7, r3, #31
 800574e:	d508      	bpl.n	8005762 <_printf_i+0x142>
 8005750:	6923      	ldr	r3, [r4, #16]
 8005752:	6861      	ldr	r1, [r4, #4]
 8005754:	4299      	cmp	r1, r3
 8005756:	bfde      	ittt	le
 8005758:	2330      	movle	r3, #48	@ 0x30
 800575a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800575e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005762:	1b92      	subs	r2, r2, r6
 8005764:	6122      	str	r2, [r4, #16]
 8005766:	464b      	mov	r3, r9
 8005768:	4621      	mov	r1, r4
 800576a:	4640      	mov	r0, r8
 800576c:	f8cd a000 	str.w	sl, [sp]
 8005770:	aa03      	add	r2, sp, #12
 8005772:	f7ff fee3 	bl	800553c <_printf_common>
 8005776:	3001      	adds	r0, #1
 8005778:	d14a      	bne.n	8005810 <_printf_i+0x1f0>
 800577a:	f04f 30ff 	mov.w	r0, #4294967295
 800577e:	b004      	add	sp, #16
 8005780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005784:	6823      	ldr	r3, [r4, #0]
 8005786:	f043 0320 	orr.w	r3, r3, #32
 800578a:	6023      	str	r3, [r4, #0]
 800578c:	2778      	movs	r7, #120	@ 0x78
 800578e:	4832      	ldr	r0, [pc, #200]	@ (8005858 <_printf_i+0x238>)
 8005790:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	6831      	ldr	r1, [r6, #0]
 8005798:	061f      	lsls	r7, r3, #24
 800579a:	f851 5b04 	ldr.w	r5, [r1], #4
 800579e:	d402      	bmi.n	80057a6 <_printf_i+0x186>
 80057a0:	065f      	lsls	r7, r3, #25
 80057a2:	bf48      	it	mi
 80057a4:	b2ad      	uxthmi	r5, r5
 80057a6:	6031      	str	r1, [r6, #0]
 80057a8:	07d9      	lsls	r1, r3, #31
 80057aa:	bf44      	itt	mi
 80057ac:	f043 0320 	orrmi.w	r3, r3, #32
 80057b0:	6023      	strmi	r3, [r4, #0]
 80057b2:	b11d      	cbz	r5, 80057bc <_printf_i+0x19c>
 80057b4:	2310      	movs	r3, #16
 80057b6:	e7ad      	b.n	8005714 <_printf_i+0xf4>
 80057b8:	4826      	ldr	r0, [pc, #152]	@ (8005854 <_printf_i+0x234>)
 80057ba:	e7e9      	b.n	8005790 <_printf_i+0x170>
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	f023 0320 	bic.w	r3, r3, #32
 80057c2:	6023      	str	r3, [r4, #0]
 80057c4:	e7f6      	b.n	80057b4 <_printf_i+0x194>
 80057c6:	4616      	mov	r6, r2
 80057c8:	e7bd      	b.n	8005746 <_printf_i+0x126>
 80057ca:	6833      	ldr	r3, [r6, #0]
 80057cc:	6825      	ldr	r5, [r4, #0]
 80057ce:	1d18      	adds	r0, r3, #4
 80057d0:	6961      	ldr	r1, [r4, #20]
 80057d2:	6030      	str	r0, [r6, #0]
 80057d4:	062e      	lsls	r6, r5, #24
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	d501      	bpl.n	80057de <_printf_i+0x1be>
 80057da:	6019      	str	r1, [r3, #0]
 80057dc:	e002      	b.n	80057e4 <_printf_i+0x1c4>
 80057de:	0668      	lsls	r0, r5, #25
 80057e0:	d5fb      	bpl.n	80057da <_printf_i+0x1ba>
 80057e2:	8019      	strh	r1, [r3, #0]
 80057e4:	2300      	movs	r3, #0
 80057e6:	4616      	mov	r6, r2
 80057e8:	6123      	str	r3, [r4, #16]
 80057ea:	e7bc      	b.n	8005766 <_printf_i+0x146>
 80057ec:	6833      	ldr	r3, [r6, #0]
 80057ee:	2100      	movs	r1, #0
 80057f0:	1d1a      	adds	r2, r3, #4
 80057f2:	6032      	str	r2, [r6, #0]
 80057f4:	681e      	ldr	r6, [r3, #0]
 80057f6:	6862      	ldr	r2, [r4, #4]
 80057f8:	4630      	mov	r0, r6
 80057fa:	f000 f9ea 	bl	8005bd2 <memchr>
 80057fe:	b108      	cbz	r0, 8005804 <_printf_i+0x1e4>
 8005800:	1b80      	subs	r0, r0, r6
 8005802:	6060      	str	r0, [r4, #4]
 8005804:	6863      	ldr	r3, [r4, #4]
 8005806:	6123      	str	r3, [r4, #16]
 8005808:	2300      	movs	r3, #0
 800580a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800580e:	e7aa      	b.n	8005766 <_printf_i+0x146>
 8005810:	4632      	mov	r2, r6
 8005812:	4649      	mov	r1, r9
 8005814:	4640      	mov	r0, r8
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	47d0      	blx	sl
 800581a:	3001      	adds	r0, #1
 800581c:	d0ad      	beq.n	800577a <_printf_i+0x15a>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	079b      	lsls	r3, r3, #30
 8005822:	d413      	bmi.n	800584c <_printf_i+0x22c>
 8005824:	68e0      	ldr	r0, [r4, #12]
 8005826:	9b03      	ldr	r3, [sp, #12]
 8005828:	4298      	cmp	r0, r3
 800582a:	bfb8      	it	lt
 800582c:	4618      	movlt	r0, r3
 800582e:	e7a6      	b.n	800577e <_printf_i+0x15e>
 8005830:	2301      	movs	r3, #1
 8005832:	4632      	mov	r2, r6
 8005834:	4649      	mov	r1, r9
 8005836:	4640      	mov	r0, r8
 8005838:	47d0      	blx	sl
 800583a:	3001      	adds	r0, #1
 800583c:	d09d      	beq.n	800577a <_printf_i+0x15a>
 800583e:	3501      	adds	r5, #1
 8005840:	68e3      	ldr	r3, [r4, #12]
 8005842:	9903      	ldr	r1, [sp, #12]
 8005844:	1a5b      	subs	r3, r3, r1
 8005846:	42ab      	cmp	r3, r5
 8005848:	dcf2      	bgt.n	8005830 <_printf_i+0x210>
 800584a:	e7eb      	b.n	8005824 <_printf_i+0x204>
 800584c:	2500      	movs	r5, #0
 800584e:	f104 0619 	add.w	r6, r4, #25
 8005852:	e7f5      	b.n	8005840 <_printf_i+0x220>
 8005854:	08008b22 	.word	0x08008b22
 8005858:	08008b33 	.word	0x08008b33

0800585c <std>:
 800585c:	2300      	movs	r3, #0
 800585e:	b510      	push	{r4, lr}
 8005860:	4604      	mov	r4, r0
 8005862:	e9c0 3300 	strd	r3, r3, [r0]
 8005866:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800586a:	6083      	str	r3, [r0, #8]
 800586c:	8181      	strh	r1, [r0, #12]
 800586e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005870:	81c2      	strh	r2, [r0, #14]
 8005872:	6183      	str	r3, [r0, #24]
 8005874:	4619      	mov	r1, r3
 8005876:	2208      	movs	r2, #8
 8005878:	305c      	adds	r0, #92	@ 0x5c
 800587a:	f000 f92a 	bl	8005ad2 <memset>
 800587e:	4b0d      	ldr	r3, [pc, #52]	@ (80058b4 <std+0x58>)
 8005880:	6224      	str	r4, [r4, #32]
 8005882:	6263      	str	r3, [r4, #36]	@ 0x24
 8005884:	4b0c      	ldr	r3, [pc, #48]	@ (80058b8 <std+0x5c>)
 8005886:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005888:	4b0c      	ldr	r3, [pc, #48]	@ (80058bc <std+0x60>)
 800588a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800588c:	4b0c      	ldr	r3, [pc, #48]	@ (80058c0 <std+0x64>)
 800588e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005890:	4b0c      	ldr	r3, [pc, #48]	@ (80058c4 <std+0x68>)
 8005892:	429c      	cmp	r4, r3
 8005894:	d006      	beq.n	80058a4 <std+0x48>
 8005896:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800589a:	4294      	cmp	r4, r2
 800589c:	d002      	beq.n	80058a4 <std+0x48>
 800589e:	33d0      	adds	r3, #208	@ 0xd0
 80058a0:	429c      	cmp	r4, r3
 80058a2:	d105      	bne.n	80058b0 <std+0x54>
 80058a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80058a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ac:	f000 b98e 	b.w	8005bcc <__retarget_lock_init_recursive>
 80058b0:	bd10      	pop	{r4, pc}
 80058b2:	bf00      	nop
 80058b4:	08005a4d 	.word	0x08005a4d
 80058b8:	08005a6f 	.word	0x08005a6f
 80058bc:	08005aa7 	.word	0x08005aa7
 80058c0:	08005acb 	.word	0x08005acb
 80058c4:	200002d4 	.word	0x200002d4

080058c8 <stdio_exit_handler>:
 80058c8:	4a02      	ldr	r2, [pc, #8]	@ (80058d4 <stdio_exit_handler+0xc>)
 80058ca:	4903      	ldr	r1, [pc, #12]	@ (80058d8 <stdio_exit_handler+0x10>)
 80058cc:	4803      	ldr	r0, [pc, #12]	@ (80058dc <stdio_exit_handler+0x14>)
 80058ce:	f000 b869 	b.w	80059a4 <_fwalk_sglue>
 80058d2:	bf00      	nop
 80058d4:	2000000c 	.word	0x2000000c
 80058d8:	08007549 	.word	0x08007549
 80058dc:	2000001c 	.word	0x2000001c

080058e0 <cleanup_stdio>:
 80058e0:	6841      	ldr	r1, [r0, #4]
 80058e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005914 <cleanup_stdio+0x34>)
 80058e4:	b510      	push	{r4, lr}
 80058e6:	4299      	cmp	r1, r3
 80058e8:	4604      	mov	r4, r0
 80058ea:	d001      	beq.n	80058f0 <cleanup_stdio+0x10>
 80058ec:	f001 fe2c 	bl	8007548 <_fflush_r>
 80058f0:	68a1      	ldr	r1, [r4, #8]
 80058f2:	4b09      	ldr	r3, [pc, #36]	@ (8005918 <cleanup_stdio+0x38>)
 80058f4:	4299      	cmp	r1, r3
 80058f6:	d002      	beq.n	80058fe <cleanup_stdio+0x1e>
 80058f8:	4620      	mov	r0, r4
 80058fa:	f001 fe25 	bl	8007548 <_fflush_r>
 80058fe:	68e1      	ldr	r1, [r4, #12]
 8005900:	4b06      	ldr	r3, [pc, #24]	@ (800591c <cleanup_stdio+0x3c>)
 8005902:	4299      	cmp	r1, r3
 8005904:	d004      	beq.n	8005910 <cleanup_stdio+0x30>
 8005906:	4620      	mov	r0, r4
 8005908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800590c:	f001 be1c 	b.w	8007548 <_fflush_r>
 8005910:	bd10      	pop	{r4, pc}
 8005912:	bf00      	nop
 8005914:	200002d4 	.word	0x200002d4
 8005918:	2000033c 	.word	0x2000033c
 800591c:	200003a4 	.word	0x200003a4

08005920 <global_stdio_init.part.0>:
 8005920:	b510      	push	{r4, lr}
 8005922:	4b0b      	ldr	r3, [pc, #44]	@ (8005950 <global_stdio_init.part.0+0x30>)
 8005924:	4c0b      	ldr	r4, [pc, #44]	@ (8005954 <global_stdio_init.part.0+0x34>)
 8005926:	4a0c      	ldr	r2, [pc, #48]	@ (8005958 <global_stdio_init.part.0+0x38>)
 8005928:	4620      	mov	r0, r4
 800592a:	601a      	str	r2, [r3, #0]
 800592c:	2104      	movs	r1, #4
 800592e:	2200      	movs	r2, #0
 8005930:	f7ff ff94 	bl	800585c <std>
 8005934:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005938:	2201      	movs	r2, #1
 800593a:	2109      	movs	r1, #9
 800593c:	f7ff ff8e 	bl	800585c <std>
 8005940:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005944:	2202      	movs	r2, #2
 8005946:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800594a:	2112      	movs	r1, #18
 800594c:	f7ff bf86 	b.w	800585c <std>
 8005950:	2000040c 	.word	0x2000040c
 8005954:	200002d4 	.word	0x200002d4
 8005958:	080058c9 	.word	0x080058c9

0800595c <__sfp_lock_acquire>:
 800595c:	4801      	ldr	r0, [pc, #4]	@ (8005964 <__sfp_lock_acquire+0x8>)
 800595e:	f000 b936 	b.w	8005bce <__retarget_lock_acquire_recursive>
 8005962:	bf00      	nop
 8005964:	20000415 	.word	0x20000415

08005968 <__sfp_lock_release>:
 8005968:	4801      	ldr	r0, [pc, #4]	@ (8005970 <__sfp_lock_release+0x8>)
 800596a:	f000 b931 	b.w	8005bd0 <__retarget_lock_release_recursive>
 800596e:	bf00      	nop
 8005970:	20000415 	.word	0x20000415

08005974 <__sinit>:
 8005974:	b510      	push	{r4, lr}
 8005976:	4604      	mov	r4, r0
 8005978:	f7ff fff0 	bl	800595c <__sfp_lock_acquire>
 800597c:	6a23      	ldr	r3, [r4, #32]
 800597e:	b11b      	cbz	r3, 8005988 <__sinit+0x14>
 8005980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005984:	f7ff bff0 	b.w	8005968 <__sfp_lock_release>
 8005988:	4b04      	ldr	r3, [pc, #16]	@ (800599c <__sinit+0x28>)
 800598a:	6223      	str	r3, [r4, #32]
 800598c:	4b04      	ldr	r3, [pc, #16]	@ (80059a0 <__sinit+0x2c>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1f5      	bne.n	8005980 <__sinit+0xc>
 8005994:	f7ff ffc4 	bl	8005920 <global_stdio_init.part.0>
 8005998:	e7f2      	b.n	8005980 <__sinit+0xc>
 800599a:	bf00      	nop
 800599c:	080058e1 	.word	0x080058e1
 80059a0:	2000040c 	.word	0x2000040c

080059a4 <_fwalk_sglue>:
 80059a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059a8:	4607      	mov	r7, r0
 80059aa:	4688      	mov	r8, r1
 80059ac:	4614      	mov	r4, r2
 80059ae:	2600      	movs	r6, #0
 80059b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059b4:	f1b9 0901 	subs.w	r9, r9, #1
 80059b8:	d505      	bpl.n	80059c6 <_fwalk_sglue+0x22>
 80059ba:	6824      	ldr	r4, [r4, #0]
 80059bc:	2c00      	cmp	r4, #0
 80059be:	d1f7      	bne.n	80059b0 <_fwalk_sglue+0xc>
 80059c0:	4630      	mov	r0, r6
 80059c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059c6:	89ab      	ldrh	r3, [r5, #12]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d907      	bls.n	80059dc <_fwalk_sglue+0x38>
 80059cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059d0:	3301      	adds	r3, #1
 80059d2:	d003      	beq.n	80059dc <_fwalk_sglue+0x38>
 80059d4:	4629      	mov	r1, r5
 80059d6:	4638      	mov	r0, r7
 80059d8:	47c0      	blx	r8
 80059da:	4306      	orrs	r6, r0
 80059dc:	3568      	adds	r5, #104	@ 0x68
 80059de:	e7e9      	b.n	80059b4 <_fwalk_sglue+0x10>

080059e0 <sniprintf>:
 80059e0:	b40c      	push	{r2, r3}
 80059e2:	b530      	push	{r4, r5, lr}
 80059e4:	4b18      	ldr	r3, [pc, #96]	@ (8005a48 <sniprintf+0x68>)
 80059e6:	1e0c      	subs	r4, r1, #0
 80059e8:	681d      	ldr	r5, [r3, #0]
 80059ea:	b09d      	sub	sp, #116	@ 0x74
 80059ec:	da08      	bge.n	8005a00 <sniprintf+0x20>
 80059ee:	238b      	movs	r3, #139	@ 0x8b
 80059f0:	f04f 30ff 	mov.w	r0, #4294967295
 80059f4:	602b      	str	r3, [r5, #0]
 80059f6:	b01d      	add	sp, #116	@ 0x74
 80059f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059fc:	b002      	add	sp, #8
 80059fe:	4770      	bx	lr
 8005a00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005a04:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005a08:	f04f 0300 	mov.w	r3, #0
 8005a0c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005a0e:	bf0c      	ite	eq
 8005a10:	4623      	moveq	r3, r4
 8005a12:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005a16:	9304      	str	r3, [sp, #16]
 8005a18:	9307      	str	r3, [sp, #28]
 8005a1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a1e:	9002      	str	r0, [sp, #8]
 8005a20:	9006      	str	r0, [sp, #24]
 8005a22:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005a26:	4628      	mov	r0, r5
 8005a28:	ab21      	add	r3, sp, #132	@ 0x84
 8005a2a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005a2c:	a902      	add	r1, sp, #8
 8005a2e:	9301      	str	r3, [sp, #4]
 8005a30:	f001 fc0e 	bl	8007250 <_svfiprintf_r>
 8005a34:	1c43      	adds	r3, r0, #1
 8005a36:	bfbc      	itt	lt
 8005a38:	238b      	movlt	r3, #139	@ 0x8b
 8005a3a:	602b      	strlt	r3, [r5, #0]
 8005a3c:	2c00      	cmp	r4, #0
 8005a3e:	d0da      	beq.n	80059f6 <sniprintf+0x16>
 8005a40:	2200      	movs	r2, #0
 8005a42:	9b02      	ldr	r3, [sp, #8]
 8005a44:	701a      	strb	r2, [r3, #0]
 8005a46:	e7d6      	b.n	80059f6 <sniprintf+0x16>
 8005a48:	20000018 	.word	0x20000018

08005a4c <__sread>:
 8005a4c:	b510      	push	{r4, lr}
 8005a4e:	460c      	mov	r4, r1
 8005a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a54:	f000 f86c 	bl	8005b30 <_read_r>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	bfab      	itete	ge
 8005a5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005a60:	181b      	addge	r3, r3, r0
 8005a62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a66:	bfac      	ite	ge
 8005a68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a6a:	81a3      	strhlt	r3, [r4, #12]
 8005a6c:	bd10      	pop	{r4, pc}

08005a6e <__swrite>:
 8005a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a72:	461f      	mov	r7, r3
 8005a74:	898b      	ldrh	r3, [r1, #12]
 8005a76:	4605      	mov	r5, r0
 8005a78:	05db      	lsls	r3, r3, #23
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	4616      	mov	r6, r2
 8005a7e:	d505      	bpl.n	8005a8c <__swrite+0x1e>
 8005a80:	2302      	movs	r3, #2
 8005a82:	2200      	movs	r2, #0
 8005a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a88:	f000 f840 	bl	8005b0c <_lseek_r>
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	4632      	mov	r2, r6
 8005a90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a94:	81a3      	strh	r3, [r4, #12]
 8005a96:	4628      	mov	r0, r5
 8005a98:	463b      	mov	r3, r7
 8005a9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aa2:	f000 b857 	b.w	8005b54 <_write_r>

08005aa6 <__sseek>:
 8005aa6:	b510      	push	{r4, lr}
 8005aa8:	460c      	mov	r4, r1
 8005aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aae:	f000 f82d 	bl	8005b0c <_lseek_r>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	bf15      	itete	ne
 8005ab8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005aba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005abe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ac2:	81a3      	strheq	r3, [r4, #12]
 8005ac4:	bf18      	it	ne
 8005ac6:	81a3      	strhne	r3, [r4, #12]
 8005ac8:	bd10      	pop	{r4, pc}

08005aca <__sclose>:
 8005aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ace:	f000 b80d 	b.w	8005aec <_close_r>

08005ad2 <memset>:
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	4402      	add	r2, r0
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d100      	bne.n	8005adc <memset+0xa>
 8005ada:	4770      	bx	lr
 8005adc:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae0:	e7f9      	b.n	8005ad6 <memset+0x4>
	...

08005ae4 <_localeconv_r>:
 8005ae4:	4800      	ldr	r0, [pc, #0]	@ (8005ae8 <_localeconv_r+0x4>)
 8005ae6:	4770      	bx	lr
 8005ae8:	20000158 	.word	0x20000158

08005aec <_close_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	2300      	movs	r3, #0
 8005af0:	4d05      	ldr	r5, [pc, #20]	@ (8005b08 <_close_r+0x1c>)
 8005af2:	4604      	mov	r4, r0
 8005af4:	4608      	mov	r0, r1
 8005af6:	602b      	str	r3, [r5, #0]
 8005af8:	f7fc fcf1 	bl	80024de <_close>
 8005afc:	1c43      	adds	r3, r0, #1
 8005afe:	d102      	bne.n	8005b06 <_close_r+0x1a>
 8005b00:	682b      	ldr	r3, [r5, #0]
 8005b02:	b103      	cbz	r3, 8005b06 <_close_r+0x1a>
 8005b04:	6023      	str	r3, [r4, #0]
 8005b06:	bd38      	pop	{r3, r4, r5, pc}
 8005b08:	20000410 	.word	0x20000410

08005b0c <_lseek_r>:
 8005b0c:	b538      	push	{r3, r4, r5, lr}
 8005b0e:	4604      	mov	r4, r0
 8005b10:	4608      	mov	r0, r1
 8005b12:	4611      	mov	r1, r2
 8005b14:	2200      	movs	r2, #0
 8005b16:	4d05      	ldr	r5, [pc, #20]	@ (8005b2c <_lseek_r+0x20>)
 8005b18:	602a      	str	r2, [r5, #0]
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	f7fc fd03 	bl	8002526 <_lseek>
 8005b20:	1c43      	adds	r3, r0, #1
 8005b22:	d102      	bne.n	8005b2a <_lseek_r+0x1e>
 8005b24:	682b      	ldr	r3, [r5, #0]
 8005b26:	b103      	cbz	r3, 8005b2a <_lseek_r+0x1e>
 8005b28:	6023      	str	r3, [r4, #0]
 8005b2a:	bd38      	pop	{r3, r4, r5, pc}
 8005b2c:	20000410 	.word	0x20000410

08005b30 <_read_r>:
 8005b30:	b538      	push	{r3, r4, r5, lr}
 8005b32:	4604      	mov	r4, r0
 8005b34:	4608      	mov	r0, r1
 8005b36:	4611      	mov	r1, r2
 8005b38:	2200      	movs	r2, #0
 8005b3a:	4d05      	ldr	r5, [pc, #20]	@ (8005b50 <_read_r+0x20>)
 8005b3c:	602a      	str	r2, [r5, #0]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	f7fc fc94 	bl	800246c <_read>
 8005b44:	1c43      	adds	r3, r0, #1
 8005b46:	d102      	bne.n	8005b4e <_read_r+0x1e>
 8005b48:	682b      	ldr	r3, [r5, #0]
 8005b4a:	b103      	cbz	r3, 8005b4e <_read_r+0x1e>
 8005b4c:	6023      	str	r3, [r4, #0]
 8005b4e:	bd38      	pop	{r3, r4, r5, pc}
 8005b50:	20000410 	.word	0x20000410

08005b54 <_write_r>:
 8005b54:	b538      	push	{r3, r4, r5, lr}
 8005b56:	4604      	mov	r4, r0
 8005b58:	4608      	mov	r0, r1
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	4d05      	ldr	r5, [pc, #20]	@ (8005b74 <_write_r+0x20>)
 8005b60:	602a      	str	r2, [r5, #0]
 8005b62:	461a      	mov	r2, r3
 8005b64:	f7fc fc9f 	bl	80024a6 <_write>
 8005b68:	1c43      	adds	r3, r0, #1
 8005b6a:	d102      	bne.n	8005b72 <_write_r+0x1e>
 8005b6c:	682b      	ldr	r3, [r5, #0]
 8005b6e:	b103      	cbz	r3, 8005b72 <_write_r+0x1e>
 8005b70:	6023      	str	r3, [r4, #0]
 8005b72:	bd38      	pop	{r3, r4, r5, pc}
 8005b74:	20000410 	.word	0x20000410

08005b78 <__errno>:
 8005b78:	4b01      	ldr	r3, [pc, #4]	@ (8005b80 <__errno+0x8>)
 8005b7a:	6818      	ldr	r0, [r3, #0]
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	20000018 	.word	0x20000018

08005b84 <__libc_init_array>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	2600      	movs	r6, #0
 8005b88:	4d0c      	ldr	r5, [pc, #48]	@ (8005bbc <__libc_init_array+0x38>)
 8005b8a:	4c0d      	ldr	r4, [pc, #52]	@ (8005bc0 <__libc_init_array+0x3c>)
 8005b8c:	1b64      	subs	r4, r4, r5
 8005b8e:	10a4      	asrs	r4, r4, #2
 8005b90:	42a6      	cmp	r6, r4
 8005b92:	d109      	bne.n	8005ba8 <__libc_init_array+0x24>
 8005b94:	f002 ff80 	bl	8008a98 <_init>
 8005b98:	2600      	movs	r6, #0
 8005b9a:	4d0a      	ldr	r5, [pc, #40]	@ (8005bc4 <__libc_init_array+0x40>)
 8005b9c:	4c0a      	ldr	r4, [pc, #40]	@ (8005bc8 <__libc_init_array+0x44>)
 8005b9e:	1b64      	subs	r4, r4, r5
 8005ba0:	10a4      	asrs	r4, r4, #2
 8005ba2:	42a6      	cmp	r6, r4
 8005ba4:	d105      	bne.n	8005bb2 <__libc_init_array+0x2e>
 8005ba6:	bd70      	pop	{r4, r5, r6, pc}
 8005ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bac:	4798      	blx	r3
 8005bae:	3601      	adds	r6, #1
 8005bb0:	e7ee      	b.n	8005b90 <__libc_init_array+0xc>
 8005bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bb6:	4798      	blx	r3
 8005bb8:	3601      	adds	r6, #1
 8005bba:	e7f2      	b.n	8005ba2 <__libc_init_array+0x1e>
 8005bbc:	08008ed0 	.word	0x08008ed0
 8005bc0:	08008ed0 	.word	0x08008ed0
 8005bc4:	08008ed0 	.word	0x08008ed0
 8005bc8:	08008ed4 	.word	0x08008ed4

08005bcc <__retarget_lock_init_recursive>:
 8005bcc:	4770      	bx	lr

08005bce <__retarget_lock_acquire_recursive>:
 8005bce:	4770      	bx	lr

08005bd0 <__retarget_lock_release_recursive>:
 8005bd0:	4770      	bx	lr

08005bd2 <memchr>:
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	b510      	push	{r4, lr}
 8005bd6:	b2c9      	uxtb	r1, r1
 8005bd8:	4402      	add	r2, r0
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	4618      	mov	r0, r3
 8005bde:	d101      	bne.n	8005be4 <memchr+0x12>
 8005be0:	2000      	movs	r0, #0
 8005be2:	e003      	b.n	8005bec <memchr+0x1a>
 8005be4:	7804      	ldrb	r4, [r0, #0]
 8005be6:	3301      	adds	r3, #1
 8005be8:	428c      	cmp	r4, r1
 8005bea:	d1f6      	bne.n	8005bda <memchr+0x8>
 8005bec:	bd10      	pop	{r4, pc}

08005bee <quorem>:
 8005bee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bf2:	6903      	ldr	r3, [r0, #16]
 8005bf4:	690c      	ldr	r4, [r1, #16]
 8005bf6:	4607      	mov	r7, r0
 8005bf8:	42a3      	cmp	r3, r4
 8005bfa:	db7e      	blt.n	8005cfa <quorem+0x10c>
 8005bfc:	3c01      	subs	r4, #1
 8005bfe:	00a3      	lsls	r3, r4, #2
 8005c00:	f100 0514 	add.w	r5, r0, #20
 8005c04:	f101 0814 	add.w	r8, r1, #20
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c0e:	9301      	str	r3, [sp, #4]
 8005c10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c24:	d32e      	bcc.n	8005c84 <quorem+0x96>
 8005c26:	f04f 0a00 	mov.w	sl, #0
 8005c2a:	46c4      	mov	ip, r8
 8005c2c:	46ae      	mov	lr, r5
 8005c2e:	46d3      	mov	fp, sl
 8005c30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c34:	b298      	uxth	r0, r3
 8005c36:	fb06 a000 	mla	r0, r6, r0, sl
 8005c3a:	0c1b      	lsrs	r3, r3, #16
 8005c3c:	0c02      	lsrs	r2, r0, #16
 8005c3e:	fb06 2303 	mla	r3, r6, r3, r2
 8005c42:	f8de 2000 	ldr.w	r2, [lr]
 8005c46:	b280      	uxth	r0, r0
 8005c48:	b292      	uxth	r2, r2
 8005c4a:	1a12      	subs	r2, r2, r0
 8005c4c:	445a      	add	r2, fp
 8005c4e:	f8de 0000 	ldr.w	r0, [lr]
 8005c52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005c5c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005c60:	b292      	uxth	r2, r2
 8005c62:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005c66:	45e1      	cmp	r9, ip
 8005c68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005c6c:	f84e 2b04 	str.w	r2, [lr], #4
 8005c70:	d2de      	bcs.n	8005c30 <quorem+0x42>
 8005c72:	9b00      	ldr	r3, [sp, #0]
 8005c74:	58eb      	ldr	r3, [r5, r3]
 8005c76:	b92b      	cbnz	r3, 8005c84 <quorem+0x96>
 8005c78:	9b01      	ldr	r3, [sp, #4]
 8005c7a:	3b04      	subs	r3, #4
 8005c7c:	429d      	cmp	r5, r3
 8005c7e:	461a      	mov	r2, r3
 8005c80:	d32f      	bcc.n	8005ce2 <quorem+0xf4>
 8005c82:	613c      	str	r4, [r7, #16]
 8005c84:	4638      	mov	r0, r7
 8005c86:	f001 f97f 	bl	8006f88 <__mcmp>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	db25      	blt.n	8005cda <quorem+0xec>
 8005c8e:	4629      	mov	r1, r5
 8005c90:	2000      	movs	r0, #0
 8005c92:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c96:	f8d1 c000 	ldr.w	ip, [r1]
 8005c9a:	fa1f fe82 	uxth.w	lr, r2
 8005c9e:	fa1f f38c 	uxth.w	r3, ip
 8005ca2:	eba3 030e 	sub.w	r3, r3, lr
 8005ca6:	4403      	add	r3, r0
 8005ca8:	0c12      	lsrs	r2, r2, #16
 8005caa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005cae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cb8:	45c1      	cmp	r9, r8
 8005cba:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005cbe:	f841 3b04 	str.w	r3, [r1], #4
 8005cc2:	d2e6      	bcs.n	8005c92 <quorem+0xa4>
 8005cc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ccc:	b922      	cbnz	r2, 8005cd8 <quorem+0xea>
 8005cce:	3b04      	subs	r3, #4
 8005cd0:	429d      	cmp	r5, r3
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	d30b      	bcc.n	8005cee <quorem+0x100>
 8005cd6:	613c      	str	r4, [r7, #16]
 8005cd8:	3601      	adds	r6, #1
 8005cda:	4630      	mov	r0, r6
 8005cdc:	b003      	add	sp, #12
 8005cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce2:	6812      	ldr	r2, [r2, #0]
 8005ce4:	3b04      	subs	r3, #4
 8005ce6:	2a00      	cmp	r2, #0
 8005ce8:	d1cb      	bne.n	8005c82 <quorem+0x94>
 8005cea:	3c01      	subs	r4, #1
 8005cec:	e7c6      	b.n	8005c7c <quorem+0x8e>
 8005cee:	6812      	ldr	r2, [r2, #0]
 8005cf0:	3b04      	subs	r3, #4
 8005cf2:	2a00      	cmp	r2, #0
 8005cf4:	d1ef      	bne.n	8005cd6 <quorem+0xe8>
 8005cf6:	3c01      	subs	r4, #1
 8005cf8:	e7ea      	b.n	8005cd0 <quorem+0xe2>
 8005cfa:	2000      	movs	r0, #0
 8005cfc:	e7ee      	b.n	8005cdc <quorem+0xee>
	...

08005d00 <_dtoa_r>:
 8005d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d04:	4614      	mov	r4, r2
 8005d06:	461d      	mov	r5, r3
 8005d08:	69c7      	ldr	r7, [r0, #28]
 8005d0a:	b097      	sub	sp, #92	@ 0x5c
 8005d0c:	4681      	mov	r9, r0
 8005d0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005d12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005d14:	b97f      	cbnz	r7, 8005d36 <_dtoa_r+0x36>
 8005d16:	2010      	movs	r0, #16
 8005d18:	f000 fe0e 	bl	8006938 <malloc>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005d22:	b920      	cbnz	r0, 8005d2e <_dtoa_r+0x2e>
 8005d24:	21ef      	movs	r1, #239	@ 0xef
 8005d26:	4bac      	ldr	r3, [pc, #688]	@ (8005fd8 <_dtoa_r+0x2d8>)
 8005d28:	48ac      	ldr	r0, [pc, #688]	@ (8005fdc <_dtoa_r+0x2dc>)
 8005d2a:	f001 fc6d 	bl	8007608 <__assert_func>
 8005d2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005d32:	6007      	str	r7, [r0, #0]
 8005d34:	60c7      	str	r7, [r0, #12]
 8005d36:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d3a:	6819      	ldr	r1, [r3, #0]
 8005d3c:	b159      	cbz	r1, 8005d56 <_dtoa_r+0x56>
 8005d3e:	685a      	ldr	r2, [r3, #4]
 8005d40:	2301      	movs	r3, #1
 8005d42:	4093      	lsls	r3, r2
 8005d44:	604a      	str	r2, [r1, #4]
 8005d46:	608b      	str	r3, [r1, #8]
 8005d48:	4648      	mov	r0, r9
 8005d4a:	f000 feeb 	bl	8006b24 <_Bfree>
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	1e2b      	subs	r3, r5, #0
 8005d58:	bfaf      	iteee	ge
 8005d5a:	2300      	movge	r3, #0
 8005d5c:	2201      	movlt	r2, #1
 8005d5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005d62:	9307      	strlt	r3, [sp, #28]
 8005d64:	bfa8      	it	ge
 8005d66:	6033      	strge	r3, [r6, #0]
 8005d68:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005d6c:	4b9c      	ldr	r3, [pc, #624]	@ (8005fe0 <_dtoa_r+0x2e0>)
 8005d6e:	bfb8      	it	lt
 8005d70:	6032      	strlt	r2, [r6, #0]
 8005d72:	ea33 0308 	bics.w	r3, r3, r8
 8005d76:	d112      	bne.n	8005d9e <_dtoa_r+0x9e>
 8005d78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d7e:	6013      	str	r3, [r2, #0]
 8005d80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005d84:	4323      	orrs	r3, r4
 8005d86:	f000 855e 	beq.w	8006846 <_dtoa_r+0xb46>
 8005d8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005fe4 <_dtoa_r+0x2e4>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f000 8560 	beq.w	8006856 <_dtoa_r+0xb56>
 8005d96:	f10a 0303 	add.w	r3, sl, #3
 8005d9a:	f000 bd5a 	b.w	8006852 <_dtoa_r+0xb52>
 8005d9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005da2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005da6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005daa:	2200      	movs	r2, #0
 8005dac:	2300      	movs	r3, #0
 8005dae:	f7fa fdfb 	bl	80009a8 <__aeabi_dcmpeq>
 8005db2:	4607      	mov	r7, r0
 8005db4:	b158      	cbz	r0, 8005dce <_dtoa_r+0xce>
 8005db6:	2301      	movs	r3, #1
 8005db8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005dbe:	b113      	cbz	r3, 8005dc6 <_dtoa_r+0xc6>
 8005dc0:	4b89      	ldr	r3, [pc, #548]	@ (8005fe8 <_dtoa_r+0x2e8>)
 8005dc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005fec <_dtoa_r+0x2ec>
 8005dca:	f000 bd44 	b.w	8006856 <_dtoa_r+0xb56>
 8005dce:	ab14      	add	r3, sp, #80	@ 0x50
 8005dd0:	9301      	str	r3, [sp, #4]
 8005dd2:	ab15      	add	r3, sp, #84	@ 0x54
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	4648      	mov	r0, r9
 8005dd8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005ddc:	f001 f984 	bl	80070e8 <__d2b>
 8005de0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005de4:	9003      	str	r0, [sp, #12]
 8005de6:	2e00      	cmp	r6, #0
 8005de8:	d078      	beq.n	8005edc <_dtoa_r+0x1dc>
 8005dea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005df0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005df8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005dfc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e00:	9712      	str	r7, [sp, #72]	@ 0x48
 8005e02:	4619      	mov	r1, r3
 8005e04:	2200      	movs	r2, #0
 8005e06:	4b7a      	ldr	r3, [pc, #488]	@ (8005ff0 <_dtoa_r+0x2f0>)
 8005e08:	f7fa f9ae 	bl	8000168 <__aeabi_dsub>
 8005e0c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005fc0 <_dtoa_r+0x2c0>)
 8005e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e12:	f7fa fb61 	bl	80004d8 <__aeabi_dmul>
 8005e16:	a36c      	add	r3, pc, #432	@ (adr r3, 8005fc8 <_dtoa_r+0x2c8>)
 8005e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1c:	f7fa f9a6 	bl	800016c <__adddf3>
 8005e20:	4604      	mov	r4, r0
 8005e22:	4630      	mov	r0, r6
 8005e24:	460d      	mov	r5, r1
 8005e26:	f7fa faed 	bl	8000404 <__aeabi_i2d>
 8005e2a:	a369      	add	r3, pc, #420	@ (adr r3, 8005fd0 <_dtoa_r+0x2d0>)
 8005e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e30:	f7fa fb52 	bl	80004d8 <__aeabi_dmul>
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	4620      	mov	r0, r4
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	f7fa f996 	bl	800016c <__adddf3>
 8005e40:	4604      	mov	r4, r0
 8005e42:	460d      	mov	r5, r1
 8005e44:	f7fa fdf8 	bl	8000a38 <__aeabi_d2iz>
 8005e48:	2200      	movs	r2, #0
 8005e4a:	4607      	mov	r7, r0
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	4620      	mov	r0, r4
 8005e50:	4629      	mov	r1, r5
 8005e52:	f7fa fdb3 	bl	80009bc <__aeabi_dcmplt>
 8005e56:	b140      	cbz	r0, 8005e6a <_dtoa_r+0x16a>
 8005e58:	4638      	mov	r0, r7
 8005e5a:	f7fa fad3 	bl	8000404 <__aeabi_i2d>
 8005e5e:	4622      	mov	r2, r4
 8005e60:	462b      	mov	r3, r5
 8005e62:	f7fa fda1 	bl	80009a8 <__aeabi_dcmpeq>
 8005e66:	b900      	cbnz	r0, 8005e6a <_dtoa_r+0x16a>
 8005e68:	3f01      	subs	r7, #1
 8005e6a:	2f16      	cmp	r7, #22
 8005e6c:	d854      	bhi.n	8005f18 <_dtoa_r+0x218>
 8005e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e72:	4b60      	ldr	r3, [pc, #384]	@ (8005ff4 <_dtoa_r+0x2f4>)
 8005e74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7c:	f7fa fd9e 	bl	80009bc <__aeabi_dcmplt>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	d04b      	beq.n	8005f1c <_dtoa_r+0x21c>
 8005e84:	2300      	movs	r3, #0
 8005e86:	3f01      	subs	r7, #1
 8005e88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005e8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e8c:	1b9b      	subs	r3, r3, r6
 8005e8e:	1e5a      	subs	r2, r3, #1
 8005e90:	bf49      	itett	mi
 8005e92:	f1c3 0301 	rsbmi	r3, r3, #1
 8005e96:	2300      	movpl	r3, #0
 8005e98:	9304      	strmi	r3, [sp, #16]
 8005e9a:	2300      	movmi	r3, #0
 8005e9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e9e:	bf54      	ite	pl
 8005ea0:	9304      	strpl	r3, [sp, #16]
 8005ea2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005ea4:	2f00      	cmp	r7, #0
 8005ea6:	db3b      	blt.n	8005f20 <_dtoa_r+0x220>
 8005ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eaa:	970e      	str	r7, [sp, #56]	@ 0x38
 8005eac:	443b      	add	r3, r7
 8005eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005eb6:	2b09      	cmp	r3, #9
 8005eb8:	d865      	bhi.n	8005f86 <_dtoa_r+0x286>
 8005eba:	2b05      	cmp	r3, #5
 8005ebc:	bfc4      	itt	gt
 8005ebe:	3b04      	subgt	r3, #4
 8005ec0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005ec2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ec4:	bfc8      	it	gt
 8005ec6:	2400      	movgt	r4, #0
 8005ec8:	f1a3 0302 	sub.w	r3, r3, #2
 8005ecc:	bfd8      	it	le
 8005ece:	2401      	movle	r4, #1
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d864      	bhi.n	8005f9e <_dtoa_r+0x29e>
 8005ed4:	e8df f003 	tbb	[pc, r3]
 8005ed8:	2c385553 	.word	0x2c385553
 8005edc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005ee0:	441e      	add	r6, r3
 8005ee2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	bfc1      	itttt	gt
 8005eea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005eee:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ef2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ef6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005efa:	bfd6      	itet	le
 8005efc:	f1c3 0320 	rsble	r3, r3, #32
 8005f00:	ea48 0003 	orrgt.w	r0, r8, r3
 8005f04:	fa04 f003 	lslle.w	r0, r4, r3
 8005f08:	f7fa fa6c 	bl	80003e4 <__aeabi_ui2d>
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f12:	3e01      	subs	r6, #1
 8005f14:	9212      	str	r2, [sp, #72]	@ 0x48
 8005f16:	e774      	b.n	8005e02 <_dtoa_r+0x102>
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e7b5      	b.n	8005e88 <_dtoa_r+0x188>
 8005f1c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005f1e:	e7b4      	b.n	8005e8a <_dtoa_r+0x18a>
 8005f20:	9b04      	ldr	r3, [sp, #16]
 8005f22:	1bdb      	subs	r3, r3, r7
 8005f24:	9304      	str	r3, [sp, #16]
 8005f26:	427b      	negs	r3, r7
 8005f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005f2e:	e7c1      	b.n	8005eb4 <_dtoa_r+0x1b4>
 8005f30:	2301      	movs	r3, #1
 8005f32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f36:	eb07 0b03 	add.w	fp, r7, r3
 8005f3a:	f10b 0301 	add.w	r3, fp, #1
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	9308      	str	r3, [sp, #32]
 8005f42:	bfb8      	it	lt
 8005f44:	2301      	movlt	r3, #1
 8005f46:	e006      	b.n	8005f56 <_dtoa_r+0x256>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	dd28      	ble.n	8005fa4 <_dtoa_r+0x2a4>
 8005f52:	469b      	mov	fp, r3
 8005f54:	9308      	str	r3, [sp, #32]
 8005f56:	2100      	movs	r1, #0
 8005f58:	2204      	movs	r2, #4
 8005f5a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005f5e:	f102 0514 	add.w	r5, r2, #20
 8005f62:	429d      	cmp	r5, r3
 8005f64:	d926      	bls.n	8005fb4 <_dtoa_r+0x2b4>
 8005f66:	6041      	str	r1, [r0, #4]
 8005f68:	4648      	mov	r0, r9
 8005f6a:	f000 fd9b 	bl	8006aa4 <_Balloc>
 8005f6e:	4682      	mov	sl, r0
 8005f70:	2800      	cmp	r0, #0
 8005f72:	d143      	bne.n	8005ffc <_dtoa_r+0x2fc>
 8005f74:	4602      	mov	r2, r0
 8005f76:	f240 11af 	movw	r1, #431	@ 0x1af
 8005f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8005ff8 <_dtoa_r+0x2f8>)
 8005f7c:	e6d4      	b.n	8005d28 <_dtoa_r+0x28>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	e7e3      	b.n	8005f4a <_dtoa_r+0x24a>
 8005f82:	2300      	movs	r3, #0
 8005f84:	e7d5      	b.n	8005f32 <_dtoa_r+0x232>
 8005f86:	2401      	movs	r4, #1
 8005f88:	2300      	movs	r3, #0
 8005f8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005f8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005f8e:	f04f 3bff 	mov.w	fp, #4294967295
 8005f92:	2200      	movs	r2, #0
 8005f94:	2312      	movs	r3, #18
 8005f96:	f8cd b020 	str.w	fp, [sp, #32]
 8005f9a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005f9c:	e7db      	b.n	8005f56 <_dtoa_r+0x256>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fa2:	e7f4      	b.n	8005f8e <_dtoa_r+0x28e>
 8005fa4:	f04f 0b01 	mov.w	fp, #1
 8005fa8:	465b      	mov	r3, fp
 8005faa:	f8cd b020 	str.w	fp, [sp, #32]
 8005fae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005fb2:	e7d0      	b.n	8005f56 <_dtoa_r+0x256>
 8005fb4:	3101      	adds	r1, #1
 8005fb6:	0052      	lsls	r2, r2, #1
 8005fb8:	e7d1      	b.n	8005f5e <_dtoa_r+0x25e>
 8005fba:	bf00      	nop
 8005fbc:	f3af 8000 	nop.w
 8005fc0:	636f4361 	.word	0x636f4361
 8005fc4:	3fd287a7 	.word	0x3fd287a7
 8005fc8:	8b60c8b3 	.word	0x8b60c8b3
 8005fcc:	3fc68a28 	.word	0x3fc68a28
 8005fd0:	509f79fb 	.word	0x509f79fb
 8005fd4:	3fd34413 	.word	0x3fd34413
 8005fd8:	08008b51 	.word	0x08008b51
 8005fdc:	08008b68 	.word	0x08008b68
 8005fe0:	7ff00000 	.word	0x7ff00000
 8005fe4:	08008b4d 	.word	0x08008b4d
 8005fe8:	08008b21 	.word	0x08008b21
 8005fec:	08008b20 	.word	0x08008b20
 8005ff0:	3ff80000 	.word	0x3ff80000
 8005ff4:	08008cb8 	.word	0x08008cb8
 8005ff8:	08008bc0 	.word	0x08008bc0
 8005ffc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006000:	6018      	str	r0, [r3, #0]
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	2b0e      	cmp	r3, #14
 8006006:	f200 80a1 	bhi.w	800614c <_dtoa_r+0x44c>
 800600a:	2c00      	cmp	r4, #0
 800600c:	f000 809e 	beq.w	800614c <_dtoa_r+0x44c>
 8006010:	2f00      	cmp	r7, #0
 8006012:	dd33      	ble.n	800607c <_dtoa_r+0x37c>
 8006014:	4b9c      	ldr	r3, [pc, #624]	@ (8006288 <_dtoa_r+0x588>)
 8006016:	f007 020f 	and.w	r2, r7, #15
 800601a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800601e:	05f8      	lsls	r0, r7, #23
 8006020:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006024:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006028:	ea4f 1427 	mov.w	r4, r7, asr #4
 800602c:	d516      	bpl.n	800605c <_dtoa_r+0x35c>
 800602e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006032:	4b96      	ldr	r3, [pc, #600]	@ (800628c <_dtoa_r+0x58c>)
 8006034:	2603      	movs	r6, #3
 8006036:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800603a:	f7fa fb77 	bl	800072c <__aeabi_ddiv>
 800603e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006042:	f004 040f 	and.w	r4, r4, #15
 8006046:	4d91      	ldr	r5, [pc, #580]	@ (800628c <_dtoa_r+0x58c>)
 8006048:	b954      	cbnz	r4, 8006060 <_dtoa_r+0x360>
 800604a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800604e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006052:	f7fa fb6b 	bl	800072c <__aeabi_ddiv>
 8006056:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800605a:	e028      	b.n	80060ae <_dtoa_r+0x3ae>
 800605c:	2602      	movs	r6, #2
 800605e:	e7f2      	b.n	8006046 <_dtoa_r+0x346>
 8006060:	07e1      	lsls	r1, r4, #31
 8006062:	d508      	bpl.n	8006076 <_dtoa_r+0x376>
 8006064:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006068:	e9d5 2300 	ldrd	r2, r3, [r5]
 800606c:	f7fa fa34 	bl	80004d8 <__aeabi_dmul>
 8006070:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006074:	3601      	adds	r6, #1
 8006076:	1064      	asrs	r4, r4, #1
 8006078:	3508      	adds	r5, #8
 800607a:	e7e5      	b.n	8006048 <_dtoa_r+0x348>
 800607c:	f000 80af 	beq.w	80061de <_dtoa_r+0x4de>
 8006080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006084:	427c      	negs	r4, r7
 8006086:	4b80      	ldr	r3, [pc, #512]	@ (8006288 <_dtoa_r+0x588>)
 8006088:	f004 020f 	and.w	r2, r4, #15
 800608c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f7fa fa20 	bl	80004d8 <__aeabi_dmul>
 8006098:	2602      	movs	r6, #2
 800609a:	2300      	movs	r3, #0
 800609c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060a0:	4d7a      	ldr	r5, [pc, #488]	@ (800628c <_dtoa_r+0x58c>)
 80060a2:	1124      	asrs	r4, r4, #4
 80060a4:	2c00      	cmp	r4, #0
 80060a6:	f040 808f 	bne.w	80061c8 <_dtoa_r+0x4c8>
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1d3      	bne.n	8006056 <_dtoa_r+0x356>
 80060ae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80060b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 8094 	beq.w	80061e2 <_dtoa_r+0x4e2>
 80060ba:	2200      	movs	r2, #0
 80060bc:	4620      	mov	r0, r4
 80060be:	4629      	mov	r1, r5
 80060c0:	4b73      	ldr	r3, [pc, #460]	@ (8006290 <_dtoa_r+0x590>)
 80060c2:	f7fa fc7b 	bl	80009bc <__aeabi_dcmplt>
 80060c6:	2800      	cmp	r0, #0
 80060c8:	f000 808b 	beq.w	80061e2 <_dtoa_r+0x4e2>
 80060cc:	9b08      	ldr	r3, [sp, #32]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 8087 	beq.w	80061e2 <_dtoa_r+0x4e2>
 80060d4:	f1bb 0f00 	cmp.w	fp, #0
 80060d8:	dd34      	ble.n	8006144 <_dtoa_r+0x444>
 80060da:	4620      	mov	r0, r4
 80060dc:	2200      	movs	r2, #0
 80060de:	4629      	mov	r1, r5
 80060e0:	4b6c      	ldr	r3, [pc, #432]	@ (8006294 <_dtoa_r+0x594>)
 80060e2:	f7fa f9f9 	bl	80004d8 <__aeabi_dmul>
 80060e6:	465c      	mov	r4, fp
 80060e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80060f0:	3601      	adds	r6, #1
 80060f2:	4630      	mov	r0, r6
 80060f4:	f7fa f986 	bl	8000404 <__aeabi_i2d>
 80060f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060fc:	f7fa f9ec 	bl	80004d8 <__aeabi_dmul>
 8006100:	2200      	movs	r2, #0
 8006102:	4b65      	ldr	r3, [pc, #404]	@ (8006298 <_dtoa_r+0x598>)
 8006104:	f7fa f832 	bl	800016c <__adddf3>
 8006108:	4605      	mov	r5, r0
 800610a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800610e:	2c00      	cmp	r4, #0
 8006110:	d16a      	bne.n	80061e8 <_dtoa_r+0x4e8>
 8006112:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006116:	2200      	movs	r2, #0
 8006118:	4b60      	ldr	r3, [pc, #384]	@ (800629c <_dtoa_r+0x59c>)
 800611a:	f7fa f825 	bl	8000168 <__aeabi_dsub>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006126:	462a      	mov	r2, r5
 8006128:	4633      	mov	r3, r6
 800612a:	f7fa fc65 	bl	80009f8 <__aeabi_dcmpgt>
 800612e:	2800      	cmp	r0, #0
 8006130:	f040 8298 	bne.w	8006664 <_dtoa_r+0x964>
 8006134:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006138:	462a      	mov	r2, r5
 800613a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800613e:	f7fa fc3d 	bl	80009bc <__aeabi_dcmplt>
 8006142:	bb38      	cbnz	r0, 8006194 <_dtoa_r+0x494>
 8006144:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006148:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800614c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800614e:	2b00      	cmp	r3, #0
 8006150:	f2c0 8157 	blt.w	8006402 <_dtoa_r+0x702>
 8006154:	2f0e      	cmp	r7, #14
 8006156:	f300 8154 	bgt.w	8006402 <_dtoa_r+0x702>
 800615a:	4b4b      	ldr	r3, [pc, #300]	@ (8006288 <_dtoa_r+0x588>)
 800615c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006160:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006164:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800616a:	2b00      	cmp	r3, #0
 800616c:	f280 80e5 	bge.w	800633a <_dtoa_r+0x63a>
 8006170:	9b08      	ldr	r3, [sp, #32]
 8006172:	2b00      	cmp	r3, #0
 8006174:	f300 80e1 	bgt.w	800633a <_dtoa_r+0x63a>
 8006178:	d10c      	bne.n	8006194 <_dtoa_r+0x494>
 800617a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800617e:	2200      	movs	r2, #0
 8006180:	4b46      	ldr	r3, [pc, #280]	@ (800629c <_dtoa_r+0x59c>)
 8006182:	f7fa f9a9 	bl	80004d8 <__aeabi_dmul>
 8006186:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800618a:	f7fa fc2b 	bl	80009e4 <__aeabi_dcmpge>
 800618e:	2800      	cmp	r0, #0
 8006190:	f000 8266 	beq.w	8006660 <_dtoa_r+0x960>
 8006194:	2400      	movs	r4, #0
 8006196:	4625      	mov	r5, r4
 8006198:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800619a:	4656      	mov	r6, sl
 800619c:	ea6f 0803 	mvn.w	r8, r3
 80061a0:	2700      	movs	r7, #0
 80061a2:	4621      	mov	r1, r4
 80061a4:	4648      	mov	r0, r9
 80061a6:	f000 fcbd 	bl	8006b24 <_Bfree>
 80061aa:	2d00      	cmp	r5, #0
 80061ac:	f000 80bd 	beq.w	800632a <_dtoa_r+0x62a>
 80061b0:	b12f      	cbz	r7, 80061be <_dtoa_r+0x4be>
 80061b2:	42af      	cmp	r7, r5
 80061b4:	d003      	beq.n	80061be <_dtoa_r+0x4be>
 80061b6:	4639      	mov	r1, r7
 80061b8:	4648      	mov	r0, r9
 80061ba:	f000 fcb3 	bl	8006b24 <_Bfree>
 80061be:	4629      	mov	r1, r5
 80061c0:	4648      	mov	r0, r9
 80061c2:	f000 fcaf 	bl	8006b24 <_Bfree>
 80061c6:	e0b0      	b.n	800632a <_dtoa_r+0x62a>
 80061c8:	07e2      	lsls	r2, r4, #31
 80061ca:	d505      	bpl.n	80061d8 <_dtoa_r+0x4d8>
 80061cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061d0:	f7fa f982 	bl	80004d8 <__aeabi_dmul>
 80061d4:	2301      	movs	r3, #1
 80061d6:	3601      	adds	r6, #1
 80061d8:	1064      	asrs	r4, r4, #1
 80061da:	3508      	adds	r5, #8
 80061dc:	e762      	b.n	80060a4 <_dtoa_r+0x3a4>
 80061de:	2602      	movs	r6, #2
 80061e0:	e765      	b.n	80060ae <_dtoa_r+0x3ae>
 80061e2:	46b8      	mov	r8, r7
 80061e4:	9c08      	ldr	r4, [sp, #32]
 80061e6:	e784      	b.n	80060f2 <_dtoa_r+0x3f2>
 80061e8:	4b27      	ldr	r3, [pc, #156]	@ (8006288 <_dtoa_r+0x588>)
 80061ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80061f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061f4:	4454      	add	r4, sl
 80061f6:	2900      	cmp	r1, #0
 80061f8:	d054      	beq.n	80062a4 <_dtoa_r+0x5a4>
 80061fa:	2000      	movs	r0, #0
 80061fc:	4928      	ldr	r1, [pc, #160]	@ (80062a0 <_dtoa_r+0x5a0>)
 80061fe:	f7fa fa95 	bl	800072c <__aeabi_ddiv>
 8006202:	4633      	mov	r3, r6
 8006204:	462a      	mov	r2, r5
 8006206:	f7f9 ffaf 	bl	8000168 <__aeabi_dsub>
 800620a:	4656      	mov	r6, sl
 800620c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006210:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006214:	f7fa fc10 	bl	8000a38 <__aeabi_d2iz>
 8006218:	4605      	mov	r5, r0
 800621a:	f7fa f8f3 	bl	8000404 <__aeabi_i2d>
 800621e:	4602      	mov	r2, r0
 8006220:	460b      	mov	r3, r1
 8006222:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006226:	f7f9 ff9f 	bl	8000168 <__aeabi_dsub>
 800622a:	4602      	mov	r2, r0
 800622c:	460b      	mov	r3, r1
 800622e:	3530      	adds	r5, #48	@ 0x30
 8006230:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006234:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006238:	f806 5b01 	strb.w	r5, [r6], #1
 800623c:	f7fa fbbe 	bl	80009bc <__aeabi_dcmplt>
 8006240:	2800      	cmp	r0, #0
 8006242:	d172      	bne.n	800632a <_dtoa_r+0x62a>
 8006244:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006248:	2000      	movs	r0, #0
 800624a:	4911      	ldr	r1, [pc, #68]	@ (8006290 <_dtoa_r+0x590>)
 800624c:	f7f9 ff8c 	bl	8000168 <__aeabi_dsub>
 8006250:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006254:	f7fa fbb2 	bl	80009bc <__aeabi_dcmplt>
 8006258:	2800      	cmp	r0, #0
 800625a:	f040 80b4 	bne.w	80063c6 <_dtoa_r+0x6c6>
 800625e:	42a6      	cmp	r6, r4
 8006260:	f43f af70 	beq.w	8006144 <_dtoa_r+0x444>
 8006264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006268:	2200      	movs	r2, #0
 800626a:	4b0a      	ldr	r3, [pc, #40]	@ (8006294 <_dtoa_r+0x594>)
 800626c:	f7fa f934 	bl	80004d8 <__aeabi_dmul>
 8006270:	2200      	movs	r2, #0
 8006272:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006276:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800627a:	4b06      	ldr	r3, [pc, #24]	@ (8006294 <_dtoa_r+0x594>)
 800627c:	f7fa f92c 	bl	80004d8 <__aeabi_dmul>
 8006280:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006284:	e7c4      	b.n	8006210 <_dtoa_r+0x510>
 8006286:	bf00      	nop
 8006288:	08008cb8 	.word	0x08008cb8
 800628c:	08008c90 	.word	0x08008c90
 8006290:	3ff00000 	.word	0x3ff00000
 8006294:	40240000 	.word	0x40240000
 8006298:	401c0000 	.word	0x401c0000
 800629c:	40140000 	.word	0x40140000
 80062a0:	3fe00000 	.word	0x3fe00000
 80062a4:	4631      	mov	r1, r6
 80062a6:	4628      	mov	r0, r5
 80062a8:	f7fa f916 	bl	80004d8 <__aeabi_dmul>
 80062ac:	4656      	mov	r6, sl
 80062ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062b2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80062b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062b8:	f7fa fbbe 	bl	8000a38 <__aeabi_d2iz>
 80062bc:	4605      	mov	r5, r0
 80062be:	f7fa f8a1 	bl	8000404 <__aeabi_i2d>
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ca:	f7f9 ff4d 	bl	8000168 <__aeabi_dsub>
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	3530      	adds	r5, #48	@ 0x30
 80062d4:	f806 5b01 	strb.w	r5, [r6], #1
 80062d8:	42a6      	cmp	r6, r4
 80062da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	d124      	bne.n	800632e <_dtoa_r+0x62e>
 80062e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062e8:	4bae      	ldr	r3, [pc, #696]	@ (80065a4 <_dtoa_r+0x8a4>)
 80062ea:	f7f9 ff3f 	bl	800016c <__adddf3>
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062f6:	f7fa fb7f 	bl	80009f8 <__aeabi_dcmpgt>
 80062fa:	2800      	cmp	r0, #0
 80062fc:	d163      	bne.n	80063c6 <_dtoa_r+0x6c6>
 80062fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006302:	2000      	movs	r0, #0
 8006304:	49a7      	ldr	r1, [pc, #668]	@ (80065a4 <_dtoa_r+0x8a4>)
 8006306:	f7f9 ff2f 	bl	8000168 <__aeabi_dsub>
 800630a:	4602      	mov	r2, r0
 800630c:	460b      	mov	r3, r1
 800630e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006312:	f7fa fb53 	bl	80009bc <__aeabi_dcmplt>
 8006316:	2800      	cmp	r0, #0
 8006318:	f43f af14 	beq.w	8006144 <_dtoa_r+0x444>
 800631c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800631e:	1e73      	subs	r3, r6, #1
 8006320:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006322:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006326:	2b30      	cmp	r3, #48	@ 0x30
 8006328:	d0f8      	beq.n	800631c <_dtoa_r+0x61c>
 800632a:	4647      	mov	r7, r8
 800632c:	e03b      	b.n	80063a6 <_dtoa_r+0x6a6>
 800632e:	4b9e      	ldr	r3, [pc, #632]	@ (80065a8 <_dtoa_r+0x8a8>)
 8006330:	f7fa f8d2 	bl	80004d8 <__aeabi_dmul>
 8006334:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006338:	e7bc      	b.n	80062b4 <_dtoa_r+0x5b4>
 800633a:	4656      	mov	r6, sl
 800633c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006344:	4620      	mov	r0, r4
 8006346:	4629      	mov	r1, r5
 8006348:	f7fa f9f0 	bl	800072c <__aeabi_ddiv>
 800634c:	f7fa fb74 	bl	8000a38 <__aeabi_d2iz>
 8006350:	4680      	mov	r8, r0
 8006352:	f7fa f857 	bl	8000404 <__aeabi_i2d>
 8006356:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800635a:	f7fa f8bd 	bl	80004d8 <__aeabi_dmul>
 800635e:	4602      	mov	r2, r0
 8006360:	460b      	mov	r3, r1
 8006362:	4620      	mov	r0, r4
 8006364:	4629      	mov	r1, r5
 8006366:	f7f9 feff 	bl	8000168 <__aeabi_dsub>
 800636a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800636e:	9d08      	ldr	r5, [sp, #32]
 8006370:	f806 4b01 	strb.w	r4, [r6], #1
 8006374:	eba6 040a 	sub.w	r4, r6, sl
 8006378:	42a5      	cmp	r5, r4
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	d133      	bne.n	80063e8 <_dtoa_r+0x6e8>
 8006380:	f7f9 fef4 	bl	800016c <__adddf3>
 8006384:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006388:	4604      	mov	r4, r0
 800638a:	460d      	mov	r5, r1
 800638c:	f7fa fb34 	bl	80009f8 <__aeabi_dcmpgt>
 8006390:	b9c0      	cbnz	r0, 80063c4 <_dtoa_r+0x6c4>
 8006392:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006396:	4620      	mov	r0, r4
 8006398:	4629      	mov	r1, r5
 800639a:	f7fa fb05 	bl	80009a8 <__aeabi_dcmpeq>
 800639e:	b110      	cbz	r0, 80063a6 <_dtoa_r+0x6a6>
 80063a0:	f018 0f01 	tst.w	r8, #1
 80063a4:	d10e      	bne.n	80063c4 <_dtoa_r+0x6c4>
 80063a6:	4648      	mov	r0, r9
 80063a8:	9903      	ldr	r1, [sp, #12]
 80063aa:	f000 fbbb 	bl	8006b24 <_Bfree>
 80063ae:	2300      	movs	r3, #0
 80063b0:	7033      	strb	r3, [r6, #0]
 80063b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80063b4:	3701      	adds	r7, #1
 80063b6:	601f      	str	r7, [r3, #0]
 80063b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f000 824b 	beq.w	8006856 <_dtoa_r+0xb56>
 80063c0:	601e      	str	r6, [r3, #0]
 80063c2:	e248      	b.n	8006856 <_dtoa_r+0xb56>
 80063c4:	46b8      	mov	r8, r7
 80063c6:	4633      	mov	r3, r6
 80063c8:	461e      	mov	r6, r3
 80063ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063ce:	2a39      	cmp	r2, #57	@ 0x39
 80063d0:	d106      	bne.n	80063e0 <_dtoa_r+0x6e0>
 80063d2:	459a      	cmp	sl, r3
 80063d4:	d1f8      	bne.n	80063c8 <_dtoa_r+0x6c8>
 80063d6:	2230      	movs	r2, #48	@ 0x30
 80063d8:	f108 0801 	add.w	r8, r8, #1
 80063dc:	f88a 2000 	strb.w	r2, [sl]
 80063e0:	781a      	ldrb	r2, [r3, #0]
 80063e2:	3201      	adds	r2, #1
 80063e4:	701a      	strb	r2, [r3, #0]
 80063e6:	e7a0      	b.n	800632a <_dtoa_r+0x62a>
 80063e8:	2200      	movs	r2, #0
 80063ea:	4b6f      	ldr	r3, [pc, #444]	@ (80065a8 <_dtoa_r+0x8a8>)
 80063ec:	f7fa f874 	bl	80004d8 <__aeabi_dmul>
 80063f0:	2200      	movs	r2, #0
 80063f2:	2300      	movs	r3, #0
 80063f4:	4604      	mov	r4, r0
 80063f6:	460d      	mov	r5, r1
 80063f8:	f7fa fad6 	bl	80009a8 <__aeabi_dcmpeq>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	d09f      	beq.n	8006340 <_dtoa_r+0x640>
 8006400:	e7d1      	b.n	80063a6 <_dtoa_r+0x6a6>
 8006402:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006404:	2a00      	cmp	r2, #0
 8006406:	f000 80ea 	beq.w	80065de <_dtoa_r+0x8de>
 800640a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800640c:	2a01      	cmp	r2, #1
 800640e:	f300 80cd 	bgt.w	80065ac <_dtoa_r+0x8ac>
 8006412:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006414:	2a00      	cmp	r2, #0
 8006416:	f000 80c1 	beq.w	800659c <_dtoa_r+0x89c>
 800641a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800641e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006420:	9e04      	ldr	r6, [sp, #16]
 8006422:	9a04      	ldr	r2, [sp, #16]
 8006424:	2101      	movs	r1, #1
 8006426:	441a      	add	r2, r3
 8006428:	9204      	str	r2, [sp, #16]
 800642a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800642c:	4648      	mov	r0, r9
 800642e:	441a      	add	r2, r3
 8006430:	9209      	str	r2, [sp, #36]	@ 0x24
 8006432:	f000 fc2b 	bl	8006c8c <__i2b>
 8006436:	4605      	mov	r5, r0
 8006438:	b166      	cbz	r6, 8006454 <_dtoa_r+0x754>
 800643a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800643c:	2b00      	cmp	r3, #0
 800643e:	dd09      	ble.n	8006454 <_dtoa_r+0x754>
 8006440:	42b3      	cmp	r3, r6
 8006442:	bfa8      	it	ge
 8006444:	4633      	movge	r3, r6
 8006446:	9a04      	ldr	r2, [sp, #16]
 8006448:	1af6      	subs	r6, r6, r3
 800644a:	1ad2      	subs	r2, r2, r3
 800644c:	9204      	str	r2, [sp, #16]
 800644e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	9309      	str	r3, [sp, #36]	@ 0x24
 8006454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006456:	b30b      	cbz	r3, 800649c <_dtoa_r+0x79c>
 8006458:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 80c6 	beq.w	80065ec <_dtoa_r+0x8ec>
 8006460:	2c00      	cmp	r4, #0
 8006462:	f000 80c0 	beq.w	80065e6 <_dtoa_r+0x8e6>
 8006466:	4629      	mov	r1, r5
 8006468:	4622      	mov	r2, r4
 800646a:	4648      	mov	r0, r9
 800646c:	f000 fcc6 	bl	8006dfc <__pow5mult>
 8006470:	9a03      	ldr	r2, [sp, #12]
 8006472:	4601      	mov	r1, r0
 8006474:	4605      	mov	r5, r0
 8006476:	4648      	mov	r0, r9
 8006478:	f000 fc1e 	bl	8006cb8 <__multiply>
 800647c:	9903      	ldr	r1, [sp, #12]
 800647e:	4680      	mov	r8, r0
 8006480:	4648      	mov	r0, r9
 8006482:	f000 fb4f 	bl	8006b24 <_Bfree>
 8006486:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006488:	1b1b      	subs	r3, r3, r4
 800648a:	930a      	str	r3, [sp, #40]	@ 0x28
 800648c:	f000 80b1 	beq.w	80065f2 <_dtoa_r+0x8f2>
 8006490:	4641      	mov	r1, r8
 8006492:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006494:	4648      	mov	r0, r9
 8006496:	f000 fcb1 	bl	8006dfc <__pow5mult>
 800649a:	9003      	str	r0, [sp, #12]
 800649c:	2101      	movs	r1, #1
 800649e:	4648      	mov	r0, r9
 80064a0:	f000 fbf4 	bl	8006c8c <__i2b>
 80064a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064a6:	4604      	mov	r4, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 81d8 	beq.w	800685e <_dtoa_r+0xb5e>
 80064ae:	461a      	mov	r2, r3
 80064b0:	4601      	mov	r1, r0
 80064b2:	4648      	mov	r0, r9
 80064b4:	f000 fca2 	bl	8006dfc <__pow5mult>
 80064b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064ba:	4604      	mov	r4, r0
 80064bc:	2b01      	cmp	r3, #1
 80064be:	f300 809f 	bgt.w	8006600 <_dtoa_r+0x900>
 80064c2:	9b06      	ldr	r3, [sp, #24]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f040 8097 	bne.w	80065f8 <_dtoa_r+0x8f8>
 80064ca:	9b07      	ldr	r3, [sp, #28]
 80064cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f040 8093 	bne.w	80065fc <_dtoa_r+0x8fc>
 80064d6:	9b07      	ldr	r3, [sp, #28]
 80064d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064dc:	0d1b      	lsrs	r3, r3, #20
 80064de:	051b      	lsls	r3, r3, #20
 80064e0:	b133      	cbz	r3, 80064f0 <_dtoa_r+0x7f0>
 80064e2:	9b04      	ldr	r3, [sp, #16]
 80064e4:	3301      	adds	r3, #1
 80064e6:	9304      	str	r3, [sp, #16]
 80064e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ea:	3301      	adds	r3, #1
 80064ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ee:	2301      	movs	r3, #1
 80064f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80064f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 81b8 	beq.w	800686a <_dtoa_r+0xb6a>
 80064fa:	6923      	ldr	r3, [r4, #16]
 80064fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006500:	6918      	ldr	r0, [r3, #16]
 8006502:	f000 fb77 	bl	8006bf4 <__hi0bits>
 8006506:	f1c0 0020 	rsb	r0, r0, #32
 800650a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800650c:	4418      	add	r0, r3
 800650e:	f010 001f 	ands.w	r0, r0, #31
 8006512:	f000 8082 	beq.w	800661a <_dtoa_r+0x91a>
 8006516:	f1c0 0320 	rsb	r3, r0, #32
 800651a:	2b04      	cmp	r3, #4
 800651c:	dd73      	ble.n	8006606 <_dtoa_r+0x906>
 800651e:	9b04      	ldr	r3, [sp, #16]
 8006520:	f1c0 001c 	rsb	r0, r0, #28
 8006524:	4403      	add	r3, r0
 8006526:	9304      	str	r3, [sp, #16]
 8006528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800652a:	4406      	add	r6, r0
 800652c:	4403      	add	r3, r0
 800652e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006530:	9b04      	ldr	r3, [sp, #16]
 8006532:	2b00      	cmp	r3, #0
 8006534:	dd05      	ble.n	8006542 <_dtoa_r+0x842>
 8006536:	461a      	mov	r2, r3
 8006538:	4648      	mov	r0, r9
 800653a:	9903      	ldr	r1, [sp, #12]
 800653c:	f000 fcb8 	bl	8006eb0 <__lshift>
 8006540:	9003      	str	r0, [sp, #12]
 8006542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006544:	2b00      	cmp	r3, #0
 8006546:	dd05      	ble.n	8006554 <_dtoa_r+0x854>
 8006548:	4621      	mov	r1, r4
 800654a:	461a      	mov	r2, r3
 800654c:	4648      	mov	r0, r9
 800654e:	f000 fcaf 	bl	8006eb0 <__lshift>
 8006552:	4604      	mov	r4, r0
 8006554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006556:	2b00      	cmp	r3, #0
 8006558:	d061      	beq.n	800661e <_dtoa_r+0x91e>
 800655a:	4621      	mov	r1, r4
 800655c:	9803      	ldr	r0, [sp, #12]
 800655e:	f000 fd13 	bl	8006f88 <__mcmp>
 8006562:	2800      	cmp	r0, #0
 8006564:	da5b      	bge.n	800661e <_dtoa_r+0x91e>
 8006566:	2300      	movs	r3, #0
 8006568:	220a      	movs	r2, #10
 800656a:	4648      	mov	r0, r9
 800656c:	9903      	ldr	r1, [sp, #12]
 800656e:	f000 fafb 	bl	8006b68 <__multadd>
 8006572:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006574:	f107 38ff 	add.w	r8, r7, #4294967295
 8006578:	9003      	str	r0, [sp, #12]
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 8177 	beq.w	800686e <_dtoa_r+0xb6e>
 8006580:	4629      	mov	r1, r5
 8006582:	2300      	movs	r3, #0
 8006584:	220a      	movs	r2, #10
 8006586:	4648      	mov	r0, r9
 8006588:	f000 faee 	bl	8006b68 <__multadd>
 800658c:	f1bb 0f00 	cmp.w	fp, #0
 8006590:	4605      	mov	r5, r0
 8006592:	dc6f      	bgt.n	8006674 <_dtoa_r+0x974>
 8006594:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006596:	2b02      	cmp	r3, #2
 8006598:	dc49      	bgt.n	800662e <_dtoa_r+0x92e>
 800659a:	e06b      	b.n	8006674 <_dtoa_r+0x974>
 800659c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800659e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80065a2:	e73c      	b.n	800641e <_dtoa_r+0x71e>
 80065a4:	3fe00000 	.word	0x3fe00000
 80065a8:	40240000 	.word	0x40240000
 80065ac:	9b08      	ldr	r3, [sp, #32]
 80065ae:	1e5c      	subs	r4, r3, #1
 80065b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065b2:	42a3      	cmp	r3, r4
 80065b4:	db09      	blt.n	80065ca <_dtoa_r+0x8ca>
 80065b6:	1b1c      	subs	r4, r3, r4
 80065b8:	9b08      	ldr	r3, [sp, #32]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f6bf af30 	bge.w	8006420 <_dtoa_r+0x720>
 80065c0:	9b04      	ldr	r3, [sp, #16]
 80065c2:	9a08      	ldr	r2, [sp, #32]
 80065c4:	1a9e      	subs	r6, r3, r2
 80065c6:	2300      	movs	r3, #0
 80065c8:	e72b      	b.n	8006422 <_dtoa_r+0x722>
 80065ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80065ce:	1ae3      	subs	r3, r4, r3
 80065d0:	441a      	add	r2, r3
 80065d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80065d4:	9e04      	ldr	r6, [sp, #16]
 80065d6:	2400      	movs	r4, #0
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	920e      	str	r2, [sp, #56]	@ 0x38
 80065dc:	e721      	b.n	8006422 <_dtoa_r+0x722>
 80065de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065e0:	9e04      	ldr	r6, [sp, #16]
 80065e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80065e4:	e728      	b.n	8006438 <_dtoa_r+0x738>
 80065e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80065ea:	e751      	b.n	8006490 <_dtoa_r+0x790>
 80065ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ee:	9903      	ldr	r1, [sp, #12]
 80065f0:	e750      	b.n	8006494 <_dtoa_r+0x794>
 80065f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065f6:	e751      	b.n	800649c <_dtoa_r+0x79c>
 80065f8:	2300      	movs	r3, #0
 80065fa:	e779      	b.n	80064f0 <_dtoa_r+0x7f0>
 80065fc:	9b06      	ldr	r3, [sp, #24]
 80065fe:	e777      	b.n	80064f0 <_dtoa_r+0x7f0>
 8006600:	2300      	movs	r3, #0
 8006602:	930a      	str	r3, [sp, #40]	@ 0x28
 8006604:	e779      	b.n	80064fa <_dtoa_r+0x7fa>
 8006606:	d093      	beq.n	8006530 <_dtoa_r+0x830>
 8006608:	9a04      	ldr	r2, [sp, #16]
 800660a:	331c      	adds	r3, #28
 800660c:	441a      	add	r2, r3
 800660e:	9204      	str	r2, [sp, #16]
 8006610:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006612:	441e      	add	r6, r3
 8006614:	441a      	add	r2, r3
 8006616:	9209      	str	r2, [sp, #36]	@ 0x24
 8006618:	e78a      	b.n	8006530 <_dtoa_r+0x830>
 800661a:	4603      	mov	r3, r0
 800661c:	e7f4      	b.n	8006608 <_dtoa_r+0x908>
 800661e:	9b08      	ldr	r3, [sp, #32]
 8006620:	46b8      	mov	r8, r7
 8006622:	2b00      	cmp	r3, #0
 8006624:	dc20      	bgt.n	8006668 <_dtoa_r+0x968>
 8006626:	469b      	mov	fp, r3
 8006628:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800662a:	2b02      	cmp	r3, #2
 800662c:	dd1e      	ble.n	800666c <_dtoa_r+0x96c>
 800662e:	f1bb 0f00 	cmp.w	fp, #0
 8006632:	f47f adb1 	bne.w	8006198 <_dtoa_r+0x498>
 8006636:	4621      	mov	r1, r4
 8006638:	465b      	mov	r3, fp
 800663a:	2205      	movs	r2, #5
 800663c:	4648      	mov	r0, r9
 800663e:	f000 fa93 	bl	8006b68 <__multadd>
 8006642:	4601      	mov	r1, r0
 8006644:	4604      	mov	r4, r0
 8006646:	9803      	ldr	r0, [sp, #12]
 8006648:	f000 fc9e 	bl	8006f88 <__mcmp>
 800664c:	2800      	cmp	r0, #0
 800664e:	f77f ada3 	ble.w	8006198 <_dtoa_r+0x498>
 8006652:	4656      	mov	r6, sl
 8006654:	2331      	movs	r3, #49	@ 0x31
 8006656:	f108 0801 	add.w	r8, r8, #1
 800665a:	f806 3b01 	strb.w	r3, [r6], #1
 800665e:	e59f      	b.n	80061a0 <_dtoa_r+0x4a0>
 8006660:	46b8      	mov	r8, r7
 8006662:	9c08      	ldr	r4, [sp, #32]
 8006664:	4625      	mov	r5, r4
 8006666:	e7f4      	b.n	8006652 <_dtoa_r+0x952>
 8006668:	f8dd b020 	ldr.w	fp, [sp, #32]
 800666c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 8101 	beq.w	8006876 <_dtoa_r+0xb76>
 8006674:	2e00      	cmp	r6, #0
 8006676:	dd05      	ble.n	8006684 <_dtoa_r+0x984>
 8006678:	4629      	mov	r1, r5
 800667a:	4632      	mov	r2, r6
 800667c:	4648      	mov	r0, r9
 800667e:	f000 fc17 	bl	8006eb0 <__lshift>
 8006682:	4605      	mov	r5, r0
 8006684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006686:	2b00      	cmp	r3, #0
 8006688:	d05c      	beq.n	8006744 <_dtoa_r+0xa44>
 800668a:	4648      	mov	r0, r9
 800668c:	6869      	ldr	r1, [r5, #4]
 800668e:	f000 fa09 	bl	8006aa4 <_Balloc>
 8006692:	4606      	mov	r6, r0
 8006694:	b928      	cbnz	r0, 80066a2 <_dtoa_r+0x9a2>
 8006696:	4602      	mov	r2, r0
 8006698:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800669c:	4b80      	ldr	r3, [pc, #512]	@ (80068a0 <_dtoa_r+0xba0>)
 800669e:	f7ff bb43 	b.w	8005d28 <_dtoa_r+0x28>
 80066a2:	692a      	ldr	r2, [r5, #16]
 80066a4:	f105 010c 	add.w	r1, r5, #12
 80066a8:	3202      	adds	r2, #2
 80066aa:	0092      	lsls	r2, r2, #2
 80066ac:	300c      	adds	r0, #12
 80066ae:	f000 ff9d 	bl	80075ec <memcpy>
 80066b2:	2201      	movs	r2, #1
 80066b4:	4631      	mov	r1, r6
 80066b6:	4648      	mov	r0, r9
 80066b8:	f000 fbfa 	bl	8006eb0 <__lshift>
 80066bc:	462f      	mov	r7, r5
 80066be:	4605      	mov	r5, r0
 80066c0:	f10a 0301 	add.w	r3, sl, #1
 80066c4:	9304      	str	r3, [sp, #16]
 80066c6:	eb0a 030b 	add.w	r3, sl, fp
 80066ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80066cc:	9b06      	ldr	r3, [sp, #24]
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80066d4:	9b04      	ldr	r3, [sp, #16]
 80066d6:	4621      	mov	r1, r4
 80066d8:	9803      	ldr	r0, [sp, #12]
 80066da:	f103 3bff 	add.w	fp, r3, #4294967295
 80066de:	f7ff fa86 	bl	8005bee <quorem>
 80066e2:	4603      	mov	r3, r0
 80066e4:	4639      	mov	r1, r7
 80066e6:	3330      	adds	r3, #48	@ 0x30
 80066e8:	9006      	str	r0, [sp, #24]
 80066ea:	9803      	ldr	r0, [sp, #12]
 80066ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066ee:	f000 fc4b 	bl	8006f88 <__mcmp>
 80066f2:	462a      	mov	r2, r5
 80066f4:	9008      	str	r0, [sp, #32]
 80066f6:	4621      	mov	r1, r4
 80066f8:	4648      	mov	r0, r9
 80066fa:	f000 fc61 	bl	8006fc0 <__mdiff>
 80066fe:	68c2      	ldr	r2, [r0, #12]
 8006700:	4606      	mov	r6, r0
 8006702:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006704:	bb02      	cbnz	r2, 8006748 <_dtoa_r+0xa48>
 8006706:	4601      	mov	r1, r0
 8006708:	9803      	ldr	r0, [sp, #12]
 800670a:	f000 fc3d 	bl	8006f88 <__mcmp>
 800670e:	4602      	mov	r2, r0
 8006710:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006712:	4631      	mov	r1, r6
 8006714:	4648      	mov	r0, r9
 8006716:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800671a:	f000 fa03 	bl	8006b24 <_Bfree>
 800671e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006720:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006722:	9e04      	ldr	r6, [sp, #16]
 8006724:	ea42 0103 	orr.w	r1, r2, r3
 8006728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800672a:	4319      	orrs	r1, r3
 800672c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800672e:	d10d      	bne.n	800674c <_dtoa_r+0xa4c>
 8006730:	2b39      	cmp	r3, #57	@ 0x39
 8006732:	d027      	beq.n	8006784 <_dtoa_r+0xa84>
 8006734:	9a08      	ldr	r2, [sp, #32]
 8006736:	2a00      	cmp	r2, #0
 8006738:	dd01      	ble.n	800673e <_dtoa_r+0xa3e>
 800673a:	9b06      	ldr	r3, [sp, #24]
 800673c:	3331      	adds	r3, #49	@ 0x31
 800673e:	f88b 3000 	strb.w	r3, [fp]
 8006742:	e52e      	b.n	80061a2 <_dtoa_r+0x4a2>
 8006744:	4628      	mov	r0, r5
 8006746:	e7b9      	b.n	80066bc <_dtoa_r+0x9bc>
 8006748:	2201      	movs	r2, #1
 800674a:	e7e2      	b.n	8006712 <_dtoa_r+0xa12>
 800674c:	9908      	ldr	r1, [sp, #32]
 800674e:	2900      	cmp	r1, #0
 8006750:	db04      	blt.n	800675c <_dtoa_r+0xa5c>
 8006752:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006754:	4301      	orrs	r1, r0
 8006756:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006758:	4301      	orrs	r1, r0
 800675a:	d120      	bne.n	800679e <_dtoa_r+0xa9e>
 800675c:	2a00      	cmp	r2, #0
 800675e:	ddee      	ble.n	800673e <_dtoa_r+0xa3e>
 8006760:	2201      	movs	r2, #1
 8006762:	9903      	ldr	r1, [sp, #12]
 8006764:	4648      	mov	r0, r9
 8006766:	9304      	str	r3, [sp, #16]
 8006768:	f000 fba2 	bl	8006eb0 <__lshift>
 800676c:	4621      	mov	r1, r4
 800676e:	9003      	str	r0, [sp, #12]
 8006770:	f000 fc0a 	bl	8006f88 <__mcmp>
 8006774:	2800      	cmp	r0, #0
 8006776:	9b04      	ldr	r3, [sp, #16]
 8006778:	dc02      	bgt.n	8006780 <_dtoa_r+0xa80>
 800677a:	d1e0      	bne.n	800673e <_dtoa_r+0xa3e>
 800677c:	07da      	lsls	r2, r3, #31
 800677e:	d5de      	bpl.n	800673e <_dtoa_r+0xa3e>
 8006780:	2b39      	cmp	r3, #57	@ 0x39
 8006782:	d1da      	bne.n	800673a <_dtoa_r+0xa3a>
 8006784:	2339      	movs	r3, #57	@ 0x39
 8006786:	f88b 3000 	strb.w	r3, [fp]
 800678a:	4633      	mov	r3, r6
 800678c:	461e      	mov	r6, r3
 800678e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006792:	3b01      	subs	r3, #1
 8006794:	2a39      	cmp	r2, #57	@ 0x39
 8006796:	d04e      	beq.n	8006836 <_dtoa_r+0xb36>
 8006798:	3201      	adds	r2, #1
 800679a:	701a      	strb	r2, [r3, #0]
 800679c:	e501      	b.n	80061a2 <_dtoa_r+0x4a2>
 800679e:	2a00      	cmp	r2, #0
 80067a0:	dd03      	ble.n	80067aa <_dtoa_r+0xaaa>
 80067a2:	2b39      	cmp	r3, #57	@ 0x39
 80067a4:	d0ee      	beq.n	8006784 <_dtoa_r+0xa84>
 80067a6:	3301      	adds	r3, #1
 80067a8:	e7c9      	b.n	800673e <_dtoa_r+0xa3e>
 80067aa:	9a04      	ldr	r2, [sp, #16]
 80067ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80067ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80067b2:	428a      	cmp	r2, r1
 80067b4:	d028      	beq.n	8006808 <_dtoa_r+0xb08>
 80067b6:	2300      	movs	r3, #0
 80067b8:	220a      	movs	r2, #10
 80067ba:	9903      	ldr	r1, [sp, #12]
 80067bc:	4648      	mov	r0, r9
 80067be:	f000 f9d3 	bl	8006b68 <__multadd>
 80067c2:	42af      	cmp	r7, r5
 80067c4:	9003      	str	r0, [sp, #12]
 80067c6:	f04f 0300 	mov.w	r3, #0
 80067ca:	f04f 020a 	mov.w	r2, #10
 80067ce:	4639      	mov	r1, r7
 80067d0:	4648      	mov	r0, r9
 80067d2:	d107      	bne.n	80067e4 <_dtoa_r+0xae4>
 80067d4:	f000 f9c8 	bl	8006b68 <__multadd>
 80067d8:	4607      	mov	r7, r0
 80067da:	4605      	mov	r5, r0
 80067dc:	9b04      	ldr	r3, [sp, #16]
 80067de:	3301      	adds	r3, #1
 80067e0:	9304      	str	r3, [sp, #16]
 80067e2:	e777      	b.n	80066d4 <_dtoa_r+0x9d4>
 80067e4:	f000 f9c0 	bl	8006b68 <__multadd>
 80067e8:	4629      	mov	r1, r5
 80067ea:	4607      	mov	r7, r0
 80067ec:	2300      	movs	r3, #0
 80067ee:	220a      	movs	r2, #10
 80067f0:	4648      	mov	r0, r9
 80067f2:	f000 f9b9 	bl	8006b68 <__multadd>
 80067f6:	4605      	mov	r5, r0
 80067f8:	e7f0      	b.n	80067dc <_dtoa_r+0xadc>
 80067fa:	f1bb 0f00 	cmp.w	fp, #0
 80067fe:	bfcc      	ite	gt
 8006800:	465e      	movgt	r6, fp
 8006802:	2601      	movle	r6, #1
 8006804:	2700      	movs	r7, #0
 8006806:	4456      	add	r6, sl
 8006808:	2201      	movs	r2, #1
 800680a:	9903      	ldr	r1, [sp, #12]
 800680c:	4648      	mov	r0, r9
 800680e:	9304      	str	r3, [sp, #16]
 8006810:	f000 fb4e 	bl	8006eb0 <__lshift>
 8006814:	4621      	mov	r1, r4
 8006816:	9003      	str	r0, [sp, #12]
 8006818:	f000 fbb6 	bl	8006f88 <__mcmp>
 800681c:	2800      	cmp	r0, #0
 800681e:	dcb4      	bgt.n	800678a <_dtoa_r+0xa8a>
 8006820:	d102      	bne.n	8006828 <_dtoa_r+0xb28>
 8006822:	9b04      	ldr	r3, [sp, #16]
 8006824:	07db      	lsls	r3, r3, #31
 8006826:	d4b0      	bmi.n	800678a <_dtoa_r+0xa8a>
 8006828:	4633      	mov	r3, r6
 800682a:	461e      	mov	r6, r3
 800682c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006830:	2a30      	cmp	r2, #48	@ 0x30
 8006832:	d0fa      	beq.n	800682a <_dtoa_r+0xb2a>
 8006834:	e4b5      	b.n	80061a2 <_dtoa_r+0x4a2>
 8006836:	459a      	cmp	sl, r3
 8006838:	d1a8      	bne.n	800678c <_dtoa_r+0xa8c>
 800683a:	2331      	movs	r3, #49	@ 0x31
 800683c:	f108 0801 	add.w	r8, r8, #1
 8006840:	f88a 3000 	strb.w	r3, [sl]
 8006844:	e4ad      	b.n	80061a2 <_dtoa_r+0x4a2>
 8006846:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006848:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80068a4 <_dtoa_r+0xba4>
 800684c:	b11b      	cbz	r3, 8006856 <_dtoa_r+0xb56>
 800684e:	f10a 0308 	add.w	r3, sl, #8
 8006852:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006854:	6013      	str	r3, [r2, #0]
 8006856:	4650      	mov	r0, sl
 8006858:	b017      	add	sp, #92	@ 0x5c
 800685a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006860:	2b01      	cmp	r3, #1
 8006862:	f77f ae2e 	ble.w	80064c2 <_dtoa_r+0x7c2>
 8006866:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006868:	930a      	str	r3, [sp, #40]	@ 0x28
 800686a:	2001      	movs	r0, #1
 800686c:	e64d      	b.n	800650a <_dtoa_r+0x80a>
 800686e:	f1bb 0f00 	cmp.w	fp, #0
 8006872:	f77f aed9 	ble.w	8006628 <_dtoa_r+0x928>
 8006876:	4656      	mov	r6, sl
 8006878:	4621      	mov	r1, r4
 800687a:	9803      	ldr	r0, [sp, #12]
 800687c:	f7ff f9b7 	bl	8005bee <quorem>
 8006880:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006884:	f806 3b01 	strb.w	r3, [r6], #1
 8006888:	eba6 020a 	sub.w	r2, r6, sl
 800688c:	4593      	cmp	fp, r2
 800688e:	ddb4      	ble.n	80067fa <_dtoa_r+0xafa>
 8006890:	2300      	movs	r3, #0
 8006892:	220a      	movs	r2, #10
 8006894:	4648      	mov	r0, r9
 8006896:	9903      	ldr	r1, [sp, #12]
 8006898:	f000 f966 	bl	8006b68 <__multadd>
 800689c:	9003      	str	r0, [sp, #12]
 800689e:	e7eb      	b.n	8006878 <_dtoa_r+0xb78>
 80068a0:	08008bc0 	.word	0x08008bc0
 80068a4:	08008b44 	.word	0x08008b44

080068a8 <_free_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4605      	mov	r5, r0
 80068ac:	2900      	cmp	r1, #0
 80068ae:	d040      	beq.n	8006932 <_free_r+0x8a>
 80068b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068b4:	1f0c      	subs	r4, r1, #4
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bfb8      	it	lt
 80068ba:	18e4      	addlt	r4, r4, r3
 80068bc:	f000 f8e6 	bl	8006a8c <__malloc_lock>
 80068c0:	4a1c      	ldr	r2, [pc, #112]	@ (8006934 <_free_r+0x8c>)
 80068c2:	6813      	ldr	r3, [r2, #0]
 80068c4:	b933      	cbnz	r3, 80068d4 <_free_r+0x2c>
 80068c6:	6063      	str	r3, [r4, #4]
 80068c8:	6014      	str	r4, [r2, #0]
 80068ca:	4628      	mov	r0, r5
 80068cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068d0:	f000 b8e2 	b.w	8006a98 <__malloc_unlock>
 80068d4:	42a3      	cmp	r3, r4
 80068d6:	d908      	bls.n	80068ea <_free_r+0x42>
 80068d8:	6820      	ldr	r0, [r4, #0]
 80068da:	1821      	adds	r1, r4, r0
 80068dc:	428b      	cmp	r3, r1
 80068de:	bf01      	itttt	eq
 80068e0:	6819      	ldreq	r1, [r3, #0]
 80068e2:	685b      	ldreq	r3, [r3, #4]
 80068e4:	1809      	addeq	r1, r1, r0
 80068e6:	6021      	streq	r1, [r4, #0]
 80068e8:	e7ed      	b.n	80068c6 <_free_r+0x1e>
 80068ea:	461a      	mov	r2, r3
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	b10b      	cbz	r3, 80068f4 <_free_r+0x4c>
 80068f0:	42a3      	cmp	r3, r4
 80068f2:	d9fa      	bls.n	80068ea <_free_r+0x42>
 80068f4:	6811      	ldr	r1, [r2, #0]
 80068f6:	1850      	adds	r0, r2, r1
 80068f8:	42a0      	cmp	r0, r4
 80068fa:	d10b      	bne.n	8006914 <_free_r+0x6c>
 80068fc:	6820      	ldr	r0, [r4, #0]
 80068fe:	4401      	add	r1, r0
 8006900:	1850      	adds	r0, r2, r1
 8006902:	4283      	cmp	r3, r0
 8006904:	6011      	str	r1, [r2, #0]
 8006906:	d1e0      	bne.n	80068ca <_free_r+0x22>
 8006908:	6818      	ldr	r0, [r3, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	4408      	add	r0, r1
 800690e:	6010      	str	r0, [r2, #0]
 8006910:	6053      	str	r3, [r2, #4]
 8006912:	e7da      	b.n	80068ca <_free_r+0x22>
 8006914:	d902      	bls.n	800691c <_free_r+0x74>
 8006916:	230c      	movs	r3, #12
 8006918:	602b      	str	r3, [r5, #0]
 800691a:	e7d6      	b.n	80068ca <_free_r+0x22>
 800691c:	6820      	ldr	r0, [r4, #0]
 800691e:	1821      	adds	r1, r4, r0
 8006920:	428b      	cmp	r3, r1
 8006922:	bf01      	itttt	eq
 8006924:	6819      	ldreq	r1, [r3, #0]
 8006926:	685b      	ldreq	r3, [r3, #4]
 8006928:	1809      	addeq	r1, r1, r0
 800692a:	6021      	streq	r1, [r4, #0]
 800692c:	6063      	str	r3, [r4, #4]
 800692e:	6054      	str	r4, [r2, #4]
 8006930:	e7cb      	b.n	80068ca <_free_r+0x22>
 8006932:	bd38      	pop	{r3, r4, r5, pc}
 8006934:	2000041c 	.word	0x2000041c

08006938 <malloc>:
 8006938:	4b02      	ldr	r3, [pc, #8]	@ (8006944 <malloc+0xc>)
 800693a:	4601      	mov	r1, r0
 800693c:	6818      	ldr	r0, [r3, #0]
 800693e:	f000 b825 	b.w	800698c <_malloc_r>
 8006942:	bf00      	nop
 8006944:	20000018 	.word	0x20000018

08006948 <sbrk_aligned>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	4e0f      	ldr	r6, [pc, #60]	@ (8006988 <sbrk_aligned+0x40>)
 800694c:	460c      	mov	r4, r1
 800694e:	6831      	ldr	r1, [r6, #0]
 8006950:	4605      	mov	r5, r0
 8006952:	b911      	cbnz	r1, 800695a <sbrk_aligned+0x12>
 8006954:	f000 fe3a 	bl	80075cc <_sbrk_r>
 8006958:	6030      	str	r0, [r6, #0]
 800695a:	4621      	mov	r1, r4
 800695c:	4628      	mov	r0, r5
 800695e:	f000 fe35 	bl	80075cc <_sbrk_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d103      	bne.n	800696e <sbrk_aligned+0x26>
 8006966:	f04f 34ff 	mov.w	r4, #4294967295
 800696a:	4620      	mov	r0, r4
 800696c:	bd70      	pop	{r4, r5, r6, pc}
 800696e:	1cc4      	adds	r4, r0, #3
 8006970:	f024 0403 	bic.w	r4, r4, #3
 8006974:	42a0      	cmp	r0, r4
 8006976:	d0f8      	beq.n	800696a <sbrk_aligned+0x22>
 8006978:	1a21      	subs	r1, r4, r0
 800697a:	4628      	mov	r0, r5
 800697c:	f000 fe26 	bl	80075cc <_sbrk_r>
 8006980:	3001      	adds	r0, #1
 8006982:	d1f2      	bne.n	800696a <sbrk_aligned+0x22>
 8006984:	e7ef      	b.n	8006966 <sbrk_aligned+0x1e>
 8006986:	bf00      	nop
 8006988:	20000418 	.word	0x20000418

0800698c <_malloc_r>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	1ccd      	adds	r5, r1, #3
 8006992:	f025 0503 	bic.w	r5, r5, #3
 8006996:	3508      	adds	r5, #8
 8006998:	2d0c      	cmp	r5, #12
 800699a:	bf38      	it	cc
 800699c:	250c      	movcc	r5, #12
 800699e:	2d00      	cmp	r5, #0
 80069a0:	4606      	mov	r6, r0
 80069a2:	db01      	blt.n	80069a8 <_malloc_r+0x1c>
 80069a4:	42a9      	cmp	r1, r5
 80069a6:	d904      	bls.n	80069b2 <_malloc_r+0x26>
 80069a8:	230c      	movs	r3, #12
 80069aa:	6033      	str	r3, [r6, #0]
 80069ac:	2000      	movs	r0, #0
 80069ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a88 <_malloc_r+0xfc>
 80069b6:	f000 f869 	bl	8006a8c <__malloc_lock>
 80069ba:	f8d8 3000 	ldr.w	r3, [r8]
 80069be:	461c      	mov	r4, r3
 80069c0:	bb44      	cbnz	r4, 8006a14 <_malloc_r+0x88>
 80069c2:	4629      	mov	r1, r5
 80069c4:	4630      	mov	r0, r6
 80069c6:	f7ff ffbf 	bl	8006948 <sbrk_aligned>
 80069ca:	1c43      	adds	r3, r0, #1
 80069cc:	4604      	mov	r4, r0
 80069ce:	d158      	bne.n	8006a82 <_malloc_r+0xf6>
 80069d0:	f8d8 4000 	ldr.w	r4, [r8]
 80069d4:	4627      	mov	r7, r4
 80069d6:	2f00      	cmp	r7, #0
 80069d8:	d143      	bne.n	8006a62 <_malloc_r+0xd6>
 80069da:	2c00      	cmp	r4, #0
 80069dc:	d04b      	beq.n	8006a76 <_malloc_r+0xea>
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	4639      	mov	r1, r7
 80069e2:	4630      	mov	r0, r6
 80069e4:	eb04 0903 	add.w	r9, r4, r3
 80069e8:	f000 fdf0 	bl	80075cc <_sbrk_r>
 80069ec:	4581      	cmp	r9, r0
 80069ee:	d142      	bne.n	8006a76 <_malloc_r+0xea>
 80069f0:	6821      	ldr	r1, [r4, #0]
 80069f2:	4630      	mov	r0, r6
 80069f4:	1a6d      	subs	r5, r5, r1
 80069f6:	4629      	mov	r1, r5
 80069f8:	f7ff ffa6 	bl	8006948 <sbrk_aligned>
 80069fc:	3001      	adds	r0, #1
 80069fe:	d03a      	beq.n	8006a76 <_malloc_r+0xea>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	442b      	add	r3, r5
 8006a04:	6023      	str	r3, [r4, #0]
 8006a06:	f8d8 3000 	ldr.w	r3, [r8]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	bb62      	cbnz	r2, 8006a68 <_malloc_r+0xdc>
 8006a0e:	f8c8 7000 	str.w	r7, [r8]
 8006a12:	e00f      	b.n	8006a34 <_malloc_r+0xa8>
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	1b52      	subs	r2, r2, r5
 8006a18:	d420      	bmi.n	8006a5c <_malloc_r+0xd0>
 8006a1a:	2a0b      	cmp	r2, #11
 8006a1c:	d917      	bls.n	8006a4e <_malloc_r+0xc2>
 8006a1e:	1961      	adds	r1, r4, r5
 8006a20:	42a3      	cmp	r3, r4
 8006a22:	6025      	str	r5, [r4, #0]
 8006a24:	bf18      	it	ne
 8006a26:	6059      	strne	r1, [r3, #4]
 8006a28:	6863      	ldr	r3, [r4, #4]
 8006a2a:	bf08      	it	eq
 8006a2c:	f8c8 1000 	streq.w	r1, [r8]
 8006a30:	5162      	str	r2, [r4, r5]
 8006a32:	604b      	str	r3, [r1, #4]
 8006a34:	4630      	mov	r0, r6
 8006a36:	f000 f82f 	bl	8006a98 <__malloc_unlock>
 8006a3a:	f104 000b 	add.w	r0, r4, #11
 8006a3e:	1d23      	adds	r3, r4, #4
 8006a40:	f020 0007 	bic.w	r0, r0, #7
 8006a44:	1ac2      	subs	r2, r0, r3
 8006a46:	bf1c      	itt	ne
 8006a48:	1a1b      	subne	r3, r3, r0
 8006a4a:	50a3      	strne	r3, [r4, r2]
 8006a4c:	e7af      	b.n	80069ae <_malloc_r+0x22>
 8006a4e:	6862      	ldr	r2, [r4, #4]
 8006a50:	42a3      	cmp	r3, r4
 8006a52:	bf0c      	ite	eq
 8006a54:	f8c8 2000 	streq.w	r2, [r8]
 8006a58:	605a      	strne	r2, [r3, #4]
 8006a5a:	e7eb      	b.n	8006a34 <_malloc_r+0xa8>
 8006a5c:	4623      	mov	r3, r4
 8006a5e:	6864      	ldr	r4, [r4, #4]
 8006a60:	e7ae      	b.n	80069c0 <_malloc_r+0x34>
 8006a62:	463c      	mov	r4, r7
 8006a64:	687f      	ldr	r7, [r7, #4]
 8006a66:	e7b6      	b.n	80069d6 <_malloc_r+0x4a>
 8006a68:	461a      	mov	r2, r3
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	42a3      	cmp	r3, r4
 8006a6e:	d1fb      	bne.n	8006a68 <_malloc_r+0xdc>
 8006a70:	2300      	movs	r3, #0
 8006a72:	6053      	str	r3, [r2, #4]
 8006a74:	e7de      	b.n	8006a34 <_malloc_r+0xa8>
 8006a76:	230c      	movs	r3, #12
 8006a78:	4630      	mov	r0, r6
 8006a7a:	6033      	str	r3, [r6, #0]
 8006a7c:	f000 f80c 	bl	8006a98 <__malloc_unlock>
 8006a80:	e794      	b.n	80069ac <_malloc_r+0x20>
 8006a82:	6005      	str	r5, [r0, #0]
 8006a84:	e7d6      	b.n	8006a34 <_malloc_r+0xa8>
 8006a86:	bf00      	nop
 8006a88:	2000041c 	.word	0x2000041c

08006a8c <__malloc_lock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	@ (8006a94 <__malloc_lock+0x8>)
 8006a8e:	f7ff b89e 	b.w	8005bce <__retarget_lock_acquire_recursive>
 8006a92:	bf00      	nop
 8006a94:	20000414 	.word	0x20000414

08006a98 <__malloc_unlock>:
 8006a98:	4801      	ldr	r0, [pc, #4]	@ (8006aa0 <__malloc_unlock+0x8>)
 8006a9a:	f7ff b899 	b.w	8005bd0 <__retarget_lock_release_recursive>
 8006a9e:	bf00      	nop
 8006aa0:	20000414 	.word	0x20000414

08006aa4 <_Balloc>:
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	69c6      	ldr	r6, [r0, #28]
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	460d      	mov	r5, r1
 8006aac:	b976      	cbnz	r6, 8006acc <_Balloc+0x28>
 8006aae:	2010      	movs	r0, #16
 8006ab0:	f7ff ff42 	bl	8006938 <malloc>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	61e0      	str	r0, [r4, #28]
 8006ab8:	b920      	cbnz	r0, 8006ac4 <_Balloc+0x20>
 8006aba:	216b      	movs	r1, #107	@ 0x6b
 8006abc:	4b17      	ldr	r3, [pc, #92]	@ (8006b1c <_Balloc+0x78>)
 8006abe:	4818      	ldr	r0, [pc, #96]	@ (8006b20 <_Balloc+0x7c>)
 8006ac0:	f000 fda2 	bl	8007608 <__assert_func>
 8006ac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ac8:	6006      	str	r6, [r0, #0]
 8006aca:	60c6      	str	r6, [r0, #12]
 8006acc:	69e6      	ldr	r6, [r4, #28]
 8006ace:	68f3      	ldr	r3, [r6, #12]
 8006ad0:	b183      	cbz	r3, 8006af4 <_Balloc+0x50>
 8006ad2:	69e3      	ldr	r3, [r4, #28]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ada:	b9b8      	cbnz	r0, 8006b0c <_Balloc+0x68>
 8006adc:	2101      	movs	r1, #1
 8006ade:	fa01 f605 	lsl.w	r6, r1, r5
 8006ae2:	1d72      	adds	r2, r6, #5
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	0092      	lsls	r2, r2, #2
 8006ae8:	f000 fdac 	bl	8007644 <_calloc_r>
 8006aec:	b160      	cbz	r0, 8006b08 <_Balloc+0x64>
 8006aee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006af2:	e00e      	b.n	8006b12 <_Balloc+0x6e>
 8006af4:	2221      	movs	r2, #33	@ 0x21
 8006af6:	2104      	movs	r1, #4
 8006af8:	4620      	mov	r0, r4
 8006afa:	f000 fda3 	bl	8007644 <_calloc_r>
 8006afe:	69e3      	ldr	r3, [r4, #28]
 8006b00:	60f0      	str	r0, [r6, #12]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1e4      	bne.n	8006ad2 <_Balloc+0x2e>
 8006b08:	2000      	movs	r0, #0
 8006b0a:	bd70      	pop	{r4, r5, r6, pc}
 8006b0c:	6802      	ldr	r2, [r0, #0]
 8006b0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b12:	2300      	movs	r3, #0
 8006b14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b18:	e7f7      	b.n	8006b0a <_Balloc+0x66>
 8006b1a:	bf00      	nop
 8006b1c:	08008b51 	.word	0x08008b51
 8006b20:	08008bd1 	.word	0x08008bd1

08006b24 <_Bfree>:
 8006b24:	b570      	push	{r4, r5, r6, lr}
 8006b26:	69c6      	ldr	r6, [r0, #28]
 8006b28:	4605      	mov	r5, r0
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	b976      	cbnz	r6, 8006b4c <_Bfree+0x28>
 8006b2e:	2010      	movs	r0, #16
 8006b30:	f7ff ff02 	bl	8006938 <malloc>
 8006b34:	4602      	mov	r2, r0
 8006b36:	61e8      	str	r0, [r5, #28]
 8006b38:	b920      	cbnz	r0, 8006b44 <_Bfree+0x20>
 8006b3a:	218f      	movs	r1, #143	@ 0x8f
 8006b3c:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <_Bfree+0x3c>)
 8006b3e:	4809      	ldr	r0, [pc, #36]	@ (8006b64 <_Bfree+0x40>)
 8006b40:	f000 fd62 	bl	8007608 <__assert_func>
 8006b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b48:	6006      	str	r6, [r0, #0]
 8006b4a:	60c6      	str	r6, [r0, #12]
 8006b4c:	b13c      	cbz	r4, 8006b5e <_Bfree+0x3a>
 8006b4e:	69eb      	ldr	r3, [r5, #28]
 8006b50:	6862      	ldr	r2, [r4, #4]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b58:	6021      	str	r1, [r4, #0]
 8006b5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}
 8006b60:	08008b51 	.word	0x08008b51
 8006b64:	08008bd1 	.word	0x08008bd1

08006b68 <__multadd>:
 8006b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b6c:	4607      	mov	r7, r0
 8006b6e:	460c      	mov	r4, r1
 8006b70:	461e      	mov	r6, r3
 8006b72:	2000      	movs	r0, #0
 8006b74:	690d      	ldr	r5, [r1, #16]
 8006b76:	f101 0c14 	add.w	ip, r1, #20
 8006b7a:	f8dc 3000 	ldr.w	r3, [ip]
 8006b7e:	3001      	adds	r0, #1
 8006b80:	b299      	uxth	r1, r3
 8006b82:	fb02 6101 	mla	r1, r2, r1, r6
 8006b86:	0c1e      	lsrs	r6, r3, #16
 8006b88:	0c0b      	lsrs	r3, r1, #16
 8006b8a:	fb02 3306 	mla	r3, r2, r6, r3
 8006b8e:	b289      	uxth	r1, r1
 8006b90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b94:	4285      	cmp	r5, r0
 8006b96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b9a:	f84c 1b04 	str.w	r1, [ip], #4
 8006b9e:	dcec      	bgt.n	8006b7a <__multadd+0x12>
 8006ba0:	b30e      	cbz	r6, 8006be6 <__multadd+0x7e>
 8006ba2:	68a3      	ldr	r3, [r4, #8]
 8006ba4:	42ab      	cmp	r3, r5
 8006ba6:	dc19      	bgt.n	8006bdc <__multadd+0x74>
 8006ba8:	6861      	ldr	r1, [r4, #4]
 8006baa:	4638      	mov	r0, r7
 8006bac:	3101      	adds	r1, #1
 8006bae:	f7ff ff79 	bl	8006aa4 <_Balloc>
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	b928      	cbnz	r0, 8006bc2 <__multadd+0x5a>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	21ba      	movs	r1, #186	@ 0xba
 8006bba:	4b0c      	ldr	r3, [pc, #48]	@ (8006bec <__multadd+0x84>)
 8006bbc:	480c      	ldr	r0, [pc, #48]	@ (8006bf0 <__multadd+0x88>)
 8006bbe:	f000 fd23 	bl	8007608 <__assert_func>
 8006bc2:	6922      	ldr	r2, [r4, #16]
 8006bc4:	f104 010c 	add.w	r1, r4, #12
 8006bc8:	3202      	adds	r2, #2
 8006bca:	0092      	lsls	r2, r2, #2
 8006bcc:	300c      	adds	r0, #12
 8006bce:	f000 fd0d 	bl	80075ec <memcpy>
 8006bd2:	4621      	mov	r1, r4
 8006bd4:	4638      	mov	r0, r7
 8006bd6:	f7ff ffa5 	bl	8006b24 <_Bfree>
 8006bda:	4644      	mov	r4, r8
 8006bdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006be0:	3501      	adds	r5, #1
 8006be2:	615e      	str	r6, [r3, #20]
 8006be4:	6125      	str	r5, [r4, #16]
 8006be6:	4620      	mov	r0, r4
 8006be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bec:	08008bc0 	.word	0x08008bc0
 8006bf0:	08008bd1 	.word	0x08008bd1

08006bf4 <__hi0bits>:
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006bfa:	bf3a      	itte	cc
 8006bfc:	0403      	lslcc	r3, r0, #16
 8006bfe:	2010      	movcc	r0, #16
 8006c00:	2000      	movcs	r0, #0
 8006c02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c06:	bf3c      	itt	cc
 8006c08:	021b      	lslcc	r3, r3, #8
 8006c0a:	3008      	addcc	r0, #8
 8006c0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c10:	bf3c      	itt	cc
 8006c12:	011b      	lslcc	r3, r3, #4
 8006c14:	3004      	addcc	r0, #4
 8006c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c1a:	bf3c      	itt	cc
 8006c1c:	009b      	lslcc	r3, r3, #2
 8006c1e:	3002      	addcc	r0, #2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	db05      	blt.n	8006c30 <__hi0bits+0x3c>
 8006c24:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c28:	f100 0001 	add.w	r0, r0, #1
 8006c2c:	bf08      	it	eq
 8006c2e:	2020      	moveq	r0, #32
 8006c30:	4770      	bx	lr

08006c32 <__lo0bits>:
 8006c32:	6803      	ldr	r3, [r0, #0]
 8006c34:	4602      	mov	r2, r0
 8006c36:	f013 0007 	ands.w	r0, r3, #7
 8006c3a:	d00b      	beq.n	8006c54 <__lo0bits+0x22>
 8006c3c:	07d9      	lsls	r1, r3, #31
 8006c3e:	d421      	bmi.n	8006c84 <__lo0bits+0x52>
 8006c40:	0798      	lsls	r0, r3, #30
 8006c42:	bf49      	itett	mi
 8006c44:	085b      	lsrmi	r3, r3, #1
 8006c46:	089b      	lsrpl	r3, r3, #2
 8006c48:	2001      	movmi	r0, #1
 8006c4a:	6013      	strmi	r3, [r2, #0]
 8006c4c:	bf5c      	itt	pl
 8006c4e:	2002      	movpl	r0, #2
 8006c50:	6013      	strpl	r3, [r2, #0]
 8006c52:	4770      	bx	lr
 8006c54:	b299      	uxth	r1, r3
 8006c56:	b909      	cbnz	r1, 8006c5c <__lo0bits+0x2a>
 8006c58:	2010      	movs	r0, #16
 8006c5a:	0c1b      	lsrs	r3, r3, #16
 8006c5c:	b2d9      	uxtb	r1, r3
 8006c5e:	b909      	cbnz	r1, 8006c64 <__lo0bits+0x32>
 8006c60:	3008      	adds	r0, #8
 8006c62:	0a1b      	lsrs	r3, r3, #8
 8006c64:	0719      	lsls	r1, r3, #28
 8006c66:	bf04      	itt	eq
 8006c68:	091b      	lsreq	r3, r3, #4
 8006c6a:	3004      	addeq	r0, #4
 8006c6c:	0799      	lsls	r1, r3, #30
 8006c6e:	bf04      	itt	eq
 8006c70:	089b      	lsreq	r3, r3, #2
 8006c72:	3002      	addeq	r0, #2
 8006c74:	07d9      	lsls	r1, r3, #31
 8006c76:	d403      	bmi.n	8006c80 <__lo0bits+0x4e>
 8006c78:	085b      	lsrs	r3, r3, #1
 8006c7a:	f100 0001 	add.w	r0, r0, #1
 8006c7e:	d003      	beq.n	8006c88 <__lo0bits+0x56>
 8006c80:	6013      	str	r3, [r2, #0]
 8006c82:	4770      	bx	lr
 8006c84:	2000      	movs	r0, #0
 8006c86:	4770      	bx	lr
 8006c88:	2020      	movs	r0, #32
 8006c8a:	4770      	bx	lr

08006c8c <__i2b>:
 8006c8c:	b510      	push	{r4, lr}
 8006c8e:	460c      	mov	r4, r1
 8006c90:	2101      	movs	r1, #1
 8006c92:	f7ff ff07 	bl	8006aa4 <_Balloc>
 8006c96:	4602      	mov	r2, r0
 8006c98:	b928      	cbnz	r0, 8006ca6 <__i2b+0x1a>
 8006c9a:	f240 1145 	movw	r1, #325	@ 0x145
 8006c9e:	4b04      	ldr	r3, [pc, #16]	@ (8006cb0 <__i2b+0x24>)
 8006ca0:	4804      	ldr	r0, [pc, #16]	@ (8006cb4 <__i2b+0x28>)
 8006ca2:	f000 fcb1 	bl	8007608 <__assert_func>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	6144      	str	r4, [r0, #20]
 8006caa:	6103      	str	r3, [r0, #16]
 8006cac:	bd10      	pop	{r4, pc}
 8006cae:	bf00      	nop
 8006cb0:	08008bc0 	.word	0x08008bc0
 8006cb4:	08008bd1 	.word	0x08008bd1

08006cb8 <__multiply>:
 8006cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cbc:	4617      	mov	r7, r2
 8006cbe:	690a      	ldr	r2, [r1, #16]
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	4689      	mov	r9, r1
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	bfa2      	ittt	ge
 8006cc8:	463b      	movge	r3, r7
 8006cca:	460f      	movge	r7, r1
 8006ccc:	4699      	movge	r9, r3
 8006cce:	693d      	ldr	r5, [r7, #16]
 8006cd0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	6879      	ldr	r1, [r7, #4]
 8006cd8:	eb05 060a 	add.w	r6, r5, sl
 8006cdc:	42b3      	cmp	r3, r6
 8006cde:	b085      	sub	sp, #20
 8006ce0:	bfb8      	it	lt
 8006ce2:	3101      	addlt	r1, #1
 8006ce4:	f7ff fede 	bl	8006aa4 <_Balloc>
 8006ce8:	b930      	cbnz	r0, 8006cf8 <__multiply+0x40>
 8006cea:	4602      	mov	r2, r0
 8006cec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006cf0:	4b40      	ldr	r3, [pc, #256]	@ (8006df4 <__multiply+0x13c>)
 8006cf2:	4841      	ldr	r0, [pc, #260]	@ (8006df8 <__multiply+0x140>)
 8006cf4:	f000 fc88 	bl	8007608 <__assert_func>
 8006cf8:	f100 0414 	add.w	r4, r0, #20
 8006cfc:	4623      	mov	r3, r4
 8006cfe:	2200      	movs	r2, #0
 8006d00:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006d04:	4573      	cmp	r3, lr
 8006d06:	d320      	bcc.n	8006d4a <__multiply+0x92>
 8006d08:	f107 0814 	add.w	r8, r7, #20
 8006d0c:	f109 0114 	add.w	r1, r9, #20
 8006d10:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006d14:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006d18:	9302      	str	r3, [sp, #8]
 8006d1a:	1beb      	subs	r3, r5, r7
 8006d1c:	3b15      	subs	r3, #21
 8006d1e:	f023 0303 	bic.w	r3, r3, #3
 8006d22:	3304      	adds	r3, #4
 8006d24:	3715      	adds	r7, #21
 8006d26:	42bd      	cmp	r5, r7
 8006d28:	bf38      	it	cc
 8006d2a:	2304      	movcc	r3, #4
 8006d2c:	9301      	str	r3, [sp, #4]
 8006d2e:	9b02      	ldr	r3, [sp, #8]
 8006d30:	9103      	str	r1, [sp, #12]
 8006d32:	428b      	cmp	r3, r1
 8006d34:	d80c      	bhi.n	8006d50 <__multiply+0x98>
 8006d36:	2e00      	cmp	r6, #0
 8006d38:	dd03      	ble.n	8006d42 <__multiply+0x8a>
 8006d3a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d055      	beq.n	8006dee <__multiply+0x136>
 8006d42:	6106      	str	r6, [r0, #16]
 8006d44:	b005      	add	sp, #20
 8006d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d4a:	f843 2b04 	str.w	r2, [r3], #4
 8006d4e:	e7d9      	b.n	8006d04 <__multiply+0x4c>
 8006d50:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d54:	f1ba 0f00 	cmp.w	sl, #0
 8006d58:	d01f      	beq.n	8006d9a <__multiply+0xe2>
 8006d5a:	46c4      	mov	ip, r8
 8006d5c:	46a1      	mov	r9, r4
 8006d5e:	2700      	movs	r7, #0
 8006d60:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006d64:	f8d9 3000 	ldr.w	r3, [r9]
 8006d68:	fa1f fb82 	uxth.w	fp, r2
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d72:	443b      	add	r3, r7
 8006d74:	f8d9 7000 	ldr.w	r7, [r9]
 8006d78:	0c12      	lsrs	r2, r2, #16
 8006d7a:	0c3f      	lsrs	r7, r7, #16
 8006d7c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006d80:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d8a:	4565      	cmp	r5, ip
 8006d8c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006d90:	f849 3b04 	str.w	r3, [r9], #4
 8006d94:	d8e4      	bhi.n	8006d60 <__multiply+0xa8>
 8006d96:	9b01      	ldr	r3, [sp, #4]
 8006d98:	50e7      	str	r7, [r4, r3]
 8006d9a:	9b03      	ldr	r3, [sp, #12]
 8006d9c:	3104      	adds	r1, #4
 8006d9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006da2:	f1b9 0f00 	cmp.w	r9, #0
 8006da6:	d020      	beq.n	8006dea <__multiply+0x132>
 8006da8:	4647      	mov	r7, r8
 8006daa:	46a4      	mov	ip, r4
 8006dac:	f04f 0a00 	mov.w	sl, #0
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	f8b7 b000 	ldrh.w	fp, [r7]
 8006db6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	fb09 220b 	mla	r2, r9, fp, r2
 8006dc0:	4452      	add	r2, sl
 8006dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dc6:	f84c 3b04 	str.w	r3, [ip], #4
 8006dca:	f857 3b04 	ldr.w	r3, [r7], #4
 8006dce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dd2:	f8bc 3000 	ldrh.w	r3, [ip]
 8006dd6:	42bd      	cmp	r5, r7
 8006dd8:	fb09 330a 	mla	r3, r9, sl, r3
 8006ddc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006de0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006de4:	d8e5      	bhi.n	8006db2 <__multiply+0xfa>
 8006de6:	9a01      	ldr	r2, [sp, #4]
 8006de8:	50a3      	str	r3, [r4, r2]
 8006dea:	3404      	adds	r4, #4
 8006dec:	e79f      	b.n	8006d2e <__multiply+0x76>
 8006dee:	3e01      	subs	r6, #1
 8006df0:	e7a1      	b.n	8006d36 <__multiply+0x7e>
 8006df2:	bf00      	nop
 8006df4:	08008bc0 	.word	0x08008bc0
 8006df8:	08008bd1 	.word	0x08008bd1

08006dfc <__pow5mult>:
 8006dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e00:	4615      	mov	r5, r2
 8006e02:	f012 0203 	ands.w	r2, r2, #3
 8006e06:	4607      	mov	r7, r0
 8006e08:	460e      	mov	r6, r1
 8006e0a:	d007      	beq.n	8006e1c <__pow5mult+0x20>
 8006e0c:	4c25      	ldr	r4, [pc, #148]	@ (8006ea4 <__pow5mult+0xa8>)
 8006e0e:	3a01      	subs	r2, #1
 8006e10:	2300      	movs	r3, #0
 8006e12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e16:	f7ff fea7 	bl	8006b68 <__multadd>
 8006e1a:	4606      	mov	r6, r0
 8006e1c:	10ad      	asrs	r5, r5, #2
 8006e1e:	d03d      	beq.n	8006e9c <__pow5mult+0xa0>
 8006e20:	69fc      	ldr	r4, [r7, #28]
 8006e22:	b97c      	cbnz	r4, 8006e44 <__pow5mult+0x48>
 8006e24:	2010      	movs	r0, #16
 8006e26:	f7ff fd87 	bl	8006938 <malloc>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	61f8      	str	r0, [r7, #28]
 8006e2e:	b928      	cbnz	r0, 8006e3c <__pow5mult+0x40>
 8006e30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e34:	4b1c      	ldr	r3, [pc, #112]	@ (8006ea8 <__pow5mult+0xac>)
 8006e36:	481d      	ldr	r0, [pc, #116]	@ (8006eac <__pow5mult+0xb0>)
 8006e38:	f000 fbe6 	bl	8007608 <__assert_func>
 8006e3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e40:	6004      	str	r4, [r0, #0]
 8006e42:	60c4      	str	r4, [r0, #12]
 8006e44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e4c:	b94c      	cbnz	r4, 8006e62 <__pow5mult+0x66>
 8006e4e:	f240 2171 	movw	r1, #625	@ 0x271
 8006e52:	4638      	mov	r0, r7
 8006e54:	f7ff ff1a 	bl	8006c8c <__i2b>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	4604      	mov	r4, r0
 8006e5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e60:	6003      	str	r3, [r0, #0]
 8006e62:	f04f 0900 	mov.w	r9, #0
 8006e66:	07eb      	lsls	r3, r5, #31
 8006e68:	d50a      	bpl.n	8006e80 <__pow5mult+0x84>
 8006e6a:	4631      	mov	r1, r6
 8006e6c:	4622      	mov	r2, r4
 8006e6e:	4638      	mov	r0, r7
 8006e70:	f7ff ff22 	bl	8006cb8 <__multiply>
 8006e74:	4680      	mov	r8, r0
 8006e76:	4631      	mov	r1, r6
 8006e78:	4638      	mov	r0, r7
 8006e7a:	f7ff fe53 	bl	8006b24 <_Bfree>
 8006e7e:	4646      	mov	r6, r8
 8006e80:	106d      	asrs	r5, r5, #1
 8006e82:	d00b      	beq.n	8006e9c <__pow5mult+0xa0>
 8006e84:	6820      	ldr	r0, [r4, #0]
 8006e86:	b938      	cbnz	r0, 8006e98 <__pow5mult+0x9c>
 8006e88:	4622      	mov	r2, r4
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	4638      	mov	r0, r7
 8006e8e:	f7ff ff13 	bl	8006cb8 <__multiply>
 8006e92:	6020      	str	r0, [r4, #0]
 8006e94:	f8c0 9000 	str.w	r9, [r0]
 8006e98:	4604      	mov	r4, r0
 8006e9a:	e7e4      	b.n	8006e66 <__pow5mult+0x6a>
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ea2:	bf00      	nop
 8006ea4:	08008c84 	.word	0x08008c84
 8006ea8:	08008b51 	.word	0x08008b51
 8006eac:	08008bd1 	.word	0x08008bd1

08006eb0 <__lshift>:
 8006eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	4607      	mov	r7, r0
 8006eb8:	4691      	mov	r9, r2
 8006eba:	6923      	ldr	r3, [r4, #16]
 8006ebc:	6849      	ldr	r1, [r1, #4]
 8006ebe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ec2:	68a3      	ldr	r3, [r4, #8]
 8006ec4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ec8:	f108 0601 	add.w	r6, r8, #1
 8006ecc:	42b3      	cmp	r3, r6
 8006ece:	db0b      	blt.n	8006ee8 <__lshift+0x38>
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	f7ff fde7 	bl	8006aa4 <_Balloc>
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	b948      	cbnz	r0, 8006eee <__lshift+0x3e>
 8006eda:	4602      	mov	r2, r0
 8006edc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ee0:	4b27      	ldr	r3, [pc, #156]	@ (8006f80 <__lshift+0xd0>)
 8006ee2:	4828      	ldr	r0, [pc, #160]	@ (8006f84 <__lshift+0xd4>)
 8006ee4:	f000 fb90 	bl	8007608 <__assert_func>
 8006ee8:	3101      	adds	r1, #1
 8006eea:	005b      	lsls	r3, r3, #1
 8006eec:	e7ee      	b.n	8006ecc <__lshift+0x1c>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	f100 0114 	add.w	r1, r0, #20
 8006ef4:	f100 0210 	add.w	r2, r0, #16
 8006ef8:	4618      	mov	r0, r3
 8006efa:	4553      	cmp	r3, sl
 8006efc:	db33      	blt.n	8006f66 <__lshift+0xb6>
 8006efe:	6920      	ldr	r0, [r4, #16]
 8006f00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f04:	f104 0314 	add.w	r3, r4, #20
 8006f08:	f019 091f 	ands.w	r9, r9, #31
 8006f0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f14:	d02b      	beq.n	8006f6e <__lshift+0xbe>
 8006f16:	468a      	mov	sl, r1
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f1c9 0e20 	rsb	lr, r9, #32
 8006f1e:	6818      	ldr	r0, [r3, #0]
 8006f20:	fa00 f009 	lsl.w	r0, r0, r9
 8006f24:	4310      	orrs	r0, r2
 8006f26:	f84a 0b04 	str.w	r0, [sl], #4
 8006f2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f2e:	459c      	cmp	ip, r3
 8006f30:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f34:	d8f3      	bhi.n	8006f1e <__lshift+0x6e>
 8006f36:	ebac 0304 	sub.w	r3, ip, r4
 8006f3a:	3b15      	subs	r3, #21
 8006f3c:	f023 0303 	bic.w	r3, r3, #3
 8006f40:	3304      	adds	r3, #4
 8006f42:	f104 0015 	add.w	r0, r4, #21
 8006f46:	4560      	cmp	r0, ip
 8006f48:	bf88      	it	hi
 8006f4a:	2304      	movhi	r3, #4
 8006f4c:	50ca      	str	r2, [r1, r3]
 8006f4e:	b10a      	cbz	r2, 8006f54 <__lshift+0xa4>
 8006f50:	f108 0602 	add.w	r6, r8, #2
 8006f54:	3e01      	subs	r6, #1
 8006f56:	4638      	mov	r0, r7
 8006f58:	4621      	mov	r1, r4
 8006f5a:	612e      	str	r6, [r5, #16]
 8006f5c:	f7ff fde2 	bl	8006b24 <_Bfree>
 8006f60:	4628      	mov	r0, r5
 8006f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f66:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	e7c5      	b.n	8006efa <__lshift+0x4a>
 8006f6e:	3904      	subs	r1, #4
 8006f70:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f74:	459c      	cmp	ip, r3
 8006f76:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f7a:	d8f9      	bhi.n	8006f70 <__lshift+0xc0>
 8006f7c:	e7ea      	b.n	8006f54 <__lshift+0xa4>
 8006f7e:	bf00      	nop
 8006f80:	08008bc0 	.word	0x08008bc0
 8006f84:	08008bd1 	.word	0x08008bd1

08006f88 <__mcmp>:
 8006f88:	4603      	mov	r3, r0
 8006f8a:	690a      	ldr	r2, [r1, #16]
 8006f8c:	6900      	ldr	r0, [r0, #16]
 8006f8e:	b530      	push	{r4, r5, lr}
 8006f90:	1a80      	subs	r0, r0, r2
 8006f92:	d10e      	bne.n	8006fb2 <__mcmp+0x2a>
 8006f94:	3314      	adds	r3, #20
 8006f96:	3114      	adds	r1, #20
 8006f98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006f9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fa0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fa4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fa8:	4295      	cmp	r5, r2
 8006faa:	d003      	beq.n	8006fb4 <__mcmp+0x2c>
 8006fac:	d205      	bcs.n	8006fba <__mcmp+0x32>
 8006fae:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb2:	bd30      	pop	{r4, r5, pc}
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	d3f3      	bcc.n	8006fa0 <__mcmp+0x18>
 8006fb8:	e7fb      	b.n	8006fb2 <__mcmp+0x2a>
 8006fba:	2001      	movs	r0, #1
 8006fbc:	e7f9      	b.n	8006fb2 <__mcmp+0x2a>
	...

08006fc0 <__mdiff>:
 8006fc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc4:	4689      	mov	r9, r1
 8006fc6:	4606      	mov	r6, r0
 8006fc8:	4611      	mov	r1, r2
 8006fca:	4648      	mov	r0, r9
 8006fcc:	4614      	mov	r4, r2
 8006fce:	f7ff ffdb 	bl	8006f88 <__mcmp>
 8006fd2:	1e05      	subs	r5, r0, #0
 8006fd4:	d112      	bne.n	8006ffc <__mdiff+0x3c>
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	4630      	mov	r0, r6
 8006fda:	f7ff fd63 	bl	8006aa4 <_Balloc>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	b928      	cbnz	r0, 8006fee <__mdiff+0x2e>
 8006fe2:	f240 2137 	movw	r1, #567	@ 0x237
 8006fe6:	4b3e      	ldr	r3, [pc, #248]	@ (80070e0 <__mdiff+0x120>)
 8006fe8:	483e      	ldr	r0, [pc, #248]	@ (80070e4 <__mdiff+0x124>)
 8006fea:	f000 fb0d 	bl	8007608 <__assert_func>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	b003      	add	sp, #12
 8006ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffc:	bfbc      	itt	lt
 8006ffe:	464b      	movlt	r3, r9
 8007000:	46a1      	movlt	r9, r4
 8007002:	4630      	mov	r0, r6
 8007004:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007008:	bfba      	itte	lt
 800700a:	461c      	movlt	r4, r3
 800700c:	2501      	movlt	r5, #1
 800700e:	2500      	movge	r5, #0
 8007010:	f7ff fd48 	bl	8006aa4 <_Balloc>
 8007014:	4602      	mov	r2, r0
 8007016:	b918      	cbnz	r0, 8007020 <__mdiff+0x60>
 8007018:	f240 2145 	movw	r1, #581	@ 0x245
 800701c:	4b30      	ldr	r3, [pc, #192]	@ (80070e0 <__mdiff+0x120>)
 800701e:	e7e3      	b.n	8006fe8 <__mdiff+0x28>
 8007020:	f100 0b14 	add.w	fp, r0, #20
 8007024:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007028:	f109 0310 	add.w	r3, r9, #16
 800702c:	60c5      	str	r5, [r0, #12]
 800702e:	f04f 0c00 	mov.w	ip, #0
 8007032:	f109 0514 	add.w	r5, r9, #20
 8007036:	46d9      	mov	r9, fp
 8007038:	6926      	ldr	r6, [r4, #16]
 800703a:	f104 0e14 	add.w	lr, r4, #20
 800703e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007042:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007046:	9301      	str	r3, [sp, #4]
 8007048:	9b01      	ldr	r3, [sp, #4]
 800704a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800704e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007052:	b281      	uxth	r1, r0
 8007054:	9301      	str	r3, [sp, #4]
 8007056:	fa1f f38a 	uxth.w	r3, sl
 800705a:	1a5b      	subs	r3, r3, r1
 800705c:	0c00      	lsrs	r0, r0, #16
 800705e:	4463      	add	r3, ip
 8007060:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007064:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007068:	b29b      	uxth	r3, r3
 800706a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800706e:	4576      	cmp	r6, lr
 8007070:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007074:	f849 3b04 	str.w	r3, [r9], #4
 8007078:	d8e6      	bhi.n	8007048 <__mdiff+0x88>
 800707a:	1b33      	subs	r3, r6, r4
 800707c:	3b15      	subs	r3, #21
 800707e:	f023 0303 	bic.w	r3, r3, #3
 8007082:	3415      	adds	r4, #21
 8007084:	3304      	adds	r3, #4
 8007086:	42a6      	cmp	r6, r4
 8007088:	bf38      	it	cc
 800708a:	2304      	movcc	r3, #4
 800708c:	441d      	add	r5, r3
 800708e:	445b      	add	r3, fp
 8007090:	461e      	mov	r6, r3
 8007092:	462c      	mov	r4, r5
 8007094:	4544      	cmp	r4, r8
 8007096:	d30e      	bcc.n	80070b6 <__mdiff+0xf6>
 8007098:	f108 0103 	add.w	r1, r8, #3
 800709c:	1b49      	subs	r1, r1, r5
 800709e:	f021 0103 	bic.w	r1, r1, #3
 80070a2:	3d03      	subs	r5, #3
 80070a4:	45a8      	cmp	r8, r5
 80070a6:	bf38      	it	cc
 80070a8:	2100      	movcc	r1, #0
 80070aa:	440b      	add	r3, r1
 80070ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070b0:	b199      	cbz	r1, 80070da <__mdiff+0x11a>
 80070b2:	6117      	str	r7, [r2, #16]
 80070b4:	e79e      	b.n	8006ff4 <__mdiff+0x34>
 80070b6:	46e6      	mov	lr, ip
 80070b8:	f854 1b04 	ldr.w	r1, [r4], #4
 80070bc:	fa1f fc81 	uxth.w	ip, r1
 80070c0:	44f4      	add	ip, lr
 80070c2:	0c08      	lsrs	r0, r1, #16
 80070c4:	4471      	add	r1, lr
 80070c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80070ca:	b289      	uxth	r1, r1
 80070cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070d4:	f846 1b04 	str.w	r1, [r6], #4
 80070d8:	e7dc      	b.n	8007094 <__mdiff+0xd4>
 80070da:	3f01      	subs	r7, #1
 80070dc:	e7e6      	b.n	80070ac <__mdiff+0xec>
 80070de:	bf00      	nop
 80070e0:	08008bc0 	.word	0x08008bc0
 80070e4:	08008bd1 	.word	0x08008bd1

080070e8 <__d2b>:
 80070e8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80070ec:	2101      	movs	r1, #1
 80070ee:	4690      	mov	r8, r2
 80070f0:	4699      	mov	r9, r3
 80070f2:	9e08      	ldr	r6, [sp, #32]
 80070f4:	f7ff fcd6 	bl	8006aa4 <_Balloc>
 80070f8:	4604      	mov	r4, r0
 80070fa:	b930      	cbnz	r0, 800710a <__d2b+0x22>
 80070fc:	4602      	mov	r2, r0
 80070fe:	f240 310f 	movw	r1, #783	@ 0x30f
 8007102:	4b23      	ldr	r3, [pc, #140]	@ (8007190 <__d2b+0xa8>)
 8007104:	4823      	ldr	r0, [pc, #140]	@ (8007194 <__d2b+0xac>)
 8007106:	f000 fa7f 	bl	8007608 <__assert_func>
 800710a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800710e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007112:	b10d      	cbz	r5, 8007118 <__d2b+0x30>
 8007114:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007118:	9301      	str	r3, [sp, #4]
 800711a:	f1b8 0300 	subs.w	r3, r8, #0
 800711e:	d024      	beq.n	800716a <__d2b+0x82>
 8007120:	4668      	mov	r0, sp
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	f7ff fd85 	bl	8006c32 <__lo0bits>
 8007128:	e9dd 1200 	ldrd	r1, r2, [sp]
 800712c:	b1d8      	cbz	r0, 8007166 <__d2b+0x7e>
 800712e:	f1c0 0320 	rsb	r3, r0, #32
 8007132:	fa02 f303 	lsl.w	r3, r2, r3
 8007136:	430b      	orrs	r3, r1
 8007138:	40c2      	lsrs	r2, r0
 800713a:	6163      	str	r3, [r4, #20]
 800713c:	9201      	str	r2, [sp, #4]
 800713e:	9b01      	ldr	r3, [sp, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	bf0c      	ite	eq
 8007144:	2201      	moveq	r2, #1
 8007146:	2202      	movne	r2, #2
 8007148:	61a3      	str	r3, [r4, #24]
 800714a:	6122      	str	r2, [r4, #16]
 800714c:	b1ad      	cbz	r5, 800717a <__d2b+0x92>
 800714e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007152:	4405      	add	r5, r0
 8007154:	6035      	str	r5, [r6, #0]
 8007156:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800715a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800715c:	6018      	str	r0, [r3, #0]
 800715e:	4620      	mov	r0, r4
 8007160:	b002      	add	sp, #8
 8007162:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007166:	6161      	str	r1, [r4, #20]
 8007168:	e7e9      	b.n	800713e <__d2b+0x56>
 800716a:	a801      	add	r0, sp, #4
 800716c:	f7ff fd61 	bl	8006c32 <__lo0bits>
 8007170:	9b01      	ldr	r3, [sp, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	6163      	str	r3, [r4, #20]
 8007176:	3020      	adds	r0, #32
 8007178:	e7e7      	b.n	800714a <__d2b+0x62>
 800717a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800717e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007182:	6030      	str	r0, [r6, #0]
 8007184:	6918      	ldr	r0, [r3, #16]
 8007186:	f7ff fd35 	bl	8006bf4 <__hi0bits>
 800718a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800718e:	e7e4      	b.n	800715a <__d2b+0x72>
 8007190:	08008bc0 	.word	0x08008bc0
 8007194:	08008bd1 	.word	0x08008bd1

08007198 <__ssputs_r>:
 8007198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800719c:	461f      	mov	r7, r3
 800719e:	688e      	ldr	r6, [r1, #8]
 80071a0:	4682      	mov	sl, r0
 80071a2:	42be      	cmp	r6, r7
 80071a4:	460c      	mov	r4, r1
 80071a6:	4690      	mov	r8, r2
 80071a8:	680b      	ldr	r3, [r1, #0]
 80071aa:	d82d      	bhi.n	8007208 <__ssputs_r+0x70>
 80071ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80071b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80071b4:	d026      	beq.n	8007204 <__ssputs_r+0x6c>
 80071b6:	6965      	ldr	r5, [r4, #20]
 80071b8:	6909      	ldr	r1, [r1, #16]
 80071ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80071be:	eba3 0901 	sub.w	r9, r3, r1
 80071c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80071c6:	1c7b      	adds	r3, r7, #1
 80071c8:	444b      	add	r3, r9
 80071ca:	106d      	asrs	r5, r5, #1
 80071cc:	429d      	cmp	r5, r3
 80071ce:	bf38      	it	cc
 80071d0:	461d      	movcc	r5, r3
 80071d2:	0553      	lsls	r3, r2, #21
 80071d4:	d527      	bpl.n	8007226 <__ssputs_r+0x8e>
 80071d6:	4629      	mov	r1, r5
 80071d8:	f7ff fbd8 	bl	800698c <_malloc_r>
 80071dc:	4606      	mov	r6, r0
 80071de:	b360      	cbz	r0, 800723a <__ssputs_r+0xa2>
 80071e0:	464a      	mov	r2, r9
 80071e2:	6921      	ldr	r1, [r4, #16]
 80071e4:	f000 fa02 	bl	80075ec <memcpy>
 80071e8:	89a3      	ldrh	r3, [r4, #12]
 80071ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80071ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071f2:	81a3      	strh	r3, [r4, #12]
 80071f4:	6126      	str	r6, [r4, #16]
 80071f6:	444e      	add	r6, r9
 80071f8:	6026      	str	r6, [r4, #0]
 80071fa:	463e      	mov	r6, r7
 80071fc:	6165      	str	r5, [r4, #20]
 80071fe:	eba5 0509 	sub.w	r5, r5, r9
 8007202:	60a5      	str	r5, [r4, #8]
 8007204:	42be      	cmp	r6, r7
 8007206:	d900      	bls.n	800720a <__ssputs_r+0x72>
 8007208:	463e      	mov	r6, r7
 800720a:	4632      	mov	r2, r6
 800720c:	4641      	mov	r1, r8
 800720e:	6820      	ldr	r0, [r4, #0]
 8007210:	f000 f9c2 	bl	8007598 <memmove>
 8007214:	2000      	movs	r0, #0
 8007216:	68a3      	ldr	r3, [r4, #8]
 8007218:	1b9b      	subs	r3, r3, r6
 800721a:	60a3      	str	r3, [r4, #8]
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	4433      	add	r3, r6
 8007220:	6023      	str	r3, [r4, #0]
 8007222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007226:	462a      	mov	r2, r5
 8007228:	f000 fa32 	bl	8007690 <_realloc_r>
 800722c:	4606      	mov	r6, r0
 800722e:	2800      	cmp	r0, #0
 8007230:	d1e0      	bne.n	80071f4 <__ssputs_r+0x5c>
 8007232:	4650      	mov	r0, sl
 8007234:	6921      	ldr	r1, [r4, #16]
 8007236:	f7ff fb37 	bl	80068a8 <_free_r>
 800723a:	230c      	movs	r3, #12
 800723c:	f8ca 3000 	str.w	r3, [sl]
 8007240:	89a3      	ldrh	r3, [r4, #12]
 8007242:	f04f 30ff 	mov.w	r0, #4294967295
 8007246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800724a:	81a3      	strh	r3, [r4, #12]
 800724c:	e7e9      	b.n	8007222 <__ssputs_r+0x8a>
	...

08007250 <_svfiprintf_r>:
 8007250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	4698      	mov	r8, r3
 8007256:	898b      	ldrh	r3, [r1, #12]
 8007258:	4607      	mov	r7, r0
 800725a:	061b      	lsls	r3, r3, #24
 800725c:	460d      	mov	r5, r1
 800725e:	4614      	mov	r4, r2
 8007260:	b09d      	sub	sp, #116	@ 0x74
 8007262:	d510      	bpl.n	8007286 <_svfiprintf_r+0x36>
 8007264:	690b      	ldr	r3, [r1, #16]
 8007266:	b973      	cbnz	r3, 8007286 <_svfiprintf_r+0x36>
 8007268:	2140      	movs	r1, #64	@ 0x40
 800726a:	f7ff fb8f 	bl	800698c <_malloc_r>
 800726e:	6028      	str	r0, [r5, #0]
 8007270:	6128      	str	r0, [r5, #16]
 8007272:	b930      	cbnz	r0, 8007282 <_svfiprintf_r+0x32>
 8007274:	230c      	movs	r3, #12
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	f04f 30ff 	mov.w	r0, #4294967295
 800727c:	b01d      	add	sp, #116	@ 0x74
 800727e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007282:	2340      	movs	r3, #64	@ 0x40
 8007284:	616b      	str	r3, [r5, #20]
 8007286:	2300      	movs	r3, #0
 8007288:	9309      	str	r3, [sp, #36]	@ 0x24
 800728a:	2320      	movs	r3, #32
 800728c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007290:	2330      	movs	r3, #48	@ 0x30
 8007292:	f04f 0901 	mov.w	r9, #1
 8007296:	f8cd 800c 	str.w	r8, [sp, #12]
 800729a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007434 <_svfiprintf_r+0x1e4>
 800729e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072a2:	4623      	mov	r3, r4
 80072a4:	469a      	mov	sl, r3
 80072a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072aa:	b10a      	cbz	r2, 80072b0 <_svfiprintf_r+0x60>
 80072ac:	2a25      	cmp	r2, #37	@ 0x25
 80072ae:	d1f9      	bne.n	80072a4 <_svfiprintf_r+0x54>
 80072b0:	ebba 0b04 	subs.w	fp, sl, r4
 80072b4:	d00b      	beq.n	80072ce <_svfiprintf_r+0x7e>
 80072b6:	465b      	mov	r3, fp
 80072b8:	4622      	mov	r2, r4
 80072ba:	4629      	mov	r1, r5
 80072bc:	4638      	mov	r0, r7
 80072be:	f7ff ff6b 	bl	8007198 <__ssputs_r>
 80072c2:	3001      	adds	r0, #1
 80072c4:	f000 80a7 	beq.w	8007416 <_svfiprintf_r+0x1c6>
 80072c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072ca:	445a      	add	r2, fp
 80072cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80072ce:	f89a 3000 	ldrb.w	r3, [sl]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f000 809f 	beq.w	8007416 <_svfiprintf_r+0x1c6>
 80072d8:	2300      	movs	r3, #0
 80072da:	f04f 32ff 	mov.w	r2, #4294967295
 80072de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072e2:	f10a 0a01 	add.w	sl, sl, #1
 80072e6:	9304      	str	r3, [sp, #16]
 80072e8:	9307      	str	r3, [sp, #28]
 80072ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80072f0:	4654      	mov	r4, sl
 80072f2:	2205      	movs	r2, #5
 80072f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072f8:	484e      	ldr	r0, [pc, #312]	@ (8007434 <_svfiprintf_r+0x1e4>)
 80072fa:	f7fe fc6a 	bl	8005bd2 <memchr>
 80072fe:	9a04      	ldr	r2, [sp, #16]
 8007300:	b9d8      	cbnz	r0, 800733a <_svfiprintf_r+0xea>
 8007302:	06d0      	lsls	r0, r2, #27
 8007304:	bf44      	itt	mi
 8007306:	2320      	movmi	r3, #32
 8007308:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800730c:	0711      	lsls	r1, r2, #28
 800730e:	bf44      	itt	mi
 8007310:	232b      	movmi	r3, #43	@ 0x2b
 8007312:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007316:	f89a 3000 	ldrb.w	r3, [sl]
 800731a:	2b2a      	cmp	r3, #42	@ 0x2a
 800731c:	d015      	beq.n	800734a <_svfiprintf_r+0xfa>
 800731e:	4654      	mov	r4, sl
 8007320:	2000      	movs	r0, #0
 8007322:	f04f 0c0a 	mov.w	ip, #10
 8007326:	9a07      	ldr	r2, [sp, #28]
 8007328:	4621      	mov	r1, r4
 800732a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800732e:	3b30      	subs	r3, #48	@ 0x30
 8007330:	2b09      	cmp	r3, #9
 8007332:	d94b      	bls.n	80073cc <_svfiprintf_r+0x17c>
 8007334:	b1b0      	cbz	r0, 8007364 <_svfiprintf_r+0x114>
 8007336:	9207      	str	r2, [sp, #28]
 8007338:	e014      	b.n	8007364 <_svfiprintf_r+0x114>
 800733a:	eba0 0308 	sub.w	r3, r0, r8
 800733e:	fa09 f303 	lsl.w	r3, r9, r3
 8007342:	4313      	orrs	r3, r2
 8007344:	46a2      	mov	sl, r4
 8007346:	9304      	str	r3, [sp, #16]
 8007348:	e7d2      	b.n	80072f0 <_svfiprintf_r+0xa0>
 800734a:	9b03      	ldr	r3, [sp, #12]
 800734c:	1d19      	adds	r1, r3, #4
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	9103      	str	r1, [sp, #12]
 8007352:	2b00      	cmp	r3, #0
 8007354:	bfbb      	ittet	lt
 8007356:	425b      	neglt	r3, r3
 8007358:	f042 0202 	orrlt.w	r2, r2, #2
 800735c:	9307      	strge	r3, [sp, #28]
 800735e:	9307      	strlt	r3, [sp, #28]
 8007360:	bfb8      	it	lt
 8007362:	9204      	strlt	r2, [sp, #16]
 8007364:	7823      	ldrb	r3, [r4, #0]
 8007366:	2b2e      	cmp	r3, #46	@ 0x2e
 8007368:	d10a      	bne.n	8007380 <_svfiprintf_r+0x130>
 800736a:	7863      	ldrb	r3, [r4, #1]
 800736c:	2b2a      	cmp	r3, #42	@ 0x2a
 800736e:	d132      	bne.n	80073d6 <_svfiprintf_r+0x186>
 8007370:	9b03      	ldr	r3, [sp, #12]
 8007372:	3402      	adds	r4, #2
 8007374:	1d1a      	adds	r2, r3, #4
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	9203      	str	r2, [sp, #12]
 800737a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800737e:	9305      	str	r3, [sp, #20]
 8007380:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007438 <_svfiprintf_r+0x1e8>
 8007384:	2203      	movs	r2, #3
 8007386:	4650      	mov	r0, sl
 8007388:	7821      	ldrb	r1, [r4, #0]
 800738a:	f7fe fc22 	bl	8005bd2 <memchr>
 800738e:	b138      	cbz	r0, 80073a0 <_svfiprintf_r+0x150>
 8007390:	2240      	movs	r2, #64	@ 0x40
 8007392:	9b04      	ldr	r3, [sp, #16]
 8007394:	eba0 000a 	sub.w	r0, r0, sl
 8007398:	4082      	lsls	r2, r0
 800739a:	4313      	orrs	r3, r2
 800739c:	3401      	adds	r4, #1
 800739e:	9304      	str	r3, [sp, #16]
 80073a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073a4:	2206      	movs	r2, #6
 80073a6:	4825      	ldr	r0, [pc, #148]	@ (800743c <_svfiprintf_r+0x1ec>)
 80073a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073ac:	f7fe fc11 	bl	8005bd2 <memchr>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	d036      	beq.n	8007422 <_svfiprintf_r+0x1d2>
 80073b4:	4b22      	ldr	r3, [pc, #136]	@ (8007440 <_svfiprintf_r+0x1f0>)
 80073b6:	bb1b      	cbnz	r3, 8007400 <_svfiprintf_r+0x1b0>
 80073b8:	9b03      	ldr	r3, [sp, #12]
 80073ba:	3307      	adds	r3, #7
 80073bc:	f023 0307 	bic.w	r3, r3, #7
 80073c0:	3308      	adds	r3, #8
 80073c2:	9303      	str	r3, [sp, #12]
 80073c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c6:	4433      	add	r3, r6
 80073c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ca:	e76a      	b.n	80072a2 <_svfiprintf_r+0x52>
 80073cc:	460c      	mov	r4, r1
 80073ce:	2001      	movs	r0, #1
 80073d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80073d4:	e7a8      	b.n	8007328 <_svfiprintf_r+0xd8>
 80073d6:	2300      	movs	r3, #0
 80073d8:	f04f 0c0a 	mov.w	ip, #10
 80073dc:	4619      	mov	r1, r3
 80073de:	3401      	adds	r4, #1
 80073e0:	9305      	str	r3, [sp, #20]
 80073e2:	4620      	mov	r0, r4
 80073e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073e8:	3a30      	subs	r2, #48	@ 0x30
 80073ea:	2a09      	cmp	r2, #9
 80073ec:	d903      	bls.n	80073f6 <_svfiprintf_r+0x1a6>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0c6      	beq.n	8007380 <_svfiprintf_r+0x130>
 80073f2:	9105      	str	r1, [sp, #20]
 80073f4:	e7c4      	b.n	8007380 <_svfiprintf_r+0x130>
 80073f6:	4604      	mov	r4, r0
 80073f8:	2301      	movs	r3, #1
 80073fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80073fe:	e7f0      	b.n	80073e2 <_svfiprintf_r+0x192>
 8007400:	ab03      	add	r3, sp, #12
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	462a      	mov	r2, r5
 8007406:	4638      	mov	r0, r7
 8007408:	4b0e      	ldr	r3, [pc, #56]	@ (8007444 <_svfiprintf_r+0x1f4>)
 800740a:	a904      	add	r1, sp, #16
 800740c:	f7fd fe6a 	bl	80050e4 <_printf_float>
 8007410:	1c42      	adds	r2, r0, #1
 8007412:	4606      	mov	r6, r0
 8007414:	d1d6      	bne.n	80073c4 <_svfiprintf_r+0x174>
 8007416:	89ab      	ldrh	r3, [r5, #12]
 8007418:	065b      	lsls	r3, r3, #25
 800741a:	f53f af2d 	bmi.w	8007278 <_svfiprintf_r+0x28>
 800741e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007420:	e72c      	b.n	800727c <_svfiprintf_r+0x2c>
 8007422:	ab03      	add	r3, sp, #12
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	462a      	mov	r2, r5
 8007428:	4638      	mov	r0, r7
 800742a:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <_svfiprintf_r+0x1f4>)
 800742c:	a904      	add	r1, sp, #16
 800742e:	f7fe f8f7 	bl	8005620 <_printf_i>
 8007432:	e7ed      	b.n	8007410 <_svfiprintf_r+0x1c0>
 8007434:	08008c2a 	.word	0x08008c2a
 8007438:	08008c30 	.word	0x08008c30
 800743c:	08008c34 	.word	0x08008c34
 8007440:	080050e5 	.word	0x080050e5
 8007444:	08007199 	.word	0x08007199

08007448 <__sflush_r>:
 8007448:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800744c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744e:	0716      	lsls	r6, r2, #28
 8007450:	4605      	mov	r5, r0
 8007452:	460c      	mov	r4, r1
 8007454:	d454      	bmi.n	8007500 <__sflush_r+0xb8>
 8007456:	684b      	ldr	r3, [r1, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	dc02      	bgt.n	8007462 <__sflush_r+0x1a>
 800745c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	dd48      	ble.n	80074f4 <__sflush_r+0xac>
 8007462:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007464:	2e00      	cmp	r6, #0
 8007466:	d045      	beq.n	80074f4 <__sflush_r+0xac>
 8007468:	2300      	movs	r3, #0
 800746a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800746e:	682f      	ldr	r7, [r5, #0]
 8007470:	6a21      	ldr	r1, [r4, #32]
 8007472:	602b      	str	r3, [r5, #0]
 8007474:	d030      	beq.n	80074d8 <__sflush_r+0x90>
 8007476:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007478:	89a3      	ldrh	r3, [r4, #12]
 800747a:	0759      	lsls	r1, r3, #29
 800747c:	d505      	bpl.n	800748a <__sflush_r+0x42>
 800747e:	6863      	ldr	r3, [r4, #4]
 8007480:	1ad2      	subs	r2, r2, r3
 8007482:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007484:	b10b      	cbz	r3, 800748a <__sflush_r+0x42>
 8007486:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007488:	1ad2      	subs	r2, r2, r3
 800748a:	2300      	movs	r3, #0
 800748c:	4628      	mov	r0, r5
 800748e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007490:	6a21      	ldr	r1, [r4, #32]
 8007492:	47b0      	blx	r6
 8007494:	1c43      	adds	r3, r0, #1
 8007496:	89a3      	ldrh	r3, [r4, #12]
 8007498:	d106      	bne.n	80074a8 <__sflush_r+0x60>
 800749a:	6829      	ldr	r1, [r5, #0]
 800749c:	291d      	cmp	r1, #29
 800749e:	d82b      	bhi.n	80074f8 <__sflush_r+0xb0>
 80074a0:	4a28      	ldr	r2, [pc, #160]	@ (8007544 <__sflush_r+0xfc>)
 80074a2:	40ca      	lsrs	r2, r1
 80074a4:	07d6      	lsls	r6, r2, #31
 80074a6:	d527      	bpl.n	80074f8 <__sflush_r+0xb0>
 80074a8:	2200      	movs	r2, #0
 80074aa:	6062      	str	r2, [r4, #4]
 80074ac:	6922      	ldr	r2, [r4, #16]
 80074ae:	04d9      	lsls	r1, r3, #19
 80074b0:	6022      	str	r2, [r4, #0]
 80074b2:	d504      	bpl.n	80074be <__sflush_r+0x76>
 80074b4:	1c42      	adds	r2, r0, #1
 80074b6:	d101      	bne.n	80074bc <__sflush_r+0x74>
 80074b8:	682b      	ldr	r3, [r5, #0]
 80074ba:	b903      	cbnz	r3, 80074be <__sflush_r+0x76>
 80074bc:	6560      	str	r0, [r4, #84]	@ 0x54
 80074be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074c0:	602f      	str	r7, [r5, #0]
 80074c2:	b1b9      	cbz	r1, 80074f4 <__sflush_r+0xac>
 80074c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074c8:	4299      	cmp	r1, r3
 80074ca:	d002      	beq.n	80074d2 <__sflush_r+0x8a>
 80074cc:	4628      	mov	r0, r5
 80074ce:	f7ff f9eb 	bl	80068a8 <_free_r>
 80074d2:	2300      	movs	r3, #0
 80074d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80074d6:	e00d      	b.n	80074f4 <__sflush_r+0xac>
 80074d8:	2301      	movs	r3, #1
 80074da:	4628      	mov	r0, r5
 80074dc:	47b0      	blx	r6
 80074de:	4602      	mov	r2, r0
 80074e0:	1c50      	adds	r0, r2, #1
 80074e2:	d1c9      	bne.n	8007478 <__sflush_r+0x30>
 80074e4:	682b      	ldr	r3, [r5, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d0c6      	beq.n	8007478 <__sflush_r+0x30>
 80074ea:	2b1d      	cmp	r3, #29
 80074ec:	d001      	beq.n	80074f2 <__sflush_r+0xaa>
 80074ee:	2b16      	cmp	r3, #22
 80074f0:	d11d      	bne.n	800752e <__sflush_r+0xe6>
 80074f2:	602f      	str	r7, [r5, #0]
 80074f4:	2000      	movs	r0, #0
 80074f6:	e021      	b.n	800753c <__sflush_r+0xf4>
 80074f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074fc:	b21b      	sxth	r3, r3
 80074fe:	e01a      	b.n	8007536 <__sflush_r+0xee>
 8007500:	690f      	ldr	r7, [r1, #16]
 8007502:	2f00      	cmp	r7, #0
 8007504:	d0f6      	beq.n	80074f4 <__sflush_r+0xac>
 8007506:	0793      	lsls	r3, r2, #30
 8007508:	bf18      	it	ne
 800750a:	2300      	movne	r3, #0
 800750c:	680e      	ldr	r6, [r1, #0]
 800750e:	bf08      	it	eq
 8007510:	694b      	ldreq	r3, [r1, #20]
 8007512:	1bf6      	subs	r6, r6, r7
 8007514:	600f      	str	r7, [r1, #0]
 8007516:	608b      	str	r3, [r1, #8]
 8007518:	2e00      	cmp	r6, #0
 800751a:	ddeb      	ble.n	80074f4 <__sflush_r+0xac>
 800751c:	4633      	mov	r3, r6
 800751e:	463a      	mov	r2, r7
 8007520:	4628      	mov	r0, r5
 8007522:	6a21      	ldr	r1, [r4, #32]
 8007524:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007528:	47e0      	blx	ip
 800752a:	2800      	cmp	r0, #0
 800752c:	dc07      	bgt.n	800753e <__sflush_r+0xf6>
 800752e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007536:	f04f 30ff 	mov.w	r0, #4294967295
 800753a:	81a3      	strh	r3, [r4, #12]
 800753c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800753e:	4407      	add	r7, r0
 8007540:	1a36      	subs	r6, r6, r0
 8007542:	e7e9      	b.n	8007518 <__sflush_r+0xd0>
 8007544:	20400001 	.word	0x20400001

08007548 <_fflush_r>:
 8007548:	b538      	push	{r3, r4, r5, lr}
 800754a:	690b      	ldr	r3, [r1, #16]
 800754c:	4605      	mov	r5, r0
 800754e:	460c      	mov	r4, r1
 8007550:	b913      	cbnz	r3, 8007558 <_fflush_r+0x10>
 8007552:	2500      	movs	r5, #0
 8007554:	4628      	mov	r0, r5
 8007556:	bd38      	pop	{r3, r4, r5, pc}
 8007558:	b118      	cbz	r0, 8007562 <_fflush_r+0x1a>
 800755a:	6a03      	ldr	r3, [r0, #32]
 800755c:	b90b      	cbnz	r3, 8007562 <_fflush_r+0x1a>
 800755e:	f7fe fa09 	bl	8005974 <__sinit>
 8007562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d0f3      	beq.n	8007552 <_fflush_r+0xa>
 800756a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800756c:	07d0      	lsls	r0, r2, #31
 800756e:	d404      	bmi.n	800757a <_fflush_r+0x32>
 8007570:	0599      	lsls	r1, r3, #22
 8007572:	d402      	bmi.n	800757a <_fflush_r+0x32>
 8007574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007576:	f7fe fb2a 	bl	8005bce <__retarget_lock_acquire_recursive>
 800757a:	4628      	mov	r0, r5
 800757c:	4621      	mov	r1, r4
 800757e:	f7ff ff63 	bl	8007448 <__sflush_r>
 8007582:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007584:	4605      	mov	r5, r0
 8007586:	07da      	lsls	r2, r3, #31
 8007588:	d4e4      	bmi.n	8007554 <_fflush_r+0xc>
 800758a:	89a3      	ldrh	r3, [r4, #12]
 800758c:	059b      	lsls	r3, r3, #22
 800758e:	d4e1      	bmi.n	8007554 <_fflush_r+0xc>
 8007590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007592:	f7fe fb1d 	bl	8005bd0 <__retarget_lock_release_recursive>
 8007596:	e7dd      	b.n	8007554 <_fflush_r+0xc>

08007598 <memmove>:
 8007598:	4288      	cmp	r0, r1
 800759a:	b510      	push	{r4, lr}
 800759c:	eb01 0402 	add.w	r4, r1, r2
 80075a0:	d902      	bls.n	80075a8 <memmove+0x10>
 80075a2:	4284      	cmp	r4, r0
 80075a4:	4623      	mov	r3, r4
 80075a6:	d807      	bhi.n	80075b8 <memmove+0x20>
 80075a8:	1e43      	subs	r3, r0, #1
 80075aa:	42a1      	cmp	r1, r4
 80075ac:	d008      	beq.n	80075c0 <memmove+0x28>
 80075ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075b6:	e7f8      	b.n	80075aa <memmove+0x12>
 80075b8:	4601      	mov	r1, r0
 80075ba:	4402      	add	r2, r0
 80075bc:	428a      	cmp	r2, r1
 80075be:	d100      	bne.n	80075c2 <memmove+0x2a>
 80075c0:	bd10      	pop	{r4, pc}
 80075c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075ca:	e7f7      	b.n	80075bc <memmove+0x24>

080075cc <_sbrk_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	2300      	movs	r3, #0
 80075d0:	4d05      	ldr	r5, [pc, #20]	@ (80075e8 <_sbrk_r+0x1c>)
 80075d2:	4604      	mov	r4, r0
 80075d4:	4608      	mov	r0, r1
 80075d6:	602b      	str	r3, [r5, #0]
 80075d8:	f7fa ffb2 	bl	8002540 <_sbrk>
 80075dc:	1c43      	adds	r3, r0, #1
 80075de:	d102      	bne.n	80075e6 <_sbrk_r+0x1a>
 80075e0:	682b      	ldr	r3, [r5, #0]
 80075e2:	b103      	cbz	r3, 80075e6 <_sbrk_r+0x1a>
 80075e4:	6023      	str	r3, [r4, #0]
 80075e6:	bd38      	pop	{r3, r4, r5, pc}
 80075e8:	20000410 	.word	0x20000410

080075ec <memcpy>:
 80075ec:	440a      	add	r2, r1
 80075ee:	4291      	cmp	r1, r2
 80075f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80075f4:	d100      	bne.n	80075f8 <memcpy+0xc>
 80075f6:	4770      	bx	lr
 80075f8:	b510      	push	{r4, lr}
 80075fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075fe:	4291      	cmp	r1, r2
 8007600:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007604:	d1f9      	bne.n	80075fa <memcpy+0xe>
 8007606:	bd10      	pop	{r4, pc}

08007608 <__assert_func>:
 8007608:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800760a:	4614      	mov	r4, r2
 800760c:	461a      	mov	r2, r3
 800760e:	4b09      	ldr	r3, [pc, #36]	@ (8007634 <__assert_func+0x2c>)
 8007610:	4605      	mov	r5, r0
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68d8      	ldr	r0, [r3, #12]
 8007616:	b14c      	cbz	r4, 800762c <__assert_func+0x24>
 8007618:	4b07      	ldr	r3, [pc, #28]	@ (8007638 <__assert_func+0x30>)
 800761a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800761e:	9100      	str	r1, [sp, #0]
 8007620:	462b      	mov	r3, r5
 8007622:	4906      	ldr	r1, [pc, #24]	@ (800763c <__assert_func+0x34>)
 8007624:	f000 f870 	bl	8007708 <fiprintf>
 8007628:	f000 f880 	bl	800772c <abort>
 800762c:	4b04      	ldr	r3, [pc, #16]	@ (8007640 <__assert_func+0x38>)
 800762e:	461c      	mov	r4, r3
 8007630:	e7f3      	b.n	800761a <__assert_func+0x12>
 8007632:	bf00      	nop
 8007634:	20000018 	.word	0x20000018
 8007638:	08008c45 	.word	0x08008c45
 800763c:	08008c52 	.word	0x08008c52
 8007640:	08008c80 	.word	0x08008c80

08007644 <_calloc_r>:
 8007644:	b570      	push	{r4, r5, r6, lr}
 8007646:	fba1 5402 	umull	r5, r4, r1, r2
 800764a:	b934      	cbnz	r4, 800765a <_calloc_r+0x16>
 800764c:	4629      	mov	r1, r5
 800764e:	f7ff f99d 	bl	800698c <_malloc_r>
 8007652:	4606      	mov	r6, r0
 8007654:	b928      	cbnz	r0, 8007662 <_calloc_r+0x1e>
 8007656:	4630      	mov	r0, r6
 8007658:	bd70      	pop	{r4, r5, r6, pc}
 800765a:	220c      	movs	r2, #12
 800765c:	2600      	movs	r6, #0
 800765e:	6002      	str	r2, [r0, #0]
 8007660:	e7f9      	b.n	8007656 <_calloc_r+0x12>
 8007662:	462a      	mov	r2, r5
 8007664:	4621      	mov	r1, r4
 8007666:	f7fe fa34 	bl	8005ad2 <memset>
 800766a:	e7f4      	b.n	8007656 <_calloc_r+0x12>

0800766c <__ascii_mbtowc>:
 800766c:	b082      	sub	sp, #8
 800766e:	b901      	cbnz	r1, 8007672 <__ascii_mbtowc+0x6>
 8007670:	a901      	add	r1, sp, #4
 8007672:	b142      	cbz	r2, 8007686 <__ascii_mbtowc+0x1a>
 8007674:	b14b      	cbz	r3, 800768a <__ascii_mbtowc+0x1e>
 8007676:	7813      	ldrb	r3, [r2, #0]
 8007678:	600b      	str	r3, [r1, #0]
 800767a:	7812      	ldrb	r2, [r2, #0]
 800767c:	1e10      	subs	r0, r2, #0
 800767e:	bf18      	it	ne
 8007680:	2001      	movne	r0, #1
 8007682:	b002      	add	sp, #8
 8007684:	4770      	bx	lr
 8007686:	4610      	mov	r0, r2
 8007688:	e7fb      	b.n	8007682 <__ascii_mbtowc+0x16>
 800768a:	f06f 0001 	mvn.w	r0, #1
 800768e:	e7f8      	b.n	8007682 <__ascii_mbtowc+0x16>

08007690 <_realloc_r>:
 8007690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007694:	4607      	mov	r7, r0
 8007696:	4614      	mov	r4, r2
 8007698:	460d      	mov	r5, r1
 800769a:	b921      	cbnz	r1, 80076a6 <_realloc_r+0x16>
 800769c:	4611      	mov	r1, r2
 800769e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076a2:	f7ff b973 	b.w	800698c <_malloc_r>
 80076a6:	b92a      	cbnz	r2, 80076b4 <_realloc_r+0x24>
 80076a8:	f7ff f8fe 	bl	80068a8 <_free_r>
 80076ac:	4625      	mov	r5, r4
 80076ae:	4628      	mov	r0, r5
 80076b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b4:	f000 f841 	bl	800773a <_malloc_usable_size_r>
 80076b8:	4284      	cmp	r4, r0
 80076ba:	4606      	mov	r6, r0
 80076bc:	d802      	bhi.n	80076c4 <_realloc_r+0x34>
 80076be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076c2:	d8f4      	bhi.n	80076ae <_realloc_r+0x1e>
 80076c4:	4621      	mov	r1, r4
 80076c6:	4638      	mov	r0, r7
 80076c8:	f7ff f960 	bl	800698c <_malloc_r>
 80076cc:	4680      	mov	r8, r0
 80076ce:	b908      	cbnz	r0, 80076d4 <_realloc_r+0x44>
 80076d0:	4645      	mov	r5, r8
 80076d2:	e7ec      	b.n	80076ae <_realloc_r+0x1e>
 80076d4:	42b4      	cmp	r4, r6
 80076d6:	4622      	mov	r2, r4
 80076d8:	4629      	mov	r1, r5
 80076da:	bf28      	it	cs
 80076dc:	4632      	movcs	r2, r6
 80076de:	f7ff ff85 	bl	80075ec <memcpy>
 80076e2:	4629      	mov	r1, r5
 80076e4:	4638      	mov	r0, r7
 80076e6:	f7ff f8df 	bl	80068a8 <_free_r>
 80076ea:	e7f1      	b.n	80076d0 <_realloc_r+0x40>

080076ec <__ascii_wctomb>:
 80076ec:	4603      	mov	r3, r0
 80076ee:	4608      	mov	r0, r1
 80076f0:	b141      	cbz	r1, 8007704 <__ascii_wctomb+0x18>
 80076f2:	2aff      	cmp	r2, #255	@ 0xff
 80076f4:	d904      	bls.n	8007700 <__ascii_wctomb+0x14>
 80076f6:	228a      	movs	r2, #138	@ 0x8a
 80076f8:	f04f 30ff 	mov.w	r0, #4294967295
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	4770      	bx	lr
 8007700:	2001      	movs	r0, #1
 8007702:	700a      	strb	r2, [r1, #0]
 8007704:	4770      	bx	lr
	...

08007708 <fiprintf>:
 8007708:	b40e      	push	{r1, r2, r3}
 800770a:	b503      	push	{r0, r1, lr}
 800770c:	4601      	mov	r1, r0
 800770e:	ab03      	add	r3, sp, #12
 8007710:	4805      	ldr	r0, [pc, #20]	@ (8007728 <fiprintf+0x20>)
 8007712:	f853 2b04 	ldr.w	r2, [r3], #4
 8007716:	6800      	ldr	r0, [r0, #0]
 8007718:	9301      	str	r3, [sp, #4]
 800771a:	f000 f83d 	bl	8007798 <_vfiprintf_r>
 800771e:	b002      	add	sp, #8
 8007720:	f85d eb04 	ldr.w	lr, [sp], #4
 8007724:	b003      	add	sp, #12
 8007726:	4770      	bx	lr
 8007728:	20000018 	.word	0x20000018

0800772c <abort>:
 800772c:	2006      	movs	r0, #6
 800772e:	b508      	push	{r3, lr}
 8007730:	f000 fa06 	bl	8007b40 <raise>
 8007734:	2001      	movs	r0, #1
 8007736:	f7fa fe8e 	bl	8002456 <_exit>

0800773a <_malloc_usable_size_r>:
 800773a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800773e:	1f18      	subs	r0, r3, #4
 8007740:	2b00      	cmp	r3, #0
 8007742:	bfbc      	itt	lt
 8007744:	580b      	ldrlt	r3, [r1, r0]
 8007746:	18c0      	addlt	r0, r0, r3
 8007748:	4770      	bx	lr

0800774a <__sfputc_r>:
 800774a:	6893      	ldr	r3, [r2, #8]
 800774c:	b410      	push	{r4}
 800774e:	3b01      	subs	r3, #1
 8007750:	2b00      	cmp	r3, #0
 8007752:	6093      	str	r3, [r2, #8]
 8007754:	da07      	bge.n	8007766 <__sfputc_r+0x1c>
 8007756:	6994      	ldr	r4, [r2, #24]
 8007758:	42a3      	cmp	r3, r4
 800775a:	db01      	blt.n	8007760 <__sfputc_r+0x16>
 800775c:	290a      	cmp	r1, #10
 800775e:	d102      	bne.n	8007766 <__sfputc_r+0x1c>
 8007760:	bc10      	pop	{r4}
 8007762:	f000 b931 	b.w	80079c8 <__swbuf_r>
 8007766:	6813      	ldr	r3, [r2, #0]
 8007768:	1c58      	adds	r0, r3, #1
 800776a:	6010      	str	r0, [r2, #0]
 800776c:	7019      	strb	r1, [r3, #0]
 800776e:	4608      	mov	r0, r1
 8007770:	bc10      	pop	{r4}
 8007772:	4770      	bx	lr

08007774 <__sfputs_r>:
 8007774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007776:	4606      	mov	r6, r0
 8007778:	460f      	mov	r7, r1
 800777a:	4614      	mov	r4, r2
 800777c:	18d5      	adds	r5, r2, r3
 800777e:	42ac      	cmp	r4, r5
 8007780:	d101      	bne.n	8007786 <__sfputs_r+0x12>
 8007782:	2000      	movs	r0, #0
 8007784:	e007      	b.n	8007796 <__sfputs_r+0x22>
 8007786:	463a      	mov	r2, r7
 8007788:	4630      	mov	r0, r6
 800778a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800778e:	f7ff ffdc 	bl	800774a <__sfputc_r>
 8007792:	1c43      	adds	r3, r0, #1
 8007794:	d1f3      	bne.n	800777e <__sfputs_r+0xa>
 8007796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007798 <_vfiprintf_r>:
 8007798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779c:	460d      	mov	r5, r1
 800779e:	4614      	mov	r4, r2
 80077a0:	4698      	mov	r8, r3
 80077a2:	4606      	mov	r6, r0
 80077a4:	b09d      	sub	sp, #116	@ 0x74
 80077a6:	b118      	cbz	r0, 80077b0 <_vfiprintf_r+0x18>
 80077a8:	6a03      	ldr	r3, [r0, #32]
 80077aa:	b90b      	cbnz	r3, 80077b0 <_vfiprintf_r+0x18>
 80077ac:	f7fe f8e2 	bl	8005974 <__sinit>
 80077b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077b2:	07d9      	lsls	r1, r3, #31
 80077b4:	d405      	bmi.n	80077c2 <_vfiprintf_r+0x2a>
 80077b6:	89ab      	ldrh	r3, [r5, #12]
 80077b8:	059a      	lsls	r2, r3, #22
 80077ba:	d402      	bmi.n	80077c2 <_vfiprintf_r+0x2a>
 80077bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077be:	f7fe fa06 	bl	8005bce <__retarget_lock_acquire_recursive>
 80077c2:	89ab      	ldrh	r3, [r5, #12]
 80077c4:	071b      	lsls	r3, r3, #28
 80077c6:	d501      	bpl.n	80077cc <_vfiprintf_r+0x34>
 80077c8:	692b      	ldr	r3, [r5, #16]
 80077ca:	b99b      	cbnz	r3, 80077f4 <_vfiprintf_r+0x5c>
 80077cc:	4629      	mov	r1, r5
 80077ce:	4630      	mov	r0, r6
 80077d0:	f000 f938 	bl	8007a44 <__swsetup_r>
 80077d4:	b170      	cbz	r0, 80077f4 <_vfiprintf_r+0x5c>
 80077d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077d8:	07dc      	lsls	r4, r3, #31
 80077da:	d504      	bpl.n	80077e6 <_vfiprintf_r+0x4e>
 80077dc:	f04f 30ff 	mov.w	r0, #4294967295
 80077e0:	b01d      	add	sp, #116	@ 0x74
 80077e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e6:	89ab      	ldrh	r3, [r5, #12]
 80077e8:	0598      	lsls	r0, r3, #22
 80077ea:	d4f7      	bmi.n	80077dc <_vfiprintf_r+0x44>
 80077ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ee:	f7fe f9ef 	bl	8005bd0 <__retarget_lock_release_recursive>
 80077f2:	e7f3      	b.n	80077dc <_vfiprintf_r+0x44>
 80077f4:	2300      	movs	r3, #0
 80077f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80077f8:	2320      	movs	r3, #32
 80077fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077fe:	2330      	movs	r3, #48	@ 0x30
 8007800:	f04f 0901 	mov.w	r9, #1
 8007804:	f8cd 800c 	str.w	r8, [sp, #12]
 8007808:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80079b4 <_vfiprintf_r+0x21c>
 800780c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007810:	4623      	mov	r3, r4
 8007812:	469a      	mov	sl, r3
 8007814:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007818:	b10a      	cbz	r2, 800781e <_vfiprintf_r+0x86>
 800781a:	2a25      	cmp	r2, #37	@ 0x25
 800781c:	d1f9      	bne.n	8007812 <_vfiprintf_r+0x7a>
 800781e:	ebba 0b04 	subs.w	fp, sl, r4
 8007822:	d00b      	beq.n	800783c <_vfiprintf_r+0xa4>
 8007824:	465b      	mov	r3, fp
 8007826:	4622      	mov	r2, r4
 8007828:	4629      	mov	r1, r5
 800782a:	4630      	mov	r0, r6
 800782c:	f7ff ffa2 	bl	8007774 <__sfputs_r>
 8007830:	3001      	adds	r0, #1
 8007832:	f000 80a7 	beq.w	8007984 <_vfiprintf_r+0x1ec>
 8007836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007838:	445a      	add	r2, fp
 800783a:	9209      	str	r2, [sp, #36]	@ 0x24
 800783c:	f89a 3000 	ldrb.w	r3, [sl]
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 809f 	beq.w	8007984 <_vfiprintf_r+0x1ec>
 8007846:	2300      	movs	r3, #0
 8007848:	f04f 32ff 	mov.w	r2, #4294967295
 800784c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007850:	f10a 0a01 	add.w	sl, sl, #1
 8007854:	9304      	str	r3, [sp, #16]
 8007856:	9307      	str	r3, [sp, #28]
 8007858:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800785c:	931a      	str	r3, [sp, #104]	@ 0x68
 800785e:	4654      	mov	r4, sl
 8007860:	2205      	movs	r2, #5
 8007862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007866:	4853      	ldr	r0, [pc, #332]	@ (80079b4 <_vfiprintf_r+0x21c>)
 8007868:	f7fe f9b3 	bl	8005bd2 <memchr>
 800786c:	9a04      	ldr	r2, [sp, #16]
 800786e:	b9d8      	cbnz	r0, 80078a8 <_vfiprintf_r+0x110>
 8007870:	06d1      	lsls	r1, r2, #27
 8007872:	bf44      	itt	mi
 8007874:	2320      	movmi	r3, #32
 8007876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800787a:	0713      	lsls	r3, r2, #28
 800787c:	bf44      	itt	mi
 800787e:	232b      	movmi	r3, #43	@ 0x2b
 8007880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007884:	f89a 3000 	ldrb.w	r3, [sl]
 8007888:	2b2a      	cmp	r3, #42	@ 0x2a
 800788a:	d015      	beq.n	80078b8 <_vfiprintf_r+0x120>
 800788c:	4654      	mov	r4, sl
 800788e:	2000      	movs	r0, #0
 8007890:	f04f 0c0a 	mov.w	ip, #10
 8007894:	9a07      	ldr	r2, [sp, #28]
 8007896:	4621      	mov	r1, r4
 8007898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800789c:	3b30      	subs	r3, #48	@ 0x30
 800789e:	2b09      	cmp	r3, #9
 80078a0:	d94b      	bls.n	800793a <_vfiprintf_r+0x1a2>
 80078a2:	b1b0      	cbz	r0, 80078d2 <_vfiprintf_r+0x13a>
 80078a4:	9207      	str	r2, [sp, #28]
 80078a6:	e014      	b.n	80078d2 <_vfiprintf_r+0x13a>
 80078a8:	eba0 0308 	sub.w	r3, r0, r8
 80078ac:	fa09 f303 	lsl.w	r3, r9, r3
 80078b0:	4313      	orrs	r3, r2
 80078b2:	46a2      	mov	sl, r4
 80078b4:	9304      	str	r3, [sp, #16]
 80078b6:	e7d2      	b.n	800785e <_vfiprintf_r+0xc6>
 80078b8:	9b03      	ldr	r3, [sp, #12]
 80078ba:	1d19      	adds	r1, r3, #4
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	9103      	str	r1, [sp, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	bfbb      	ittet	lt
 80078c4:	425b      	neglt	r3, r3
 80078c6:	f042 0202 	orrlt.w	r2, r2, #2
 80078ca:	9307      	strge	r3, [sp, #28]
 80078cc:	9307      	strlt	r3, [sp, #28]
 80078ce:	bfb8      	it	lt
 80078d0:	9204      	strlt	r2, [sp, #16]
 80078d2:	7823      	ldrb	r3, [r4, #0]
 80078d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80078d6:	d10a      	bne.n	80078ee <_vfiprintf_r+0x156>
 80078d8:	7863      	ldrb	r3, [r4, #1]
 80078da:	2b2a      	cmp	r3, #42	@ 0x2a
 80078dc:	d132      	bne.n	8007944 <_vfiprintf_r+0x1ac>
 80078de:	9b03      	ldr	r3, [sp, #12]
 80078e0:	3402      	adds	r4, #2
 80078e2:	1d1a      	adds	r2, r3, #4
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	9203      	str	r2, [sp, #12]
 80078e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078ec:	9305      	str	r3, [sp, #20]
 80078ee:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079b8 <_vfiprintf_r+0x220>
 80078f2:	2203      	movs	r2, #3
 80078f4:	4650      	mov	r0, sl
 80078f6:	7821      	ldrb	r1, [r4, #0]
 80078f8:	f7fe f96b 	bl	8005bd2 <memchr>
 80078fc:	b138      	cbz	r0, 800790e <_vfiprintf_r+0x176>
 80078fe:	2240      	movs	r2, #64	@ 0x40
 8007900:	9b04      	ldr	r3, [sp, #16]
 8007902:	eba0 000a 	sub.w	r0, r0, sl
 8007906:	4082      	lsls	r2, r0
 8007908:	4313      	orrs	r3, r2
 800790a:	3401      	adds	r4, #1
 800790c:	9304      	str	r3, [sp, #16]
 800790e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007912:	2206      	movs	r2, #6
 8007914:	4829      	ldr	r0, [pc, #164]	@ (80079bc <_vfiprintf_r+0x224>)
 8007916:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800791a:	f7fe f95a 	bl	8005bd2 <memchr>
 800791e:	2800      	cmp	r0, #0
 8007920:	d03f      	beq.n	80079a2 <_vfiprintf_r+0x20a>
 8007922:	4b27      	ldr	r3, [pc, #156]	@ (80079c0 <_vfiprintf_r+0x228>)
 8007924:	bb1b      	cbnz	r3, 800796e <_vfiprintf_r+0x1d6>
 8007926:	9b03      	ldr	r3, [sp, #12]
 8007928:	3307      	adds	r3, #7
 800792a:	f023 0307 	bic.w	r3, r3, #7
 800792e:	3308      	adds	r3, #8
 8007930:	9303      	str	r3, [sp, #12]
 8007932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007934:	443b      	add	r3, r7
 8007936:	9309      	str	r3, [sp, #36]	@ 0x24
 8007938:	e76a      	b.n	8007810 <_vfiprintf_r+0x78>
 800793a:	460c      	mov	r4, r1
 800793c:	2001      	movs	r0, #1
 800793e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007942:	e7a8      	b.n	8007896 <_vfiprintf_r+0xfe>
 8007944:	2300      	movs	r3, #0
 8007946:	f04f 0c0a 	mov.w	ip, #10
 800794a:	4619      	mov	r1, r3
 800794c:	3401      	adds	r4, #1
 800794e:	9305      	str	r3, [sp, #20]
 8007950:	4620      	mov	r0, r4
 8007952:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007956:	3a30      	subs	r2, #48	@ 0x30
 8007958:	2a09      	cmp	r2, #9
 800795a:	d903      	bls.n	8007964 <_vfiprintf_r+0x1cc>
 800795c:	2b00      	cmp	r3, #0
 800795e:	d0c6      	beq.n	80078ee <_vfiprintf_r+0x156>
 8007960:	9105      	str	r1, [sp, #20]
 8007962:	e7c4      	b.n	80078ee <_vfiprintf_r+0x156>
 8007964:	4604      	mov	r4, r0
 8007966:	2301      	movs	r3, #1
 8007968:	fb0c 2101 	mla	r1, ip, r1, r2
 800796c:	e7f0      	b.n	8007950 <_vfiprintf_r+0x1b8>
 800796e:	ab03      	add	r3, sp, #12
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	462a      	mov	r2, r5
 8007974:	4630      	mov	r0, r6
 8007976:	4b13      	ldr	r3, [pc, #76]	@ (80079c4 <_vfiprintf_r+0x22c>)
 8007978:	a904      	add	r1, sp, #16
 800797a:	f7fd fbb3 	bl	80050e4 <_printf_float>
 800797e:	4607      	mov	r7, r0
 8007980:	1c78      	adds	r0, r7, #1
 8007982:	d1d6      	bne.n	8007932 <_vfiprintf_r+0x19a>
 8007984:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007986:	07d9      	lsls	r1, r3, #31
 8007988:	d405      	bmi.n	8007996 <_vfiprintf_r+0x1fe>
 800798a:	89ab      	ldrh	r3, [r5, #12]
 800798c:	059a      	lsls	r2, r3, #22
 800798e:	d402      	bmi.n	8007996 <_vfiprintf_r+0x1fe>
 8007990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007992:	f7fe f91d 	bl	8005bd0 <__retarget_lock_release_recursive>
 8007996:	89ab      	ldrh	r3, [r5, #12]
 8007998:	065b      	lsls	r3, r3, #25
 800799a:	f53f af1f 	bmi.w	80077dc <_vfiprintf_r+0x44>
 800799e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079a0:	e71e      	b.n	80077e0 <_vfiprintf_r+0x48>
 80079a2:	ab03      	add	r3, sp, #12
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	462a      	mov	r2, r5
 80079a8:	4630      	mov	r0, r6
 80079aa:	4b06      	ldr	r3, [pc, #24]	@ (80079c4 <_vfiprintf_r+0x22c>)
 80079ac:	a904      	add	r1, sp, #16
 80079ae:	f7fd fe37 	bl	8005620 <_printf_i>
 80079b2:	e7e4      	b.n	800797e <_vfiprintf_r+0x1e6>
 80079b4:	08008c2a 	.word	0x08008c2a
 80079b8:	08008c30 	.word	0x08008c30
 80079bc:	08008c34 	.word	0x08008c34
 80079c0:	080050e5 	.word	0x080050e5
 80079c4:	08007775 	.word	0x08007775

080079c8 <__swbuf_r>:
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ca:	460e      	mov	r6, r1
 80079cc:	4614      	mov	r4, r2
 80079ce:	4605      	mov	r5, r0
 80079d0:	b118      	cbz	r0, 80079da <__swbuf_r+0x12>
 80079d2:	6a03      	ldr	r3, [r0, #32]
 80079d4:	b90b      	cbnz	r3, 80079da <__swbuf_r+0x12>
 80079d6:	f7fd ffcd 	bl	8005974 <__sinit>
 80079da:	69a3      	ldr	r3, [r4, #24]
 80079dc:	60a3      	str	r3, [r4, #8]
 80079de:	89a3      	ldrh	r3, [r4, #12]
 80079e0:	071a      	lsls	r2, r3, #28
 80079e2:	d501      	bpl.n	80079e8 <__swbuf_r+0x20>
 80079e4:	6923      	ldr	r3, [r4, #16]
 80079e6:	b943      	cbnz	r3, 80079fa <__swbuf_r+0x32>
 80079e8:	4621      	mov	r1, r4
 80079ea:	4628      	mov	r0, r5
 80079ec:	f000 f82a 	bl	8007a44 <__swsetup_r>
 80079f0:	b118      	cbz	r0, 80079fa <__swbuf_r+0x32>
 80079f2:	f04f 37ff 	mov.w	r7, #4294967295
 80079f6:	4638      	mov	r0, r7
 80079f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	6922      	ldr	r2, [r4, #16]
 80079fe:	b2f6      	uxtb	r6, r6
 8007a00:	1a98      	subs	r0, r3, r2
 8007a02:	6963      	ldr	r3, [r4, #20]
 8007a04:	4637      	mov	r7, r6
 8007a06:	4283      	cmp	r3, r0
 8007a08:	dc05      	bgt.n	8007a16 <__swbuf_r+0x4e>
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	f7ff fd9b 	bl	8007548 <_fflush_r>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	d1ed      	bne.n	80079f2 <__swbuf_r+0x2a>
 8007a16:	68a3      	ldr	r3, [r4, #8]
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	60a3      	str	r3, [r4, #8]
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	6022      	str	r2, [r4, #0]
 8007a22:	701e      	strb	r6, [r3, #0]
 8007a24:	6962      	ldr	r2, [r4, #20]
 8007a26:	1c43      	adds	r3, r0, #1
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d004      	beq.n	8007a36 <__swbuf_r+0x6e>
 8007a2c:	89a3      	ldrh	r3, [r4, #12]
 8007a2e:	07db      	lsls	r3, r3, #31
 8007a30:	d5e1      	bpl.n	80079f6 <__swbuf_r+0x2e>
 8007a32:	2e0a      	cmp	r6, #10
 8007a34:	d1df      	bne.n	80079f6 <__swbuf_r+0x2e>
 8007a36:	4621      	mov	r1, r4
 8007a38:	4628      	mov	r0, r5
 8007a3a:	f7ff fd85 	bl	8007548 <_fflush_r>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	d0d9      	beq.n	80079f6 <__swbuf_r+0x2e>
 8007a42:	e7d6      	b.n	80079f2 <__swbuf_r+0x2a>

08007a44 <__swsetup_r>:
 8007a44:	b538      	push	{r3, r4, r5, lr}
 8007a46:	4b29      	ldr	r3, [pc, #164]	@ (8007aec <__swsetup_r+0xa8>)
 8007a48:	4605      	mov	r5, r0
 8007a4a:	6818      	ldr	r0, [r3, #0]
 8007a4c:	460c      	mov	r4, r1
 8007a4e:	b118      	cbz	r0, 8007a58 <__swsetup_r+0x14>
 8007a50:	6a03      	ldr	r3, [r0, #32]
 8007a52:	b90b      	cbnz	r3, 8007a58 <__swsetup_r+0x14>
 8007a54:	f7fd ff8e 	bl	8005974 <__sinit>
 8007a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a5c:	0719      	lsls	r1, r3, #28
 8007a5e:	d422      	bmi.n	8007aa6 <__swsetup_r+0x62>
 8007a60:	06da      	lsls	r2, r3, #27
 8007a62:	d407      	bmi.n	8007a74 <__swsetup_r+0x30>
 8007a64:	2209      	movs	r2, #9
 8007a66:	602a      	str	r2, [r5, #0]
 8007a68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a70:	81a3      	strh	r3, [r4, #12]
 8007a72:	e033      	b.n	8007adc <__swsetup_r+0x98>
 8007a74:	0758      	lsls	r0, r3, #29
 8007a76:	d512      	bpl.n	8007a9e <__swsetup_r+0x5a>
 8007a78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a7a:	b141      	cbz	r1, 8007a8e <__swsetup_r+0x4a>
 8007a7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a80:	4299      	cmp	r1, r3
 8007a82:	d002      	beq.n	8007a8a <__swsetup_r+0x46>
 8007a84:	4628      	mov	r0, r5
 8007a86:	f7fe ff0f 	bl	80068a8 <_free_r>
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a8e:	89a3      	ldrh	r3, [r4, #12]
 8007a90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a94:	81a3      	strh	r3, [r4, #12]
 8007a96:	2300      	movs	r3, #0
 8007a98:	6063      	str	r3, [r4, #4]
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	6023      	str	r3, [r4, #0]
 8007a9e:	89a3      	ldrh	r3, [r4, #12]
 8007aa0:	f043 0308 	orr.w	r3, r3, #8
 8007aa4:	81a3      	strh	r3, [r4, #12]
 8007aa6:	6923      	ldr	r3, [r4, #16]
 8007aa8:	b94b      	cbnz	r3, 8007abe <__swsetup_r+0x7a>
 8007aaa:	89a3      	ldrh	r3, [r4, #12]
 8007aac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ab4:	d003      	beq.n	8007abe <__swsetup_r+0x7a>
 8007ab6:	4621      	mov	r1, r4
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f000 f882 	bl	8007bc2 <__smakebuf_r>
 8007abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ac2:	f013 0201 	ands.w	r2, r3, #1
 8007ac6:	d00a      	beq.n	8007ade <__swsetup_r+0x9a>
 8007ac8:	2200      	movs	r2, #0
 8007aca:	60a2      	str	r2, [r4, #8]
 8007acc:	6962      	ldr	r2, [r4, #20]
 8007ace:	4252      	negs	r2, r2
 8007ad0:	61a2      	str	r2, [r4, #24]
 8007ad2:	6922      	ldr	r2, [r4, #16]
 8007ad4:	b942      	cbnz	r2, 8007ae8 <__swsetup_r+0xa4>
 8007ad6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ada:	d1c5      	bne.n	8007a68 <__swsetup_r+0x24>
 8007adc:	bd38      	pop	{r3, r4, r5, pc}
 8007ade:	0799      	lsls	r1, r3, #30
 8007ae0:	bf58      	it	pl
 8007ae2:	6962      	ldrpl	r2, [r4, #20]
 8007ae4:	60a2      	str	r2, [r4, #8]
 8007ae6:	e7f4      	b.n	8007ad2 <__swsetup_r+0x8e>
 8007ae8:	2000      	movs	r0, #0
 8007aea:	e7f7      	b.n	8007adc <__swsetup_r+0x98>
 8007aec:	20000018 	.word	0x20000018

08007af0 <_raise_r>:
 8007af0:	291f      	cmp	r1, #31
 8007af2:	b538      	push	{r3, r4, r5, lr}
 8007af4:	4605      	mov	r5, r0
 8007af6:	460c      	mov	r4, r1
 8007af8:	d904      	bls.n	8007b04 <_raise_r+0x14>
 8007afa:	2316      	movs	r3, #22
 8007afc:	6003      	str	r3, [r0, #0]
 8007afe:	f04f 30ff 	mov.w	r0, #4294967295
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b06:	b112      	cbz	r2, 8007b0e <_raise_r+0x1e>
 8007b08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b0c:	b94b      	cbnz	r3, 8007b22 <_raise_r+0x32>
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f000 f830 	bl	8007b74 <_getpid_r>
 8007b14:	4622      	mov	r2, r4
 8007b16:	4601      	mov	r1, r0
 8007b18:	4628      	mov	r0, r5
 8007b1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b1e:	f000 b817 	b.w	8007b50 <_kill_r>
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d00a      	beq.n	8007b3c <_raise_r+0x4c>
 8007b26:	1c59      	adds	r1, r3, #1
 8007b28:	d103      	bne.n	8007b32 <_raise_r+0x42>
 8007b2a:	2316      	movs	r3, #22
 8007b2c:	6003      	str	r3, [r0, #0]
 8007b2e:	2001      	movs	r0, #1
 8007b30:	e7e7      	b.n	8007b02 <_raise_r+0x12>
 8007b32:	2100      	movs	r1, #0
 8007b34:	4620      	mov	r0, r4
 8007b36:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b3a:	4798      	blx	r3
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	e7e0      	b.n	8007b02 <_raise_r+0x12>

08007b40 <raise>:
 8007b40:	4b02      	ldr	r3, [pc, #8]	@ (8007b4c <raise+0xc>)
 8007b42:	4601      	mov	r1, r0
 8007b44:	6818      	ldr	r0, [r3, #0]
 8007b46:	f7ff bfd3 	b.w	8007af0 <_raise_r>
 8007b4a:	bf00      	nop
 8007b4c:	20000018 	.word	0x20000018

08007b50 <_kill_r>:
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	2300      	movs	r3, #0
 8007b54:	4d06      	ldr	r5, [pc, #24]	@ (8007b70 <_kill_r+0x20>)
 8007b56:	4604      	mov	r4, r0
 8007b58:	4608      	mov	r0, r1
 8007b5a:	4611      	mov	r1, r2
 8007b5c:	602b      	str	r3, [r5, #0]
 8007b5e:	f7fa fc6a 	bl	8002436 <_kill>
 8007b62:	1c43      	adds	r3, r0, #1
 8007b64:	d102      	bne.n	8007b6c <_kill_r+0x1c>
 8007b66:	682b      	ldr	r3, [r5, #0]
 8007b68:	b103      	cbz	r3, 8007b6c <_kill_r+0x1c>
 8007b6a:	6023      	str	r3, [r4, #0]
 8007b6c:	bd38      	pop	{r3, r4, r5, pc}
 8007b6e:	bf00      	nop
 8007b70:	20000410 	.word	0x20000410

08007b74 <_getpid_r>:
 8007b74:	f7fa bc58 	b.w	8002428 <_getpid>

08007b78 <__swhatbuf_r>:
 8007b78:	b570      	push	{r4, r5, r6, lr}
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b80:	4615      	mov	r5, r2
 8007b82:	2900      	cmp	r1, #0
 8007b84:	461e      	mov	r6, r3
 8007b86:	b096      	sub	sp, #88	@ 0x58
 8007b88:	da0c      	bge.n	8007ba4 <__swhatbuf_r+0x2c>
 8007b8a:	89a3      	ldrh	r3, [r4, #12]
 8007b8c:	2100      	movs	r1, #0
 8007b8e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b92:	bf14      	ite	ne
 8007b94:	2340      	movne	r3, #64	@ 0x40
 8007b96:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b9a:	2000      	movs	r0, #0
 8007b9c:	6031      	str	r1, [r6, #0]
 8007b9e:	602b      	str	r3, [r5, #0]
 8007ba0:	b016      	add	sp, #88	@ 0x58
 8007ba2:	bd70      	pop	{r4, r5, r6, pc}
 8007ba4:	466a      	mov	r2, sp
 8007ba6:	f000 f849 	bl	8007c3c <_fstat_r>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	dbed      	blt.n	8007b8a <__swhatbuf_r+0x12>
 8007bae:	9901      	ldr	r1, [sp, #4]
 8007bb0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bb4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bb8:	4259      	negs	r1, r3
 8007bba:	4159      	adcs	r1, r3
 8007bbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bc0:	e7eb      	b.n	8007b9a <__swhatbuf_r+0x22>

08007bc2 <__smakebuf_r>:
 8007bc2:	898b      	ldrh	r3, [r1, #12]
 8007bc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bc6:	079d      	lsls	r5, r3, #30
 8007bc8:	4606      	mov	r6, r0
 8007bca:	460c      	mov	r4, r1
 8007bcc:	d507      	bpl.n	8007bde <__smakebuf_r+0x1c>
 8007bce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007bd2:	6023      	str	r3, [r4, #0]
 8007bd4:	6123      	str	r3, [r4, #16]
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	6163      	str	r3, [r4, #20]
 8007bda:	b003      	add	sp, #12
 8007bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bde:	466a      	mov	r2, sp
 8007be0:	ab01      	add	r3, sp, #4
 8007be2:	f7ff ffc9 	bl	8007b78 <__swhatbuf_r>
 8007be6:	9f00      	ldr	r7, [sp, #0]
 8007be8:	4605      	mov	r5, r0
 8007bea:	4639      	mov	r1, r7
 8007bec:	4630      	mov	r0, r6
 8007bee:	f7fe fecd 	bl	800698c <_malloc_r>
 8007bf2:	b948      	cbnz	r0, 8007c08 <__smakebuf_r+0x46>
 8007bf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bf8:	059a      	lsls	r2, r3, #22
 8007bfa:	d4ee      	bmi.n	8007bda <__smakebuf_r+0x18>
 8007bfc:	f023 0303 	bic.w	r3, r3, #3
 8007c00:	f043 0302 	orr.w	r3, r3, #2
 8007c04:	81a3      	strh	r3, [r4, #12]
 8007c06:	e7e2      	b.n	8007bce <__smakebuf_r+0xc>
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	9b01      	ldr	r3, [sp, #4]
 8007c16:	6020      	str	r0, [r4, #0]
 8007c18:	b15b      	cbz	r3, 8007c32 <__smakebuf_r+0x70>
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c20:	f000 f81e 	bl	8007c60 <_isatty_r>
 8007c24:	b128      	cbz	r0, 8007c32 <__smakebuf_r+0x70>
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	f023 0303 	bic.w	r3, r3, #3
 8007c2c:	f043 0301 	orr.w	r3, r3, #1
 8007c30:	81a3      	strh	r3, [r4, #12]
 8007c32:	89a3      	ldrh	r3, [r4, #12]
 8007c34:	431d      	orrs	r5, r3
 8007c36:	81a5      	strh	r5, [r4, #12]
 8007c38:	e7cf      	b.n	8007bda <__smakebuf_r+0x18>
	...

08007c3c <_fstat_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	2300      	movs	r3, #0
 8007c40:	4d06      	ldr	r5, [pc, #24]	@ (8007c5c <_fstat_r+0x20>)
 8007c42:	4604      	mov	r4, r0
 8007c44:	4608      	mov	r0, r1
 8007c46:	4611      	mov	r1, r2
 8007c48:	602b      	str	r3, [r5, #0]
 8007c4a:	f7fa fc53 	bl	80024f4 <_fstat>
 8007c4e:	1c43      	adds	r3, r0, #1
 8007c50:	d102      	bne.n	8007c58 <_fstat_r+0x1c>
 8007c52:	682b      	ldr	r3, [r5, #0]
 8007c54:	b103      	cbz	r3, 8007c58 <_fstat_r+0x1c>
 8007c56:	6023      	str	r3, [r4, #0]
 8007c58:	bd38      	pop	{r3, r4, r5, pc}
 8007c5a:	bf00      	nop
 8007c5c:	20000410 	.word	0x20000410

08007c60 <_isatty_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	2300      	movs	r3, #0
 8007c64:	4d05      	ldr	r5, [pc, #20]	@ (8007c7c <_isatty_r+0x1c>)
 8007c66:	4604      	mov	r4, r0
 8007c68:	4608      	mov	r0, r1
 8007c6a:	602b      	str	r3, [r5, #0]
 8007c6c:	f7fa fc51 	bl	8002512 <_isatty>
 8007c70:	1c43      	adds	r3, r0, #1
 8007c72:	d102      	bne.n	8007c7a <_isatty_r+0x1a>
 8007c74:	682b      	ldr	r3, [r5, #0]
 8007c76:	b103      	cbz	r3, 8007c7a <_isatty_r+0x1a>
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	bd38      	pop	{r3, r4, r5, pc}
 8007c7c:	20000410 	.word	0x20000410

08007c80 <pow>:
 8007c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c84:	4614      	mov	r4, r2
 8007c86:	461d      	mov	r5, r3
 8007c88:	4680      	mov	r8, r0
 8007c8a:	4689      	mov	r9, r1
 8007c8c:	f000 f868 	bl	8007d60 <__ieee754_pow>
 8007c90:	4622      	mov	r2, r4
 8007c92:	4606      	mov	r6, r0
 8007c94:	460f      	mov	r7, r1
 8007c96:	462b      	mov	r3, r5
 8007c98:	4620      	mov	r0, r4
 8007c9a:	4629      	mov	r1, r5
 8007c9c:	f7f8 feb6 	bl	8000a0c <__aeabi_dcmpun>
 8007ca0:	bbc8      	cbnz	r0, 8007d16 <pow+0x96>
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	4649      	mov	r1, r9
 8007caa:	f7f8 fe7d 	bl	80009a8 <__aeabi_dcmpeq>
 8007cae:	b1b8      	cbz	r0, 8007ce0 <pow+0x60>
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	4629      	mov	r1, r5
 8007cb8:	f7f8 fe76 	bl	80009a8 <__aeabi_dcmpeq>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d141      	bne.n	8007d44 <pow+0xc4>
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	4629      	mov	r1, r5
 8007cc4:	f000 f844 	bl	8007d50 <finite>
 8007cc8:	b328      	cbz	r0, 8007d16 <pow+0x96>
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2300      	movs	r3, #0
 8007cce:	4620      	mov	r0, r4
 8007cd0:	4629      	mov	r1, r5
 8007cd2:	f7f8 fe73 	bl	80009bc <__aeabi_dcmplt>
 8007cd6:	b1f0      	cbz	r0, 8007d16 <pow+0x96>
 8007cd8:	f7fd ff4e 	bl	8005b78 <__errno>
 8007cdc:	2322      	movs	r3, #34	@ 0x22
 8007cde:	e019      	b.n	8007d14 <pow+0x94>
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	f000 f834 	bl	8007d50 <finite>
 8007ce8:	b9c8      	cbnz	r0, 8007d1e <pow+0x9e>
 8007cea:	4640      	mov	r0, r8
 8007cec:	4649      	mov	r1, r9
 8007cee:	f000 f82f 	bl	8007d50 <finite>
 8007cf2:	b1a0      	cbz	r0, 8007d1e <pow+0x9e>
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	4629      	mov	r1, r5
 8007cf8:	f000 f82a 	bl	8007d50 <finite>
 8007cfc:	b178      	cbz	r0, 8007d1e <pow+0x9e>
 8007cfe:	4632      	mov	r2, r6
 8007d00:	463b      	mov	r3, r7
 8007d02:	4630      	mov	r0, r6
 8007d04:	4639      	mov	r1, r7
 8007d06:	f7f8 fe81 	bl	8000a0c <__aeabi_dcmpun>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d0e4      	beq.n	8007cd8 <pow+0x58>
 8007d0e:	f7fd ff33 	bl	8005b78 <__errno>
 8007d12:	2321      	movs	r3, #33	@ 0x21
 8007d14:	6003      	str	r3, [r0, #0]
 8007d16:	4630      	mov	r0, r6
 8007d18:	4639      	mov	r1, r7
 8007d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d1e:	2200      	movs	r2, #0
 8007d20:	2300      	movs	r3, #0
 8007d22:	4630      	mov	r0, r6
 8007d24:	4639      	mov	r1, r7
 8007d26:	f7f8 fe3f 	bl	80009a8 <__aeabi_dcmpeq>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	d0f3      	beq.n	8007d16 <pow+0x96>
 8007d2e:	4640      	mov	r0, r8
 8007d30:	4649      	mov	r1, r9
 8007d32:	f000 f80d 	bl	8007d50 <finite>
 8007d36:	2800      	cmp	r0, #0
 8007d38:	d0ed      	beq.n	8007d16 <pow+0x96>
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	4629      	mov	r1, r5
 8007d3e:	f000 f807 	bl	8007d50 <finite>
 8007d42:	e7c8      	b.n	8007cd6 <pow+0x56>
 8007d44:	2600      	movs	r6, #0
 8007d46:	4f01      	ldr	r7, [pc, #4]	@ (8007d4c <pow+0xcc>)
 8007d48:	e7e5      	b.n	8007d16 <pow+0x96>
 8007d4a:	bf00      	nop
 8007d4c:	3ff00000 	.word	0x3ff00000

08007d50 <finite>:
 8007d50:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8007d54:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007d58:	0fc0      	lsrs	r0, r0, #31
 8007d5a:	4770      	bx	lr
 8007d5c:	0000      	movs	r0, r0
	...

08007d60 <__ieee754_pow>:
 8007d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	b091      	sub	sp, #68	@ 0x44
 8007d66:	e9cd 2300 	strd	r2, r3, [sp]
 8007d6a:	468b      	mov	fp, r1
 8007d6c:	e9dd 1800 	ldrd	r1, r8, [sp]
 8007d70:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8007d74:	4682      	mov	sl, r0
 8007d76:	ea57 0001 	orrs.w	r0, r7, r1
 8007d7a:	d112      	bne.n	8007da2 <__ieee754_pow+0x42>
 8007d7c:	4653      	mov	r3, sl
 8007d7e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8007d82:	18db      	adds	r3, r3, r3
 8007d84:	4152      	adcs	r2, r2
 8007d86:	4298      	cmp	r0, r3
 8007d88:	4b93      	ldr	r3, [pc, #588]	@ (8007fd8 <__ieee754_pow+0x278>)
 8007d8a:	4193      	sbcs	r3, r2
 8007d8c:	f080 84cd 	bcs.w	800872a <__ieee754_pow+0x9ca>
 8007d90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d94:	4650      	mov	r0, sl
 8007d96:	4659      	mov	r1, fp
 8007d98:	f7f8 f9e8 	bl	800016c <__adddf3>
 8007d9c:	b011      	add	sp, #68	@ 0x44
 8007d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da2:	4b8e      	ldr	r3, [pc, #568]	@ (8007fdc <__ieee754_pow+0x27c>)
 8007da4:	f02b 4500 	bic.w	r5, fp, #2147483648	@ 0x80000000
 8007da8:	429d      	cmp	r5, r3
 8007daa:	465e      	mov	r6, fp
 8007dac:	46d1      	mov	r9, sl
 8007dae:	d80b      	bhi.n	8007dc8 <__ieee754_pow+0x68>
 8007db0:	d105      	bne.n	8007dbe <__ieee754_pow+0x5e>
 8007db2:	f1ba 0f00 	cmp.w	sl, #0
 8007db6:	d1eb      	bne.n	8007d90 <__ieee754_pow+0x30>
 8007db8:	42af      	cmp	r7, r5
 8007dba:	d8e9      	bhi.n	8007d90 <__ieee754_pow+0x30>
 8007dbc:	e001      	b.n	8007dc2 <__ieee754_pow+0x62>
 8007dbe:	429f      	cmp	r7, r3
 8007dc0:	d802      	bhi.n	8007dc8 <__ieee754_pow+0x68>
 8007dc2:	429f      	cmp	r7, r3
 8007dc4:	d10f      	bne.n	8007de6 <__ieee754_pow+0x86>
 8007dc6:	b171      	cbz	r1, 8007de6 <__ieee754_pow+0x86>
 8007dc8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8007dcc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8007dd0:	ea56 0609 	orrs.w	r6, r6, r9
 8007dd4:	d1dc      	bne.n	8007d90 <__ieee754_pow+0x30>
 8007dd6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007dda:	18db      	adds	r3, r3, r3
 8007ddc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8007de0:	4152      	adcs	r2, r2
 8007de2:	429e      	cmp	r6, r3
 8007de4:	e7d0      	b.n	8007d88 <__ieee754_pow+0x28>
 8007de6:	2e00      	cmp	r6, #0
 8007de8:	462b      	mov	r3, r5
 8007dea:	da42      	bge.n	8007e72 <__ieee754_pow+0x112>
 8007dec:	4a7c      	ldr	r2, [pc, #496]	@ (8007fe0 <__ieee754_pow+0x280>)
 8007dee:	4297      	cmp	r7, r2
 8007df0:	d856      	bhi.n	8007ea0 <__ieee754_pow+0x140>
 8007df2:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007df6:	4297      	cmp	r7, r2
 8007df8:	f240 84a6 	bls.w	8008748 <__ieee754_pow+0x9e8>
 8007dfc:	153a      	asrs	r2, r7, #20
 8007dfe:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8007e02:	2a14      	cmp	r2, #20
 8007e04:	dd18      	ble.n	8007e38 <__ieee754_pow+0xd8>
 8007e06:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8007e0a:	fa21 f402 	lsr.w	r4, r1, r2
 8007e0e:	fa04 f202 	lsl.w	r2, r4, r2
 8007e12:	428a      	cmp	r2, r1
 8007e14:	f040 8498 	bne.w	8008748 <__ieee754_pow+0x9e8>
 8007e18:	f004 0401 	and.w	r4, r4, #1
 8007e1c:	f1c4 0402 	rsb	r4, r4, #2
 8007e20:	2900      	cmp	r1, #0
 8007e22:	d159      	bne.n	8007ed8 <__ieee754_pow+0x178>
 8007e24:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8007e28:	d149      	bne.n	8007ebe <__ieee754_pow+0x15e>
 8007e2a:	4652      	mov	r2, sl
 8007e2c:	465b      	mov	r3, fp
 8007e2e:	4650      	mov	r0, sl
 8007e30:	4659      	mov	r1, fp
 8007e32:	f7f8 fb51 	bl	80004d8 <__aeabi_dmul>
 8007e36:	e7b1      	b.n	8007d9c <__ieee754_pow+0x3c>
 8007e38:	2900      	cmp	r1, #0
 8007e3a:	d14c      	bne.n	8007ed6 <__ieee754_pow+0x176>
 8007e3c:	f1c2 0214 	rsb	r2, r2, #20
 8007e40:	fa47 f402 	asr.w	r4, r7, r2
 8007e44:	fa04 f202 	lsl.w	r2, r4, r2
 8007e48:	42ba      	cmp	r2, r7
 8007e4a:	f040 847a 	bne.w	8008742 <__ieee754_pow+0x9e2>
 8007e4e:	f004 0401 	and.w	r4, r4, #1
 8007e52:	f1c4 0402 	rsb	r4, r4, #2
 8007e56:	4a63      	ldr	r2, [pc, #396]	@ (8007fe4 <__ieee754_pow+0x284>)
 8007e58:	4297      	cmp	r7, r2
 8007e5a:	d1e3      	bne.n	8007e24 <__ieee754_pow+0xc4>
 8007e5c:	f1b8 0f00 	cmp.w	r8, #0
 8007e60:	f280 846b 	bge.w	800873a <__ieee754_pow+0x9da>
 8007e64:	4652      	mov	r2, sl
 8007e66:	465b      	mov	r3, fp
 8007e68:	2000      	movs	r0, #0
 8007e6a:	495e      	ldr	r1, [pc, #376]	@ (8007fe4 <__ieee754_pow+0x284>)
 8007e6c:	f7f8 fc5e 	bl	800072c <__aeabi_ddiv>
 8007e70:	e794      	b.n	8007d9c <__ieee754_pow+0x3c>
 8007e72:	2400      	movs	r4, #0
 8007e74:	bb81      	cbnz	r1, 8007ed8 <__ieee754_pow+0x178>
 8007e76:	4a59      	ldr	r2, [pc, #356]	@ (8007fdc <__ieee754_pow+0x27c>)
 8007e78:	4297      	cmp	r7, r2
 8007e7a:	d1ec      	bne.n	8007e56 <__ieee754_pow+0xf6>
 8007e7c:	f105 4340 	add.w	r3, r5, #3221225472	@ 0xc0000000
 8007e80:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8007e84:	ea53 0309 	orrs.w	r3, r3, r9
 8007e88:	f000 844f 	beq.w	800872a <__ieee754_pow+0x9ca>
 8007e8c:	4b56      	ldr	r3, [pc, #344]	@ (8007fe8 <__ieee754_pow+0x288>)
 8007e8e:	429d      	cmp	r5, r3
 8007e90:	d908      	bls.n	8007ea4 <__ieee754_pow+0x144>
 8007e92:	f1b8 0f00 	cmp.w	r8, #0
 8007e96:	f280 844c 	bge.w	8008732 <__ieee754_pow+0x9d2>
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	e77d      	b.n	8007d9c <__ieee754_pow+0x3c>
 8007ea0:	2402      	movs	r4, #2
 8007ea2:	e7e7      	b.n	8007e74 <__ieee754_pow+0x114>
 8007ea4:	f1b8 0f00 	cmp.w	r8, #0
 8007ea8:	f04f 0000 	mov.w	r0, #0
 8007eac:	f04f 0100 	mov.w	r1, #0
 8007eb0:	f6bf af74 	bge.w	8007d9c <__ieee754_pow+0x3c>
 8007eb4:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007eb8:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007ebc:	e76e      	b.n	8007d9c <__ieee754_pow+0x3c>
 8007ebe:	4a4b      	ldr	r2, [pc, #300]	@ (8007fec <__ieee754_pow+0x28c>)
 8007ec0:	4590      	cmp	r8, r2
 8007ec2:	d109      	bne.n	8007ed8 <__ieee754_pow+0x178>
 8007ec4:	2e00      	cmp	r6, #0
 8007ec6:	db07      	blt.n	8007ed8 <__ieee754_pow+0x178>
 8007ec8:	4650      	mov	r0, sl
 8007eca:	4659      	mov	r1, fp
 8007ecc:	b011      	add	sp, #68	@ 0x44
 8007ece:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed2:	f000 bd0f 	b.w	80088f4 <__ieee754_sqrt>
 8007ed6:	2400      	movs	r4, #0
 8007ed8:	4650      	mov	r0, sl
 8007eda:	4659      	mov	r1, fp
 8007edc:	9302      	str	r3, [sp, #8]
 8007ede:	f000 fc69 	bl	80087b4 <fabs>
 8007ee2:	9b02      	ldr	r3, [sp, #8]
 8007ee4:	f1b9 0f00 	cmp.w	r9, #0
 8007ee8:	d127      	bne.n	8007f3a <__ieee754_pow+0x1da>
 8007eea:	4a3e      	ldr	r2, [pc, #248]	@ (8007fe4 <__ieee754_pow+0x284>)
 8007eec:	f026 4c40 	bic.w	ip, r6, #3221225472	@ 0xc0000000
 8007ef0:	4594      	cmp	ip, r2
 8007ef2:	d000      	beq.n	8007ef6 <__ieee754_pow+0x196>
 8007ef4:	bb0d      	cbnz	r5, 8007f3a <__ieee754_pow+0x1da>
 8007ef6:	f1b8 0f00 	cmp.w	r8, #0
 8007efa:	da05      	bge.n	8007f08 <__ieee754_pow+0x1a8>
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	2000      	movs	r0, #0
 8007f02:	4938      	ldr	r1, [pc, #224]	@ (8007fe4 <__ieee754_pow+0x284>)
 8007f04:	f7f8 fc12 	bl	800072c <__aeabi_ddiv>
 8007f08:	2e00      	cmp	r6, #0
 8007f0a:	f6bf af47 	bge.w	8007d9c <__ieee754_pow+0x3c>
 8007f0e:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8007f12:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007f16:	4325      	orrs	r5, r4
 8007f18:	d108      	bne.n	8007f2c <__ieee754_pow+0x1cc>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4610      	mov	r0, r2
 8007f20:	4619      	mov	r1, r3
 8007f22:	f7f8 f921 	bl	8000168 <__aeabi_dsub>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	e79f      	b.n	8007e6c <__ieee754_pow+0x10c>
 8007f2c:	2c01      	cmp	r4, #1
 8007f2e:	f47f af35 	bne.w	8007d9c <__ieee754_pow+0x3c>
 8007f32:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f36:	4619      	mov	r1, r3
 8007f38:	e730      	b.n	8007d9c <__ieee754_pow+0x3c>
 8007f3a:	0ff2      	lsrs	r2, r6, #31
 8007f3c:	3a01      	subs	r2, #1
 8007f3e:	ea52 0c04 	orrs.w	ip, r2, r4
 8007f42:	d102      	bne.n	8007f4a <__ieee754_pow+0x1ea>
 8007f44:	4652      	mov	r2, sl
 8007f46:	465b      	mov	r3, fp
 8007f48:	e7e9      	b.n	8007f1e <__ieee754_pow+0x1be>
 8007f4a:	f04f 0900 	mov.w	r9, #0
 8007f4e:	3c01      	subs	r4, #1
 8007f50:	4314      	orrs	r4, r2
 8007f52:	bf14      	ite	ne
 8007f54:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8007fe4 <__ieee754_pow+0x284>
 8007f58:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8007ff0 <__ieee754_pow+0x290>
 8007f5c:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 8007f60:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 8007f64:	f240 8104 	bls.w	8008170 <__ieee754_pow+0x410>
 8007f68:	4b22      	ldr	r3, [pc, #136]	@ (8007ff4 <__ieee754_pow+0x294>)
 8007f6a:	429f      	cmp	r7, r3
 8007f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8007fe8 <__ieee754_pow+0x288>)
 8007f6e:	d913      	bls.n	8007f98 <__ieee754_pow+0x238>
 8007f70:	429d      	cmp	r5, r3
 8007f72:	d808      	bhi.n	8007f86 <__ieee754_pow+0x226>
 8007f74:	f1b8 0f00 	cmp.w	r8, #0
 8007f78:	da08      	bge.n	8007f8c <__ieee754_pow+0x22c>
 8007f7a:	2000      	movs	r0, #0
 8007f7c:	b011      	add	sp, #68	@ 0x44
 8007f7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f82:	f000 bcb1 	b.w	80088e8 <__math_oflow>
 8007f86:	f1b8 0f00 	cmp.w	r8, #0
 8007f8a:	dcf6      	bgt.n	8007f7a <__ieee754_pow+0x21a>
 8007f8c:	2000      	movs	r0, #0
 8007f8e:	b011      	add	sp, #68	@ 0x44
 8007f90:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f94:	f000 bca3 	b.w	80088de <__math_uflow>
 8007f98:	429d      	cmp	r5, r3
 8007f9a:	d20c      	bcs.n	8007fb6 <__ieee754_pow+0x256>
 8007f9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	f7f8 fd0a 	bl	80009bc <__aeabi_dcmplt>
 8007fa8:	3800      	subs	r0, #0
 8007faa:	bf18      	it	ne
 8007fac:	2001      	movne	r0, #1
 8007fae:	f1b8 0f00 	cmp.w	r8, #0
 8007fb2:	daec      	bge.n	8007f8e <__ieee754_pow+0x22e>
 8007fb4:	e7e2      	b.n	8007f7c <__ieee754_pow+0x21c>
 8007fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007fe4 <__ieee754_pow+0x284>)
 8007fb8:	2200      	movs	r2, #0
 8007fba:	429d      	cmp	r5, r3
 8007fbc:	d91c      	bls.n	8007ff8 <__ieee754_pow+0x298>
 8007fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f7f8 fcfa 	bl	80009bc <__aeabi_dcmplt>
 8007fc8:	3800      	subs	r0, #0
 8007fca:	bf18      	it	ne
 8007fcc:	2001      	movne	r0, #1
 8007fce:	f1b8 0f00 	cmp.w	r8, #0
 8007fd2:	dcd3      	bgt.n	8007f7c <__ieee754_pow+0x21c>
 8007fd4:	e7db      	b.n	8007f8e <__ieee754_pow+0x22e>
 8007fd6:	bf00      	nop
 8007fd8:	fff00000 	.word	0xfff00000
 8007fdc:	7ff00000 	.word	0x7ff00000
 8007fe0:	433fffff 	.word	0x433fffff
 8007fe4:	3ff00000 	.word	0x3ff00000
 8007fe8:	3fefffff 	.word	0x3fefffff
 8007fec:	3fe00000 	.word	0x3fe00000
 8007ff0:	bff00000 	.word	0xbff00000
 8007ff4:	43f00000 	.word	0x43f00000
 8007ff8:	4b59      	ldr	r3, [pc, #356]	@ (8008160 <__ieee754_pow+0x400>)
 8007ffa:	f7f8 f8b5 	bl	8000168 <__aeabi_dsub>
 8007ffe:	a350      	add	r3, pc, #320	@ (adr r3, 8008140 <__ieee754_pow+0x3e0>)
 8008000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008004:	4604      	mov	r4, r0
 8008006:	460d      	mov	r5, r1
 8008008:	f7f8 fa66 	bl	80004d8 <__aeabi_dmul>
 800800c:	a34e      	add	r3, pc, #312	@ (adr r3, 8008148 <__ieee754_pow+0x3e8>)
 800800e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008012:	4606      	mov	r6, r0
 8008014:	460f      	mov	r7, r1
 8008016:	4620      	mov	r0, r4
 8008018:	4629      	mov	r1, r5
 800801a:	f7f8 fa5d 	bl	80004d8 <__aeabi_dmul>
 800801e:	2200      	movs	r2, #0
 8008020:	4682      	mov	sl, r0
 8008022:	468b      	mov	fp, r1
 8008024:	4620      	mov	r0, r4
 8008026:	4629      	mov	r1, r5
 8008028:	4b4e      	ldr	r3, [pc, #312]	@ (8008164 <__ieee754_pow+0x404>)
 800802a:	f7f8 fa55 	bl	80004d8 <__aeabi_dmul>
 800802e:	4602      	mov	r2, r0
 8008030:	460b      	mov	r3, r1
 8008032:	a147      	add	r1, pc, #284	@ (adr r1, 8008150 <__ieee754_pow+0x3f0>)
 8008034:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008038:	f7f8 f896 	bl	8000168 <__aeabi_dsub>
 800803c:	4622      	mov	r2, r4
 800803e:	462b      	mov	r3, r5
 8008040:	f7f8 fa4a 	bl	80004d8 <__aeabi_dmul>
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	2000      	movs	r0, #0
 800804a:	4947      	ldr	r1, [pc, #284]	@ (8008168 <__ieee754_pow+0x408>)
 800804c:	f7f8 f88c 	bl	8000168 <__aeabi_dsub>
 8008050:	4622      	mov	r2, r4
 8008052:	4680      	mov	r8, r0
 8008054:	4689      	mov	r9, r1
 8008056:	462b      	mov	r3, r5
 8008058:	4620      	mov	r0, r4
 800805a:	4629      	mov	r1, r5
 800805c:	f7f8 fa3c 	bl	80004d8 <__aeabi_dmul>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4640      	mov	r0, r8
 8008066:	4649      	mov	r1, r9
 8008068:	f7f8 fa36 	bl	80004d8 <__aeabi_dmul>
 800806c:	a33a      	add	r3, pc, #232	@ (adr r3, 8008158 <__ieee754_pow+0x3f8>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 fa31 	bl	80004d8 <__aeabi_dmul>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4650      	mov	r0, sl
 800807c:	4659      	mov	r1, fp
 800807e:	f7f8 f873 	bl	8000168 <__aeabi_dsub>
 8008082:	2400      	movs	r4, #0
 8008084:	4602      	mov	r2, r0
 8008086:	460b      	mov	r3, r1
 8008088:	4680      	mov	r8, r0
 800808a:	4689      	mov	r9, r1
 800808c:	4630      	mov	r0, r6
 800808e:	4639      	mov	r1, r7
 8008090:	f7f8 f86c 	bl	800016c <__adddf3>
 8008094:	4632      	mov	r2, r6
 8008096:	463b      	mov	r3, r7
 8008098:	4620      	mov	r0, r4
 800809a:	460d      	mov	r5, r1
 800809c:	f7f8 f864 	bl	8000168 <__aeabi_dsub>
 80080a0:	4602      	mov	r2, r0
 80080a2:	460b      	mov	r3, r1
 80080a4:	4640      	mov	r0, r8
 80080a6:	4649      	mov	r1, r9
 80080a8:	f7f8 f85e 	bl	8000168 <__aeabi_dsub>
 80080ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080b4:	2300      	movs	r3, #0
 80080b6:	9304      	str	r3, [sp, #16]
 80080b8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80080bc:	4606      	mov	r6, r0
 80080be:	460f      	mov	r7, r1
 80080c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080c4:	465b      	mov	r3, fp
 80080c6:	4652      	mov	r2, sl
 80080c8:	f7f8 f84e 	bl	8000168 <__aeabi_dsub>
 80080cc:	4622      	mov	r2, r4
 80080ce:	462b      	mov	r3, r5
 80080d0:	f7f8 fa02 	bl	80004d8 <__aeabi_dmul>
 80080d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d8:	4680      	mov	r8, r0
 80080da:	4689      	mov	r9, r1
 80080dc:	4630      	mov	r0, r6
 80080de:	4639      	mov	r1, r7
 80080e0:	f7f8 f9fa 	bl	80004d8 <__aeabi_dmul>
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	4640      	mov	r0, r8
 80080ea:	4649      	mov	r1, r9
 80080ec:	f7f8 f83e 	bl	800016c <__adddf3>
 80080f0:	465b      	mov	r3, fp
 80080f2:	4606      	mov	r6, r0
 80080f4:	460f      	mov	r7, r1
 80080f6:	4652      	mov	r2, sl
 80080f8:	4620      	mov	r0, r4
 80080fa:	4629      	mov	r1, r5
 80080fc:	f7f8 f9ec 	bl	80004d8 <__aeabi_dmul>
 8008100:	460b      	mov	r3, r1
 8008102:	4602      	mov	r2, r0
 8008104:	4680      	mov	r8, r0
 8008106:	4689      	mov	r9, r1
 8008108:	4630      	mov	r0, r6
 800810a:	4639      	mov	r1, r7
 800810c:	f7f8 f82e 	bl	800016c <__adddf3>
 8008110:	4b16      	ldr	r3, [pc, #88]	@ (800816c <__ieee754_pow+0x40c>)
 8008112:	4604      	mov	r4, r0
 8008114:	4299      	cmp	r1, r3
 8008116:	460d      	mov	r5, r1
 8008118:	468b      	mov	fp, r1
 800811a:	f340 81fd 	ble.w	8008518 <__ieee754_pow+0x7b8>
 800811e:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8008122:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8008126:	4303      	orrs	r3, r0
 8008128:	f000 81dc 	beq.w	80084e4 <__ieee754_pow+0x784>
 800812c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008130:	2200      	movs	r2, #0
 8008132:	2300      	movs	r3, #0
 8008134:	f7f8 fc42 	bl	80009bc <__aeabi_dcmplt>
 8008138:	3800      	subs	r0, #0
 800813a:	bf18      	it	ne
 800813c:	2001      	movne	r0, #1
 800813e:	e71d      	b.n	8007f7c <__ieee754_pow+0x21c>
 8008140:	60000000 	.word	0x60000000
 8008144:	3ff71547 	.word	0x3ff71547
 8008148:	f85ddf44 	.word	0xf85ddf44
 800814c:	3e54ae0b 	.word	0x3e54ae0b
 8008150:	55555555 	.word	0x55555555
 8008154:	3fd55555 	.word	0x3fd55555
 8008158:	652b82fe 	.word	0x652b82fe
 800815c:	3ff71547 	.word	0x3ff71547
 8008160:	3ff00000 	.word	0x3ff00000
 8008164:	3fd00000 	.word	0x3fd00000
 8008168:	3fe00000 	.word	0x3fe00000
 800816c:	408fffff 	.word	0x408fffff
 8008170:	4ad3      	ldr	r2, [pc, #844]	@ (80084c0 <__ieee754_pow+0x760>)
 8008172:	4032      	ands	r2, r6
 8008174:	2a00      	cmp	r2, #0
 8008176:	f040 817a 	bne.w	800846e <__ieee754_pow+0x70e>
 800817a:	4bd2      	ldr	r3, [pc, #840]	@ (80084c4 <__ieee754_pow+0x764>)
 800817c:	2200      	movs	r2, #0
 800817e:	f7f8 f9ab 	bl	80004d8 <__aeabi_dmul>
 8008182:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8008186:	460b      	mov	r3, r1
 8008188:	151a      	asrs	r2, r3, #20
 800818a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800818e:	4422      	add	r2, r4
 8008190:	920a      	str	r2, [sp, #40]	@ 0x28
 8008192:	4acd      	ldr	r2, [pc, #820]	@ (80084c8 <__ieee754_pow+0x768>)
 8008194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008198:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800819c:	4293      	cmp	r3, r2
 800819e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80081a2:	dd08      	ble.n	80081b6 <__ieee754_pow+0x456>
 80081a4:	4ac9      	ldr	r2, [pc, #804]	@ (80084cc <__ieee754_pow+0x76c>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	f340 8163 	ble.w	8008472 <__ieee754_pow+0x712>
 80081ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ae:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80081b2:	3301      	adds	r3, #1
 80081b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80081b6:	2600      	movs	r6, #0
 80081b8:	00f3      	lsls	r3, r6, #3
 80081ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081bc:	4bc4      	ldr	r3, [pc, #784]	@ (80084d0 <__ieee754_pow+0x770>)
 80081be:	4629      	mov	r1, r5
 80081c0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80081c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80081c8:	461a      	mov	r2, r3
 80081ca:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80081ce:	4623      	mov	r3, r4
 80081d0:	4682      	mov	sl, r0
 80081d2:	f7f7 ffc9 	bl	8000168 <__aeabi_dsub>
 80081d6:	4652      	mov	r2, sl
 80081d8:	462b      	mov	r3, r5
 80081da:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80081de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80081e2:	f7f7 ffc3 	bl	800016c <__adddf3>
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	2000      	movs	r0, #0
 80081ec:	49b9      	ldr	r1, [pc, #740]	@ (80084d4 <__ieee754_pow+0x774>)
 80081ee:	f7f8 fa9d 	bl	800072c <__aeabi_ddiv>
 80081f2:	4602      	mov	r2, r0
 80081f4:	460b      	mov	r3, r1
 80081f6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80081fe:	f7f8 f96b 	bl	80004d8 <__aeabi_dmul>
 8008202:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008206:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800820a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800820e:	2300      	movs	r3, #0
 8008210:	2200      	movs	r2, #0
 8008212:	46ab      	mov	fp, r5
 8008214:	106d      	asrs	r5, r5, #1
 8008216:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800821a:	9304      	str	r3, [sp, #16]
 800821c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8008220:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008224:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8008228:	4640      	mov	r0, r8
 800822a:	4649      	mov	r1, r9
 800822c:	4614      	mov	r4, r2
 800822e:	461d      	mov	r5, r3
 8008230:	f7f8 f952 	bl	80004d8 <__aeabi_dmul>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800823c:	f7f7 ff94 	bl	8000168 <__aeabi_dsub>
 8008240:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008244:	4606      	mov	r6, r0
 8008246:	460f      	mov	r7, r1
 8008248:	4620      	mov	r0, r4
 800824a:	4629      	mov	r1, r5
 800824c:	f7f7 ff8c 	bl	8000168 <__aeabi_dsub>
 8008250:	4602      	mov	r2, r0
 8008252:	460b      	mov	r3, r1
 8008254:	4650      	mov	r0, sl
 8008256:	4659      	mov	r1, fp
 8008258:	f7f7 ff86 	bl	8000168 <__aeabi_dsub>
 800825c:	4642      	mov	r2, r8
 800825e:	464b      	mov	r3, r9
 8008260:	f7f8 f93a 	bl	80004d8 <__aeabi_dmul>
 8008264:	4602      	mov	r2, r0
 8008266:	460b      	mov	r3, r1
 8008268:	4630      	mov	r0, r6
 800826a:	4639      	mov	r1, r7
 800826c:	f7f7 ff7c 	bl	8000168 <__aeabi_dsub>
 8008270:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008274:	f7f8 f930 	bl	80004d8 <__aeabi_dmul>
 8008278:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800827c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008280:	4610      	mov	r0, r2
 8008282:	4619      	mov	r1, r3
 8008284:	f7f8 f928 	bl	80004d8 <__aeabi_dmul>
 8008288:	a37b      	add	r3, pc, #492	@ (adr r3, 8008478 <__ieee754_pow+0x718>)
 800828a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828e:	4604      	mov	r4, r0
 8008290:	460d      	mov	r5, r1
 8008292:	f7f8 f921 	bl	80004d8 <__aeabi_dmul>
 8008296:	a37a      	add	r3, pc, #488	@ (adr r3, 8008480 <__ieee754_pow+0x720>)
 8008298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829c:	f7f7 ff66 	bl	800016c <__adddf3>
 80082a0:	4622      	mov	r2, r4
 80082a2:	462b      	mov	r3, r5
 80082a4:	f7f8 f918 	bl	80004d8 <__aeabi_dmul>
 80082a8:	a377      	add	r3, pc, #476	@ (adr r3, 8008488 <__ieee754_pow+0x728>)
 80082aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ae:	f7f7 ff5d 	bl	800016c <__adddf3>
 80082b2:	4622      	mov	r2, r4
 80082b4:	462b      	mov	r3, r5
 80082b6:	f7f8 f90f 	bl	80004d8 <__aeabi_dmul>
 80082ba:	a375      	add	r3, pc, #468	@ (adr r3, 8008490 <__ieee754_pow+0x730>)
 80082bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c0:	f7f7 ff54 	bl	800016c <__adddf3>
 80082c4:	4622      	mov	r2, r4
 80082c6:	462b      	mov	r3, r5
 80082c8:	f7f8 f906 	bl	80004d8 <__aeabi_dmul>
 80082cc:	a372      	add	r3, pc, #456	@ (adr r3, 8008498 <__ieee754_pow+0x738>)
 80082ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d2:	f7f7 ff4b 	bl	800016c <__adddf3>
 80082d6:	4622      	mov	r2, r4
 80082d8:	462b      	mov	r3, r5
 80082da:	f7f8 f8fd 	bl	80004d8 <__aeabi_dmul>
 80082de:	a370      	add	r3, pc, #448	@ (adr r3, 80084a0 <__ieee754_pow+0x740>)
 80082e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e4:	f7f7 ff42 	bl	800016c <__adddf3>
 80082e8:	4622      	mov	r2, r4
 80082ea:	4606      	mov	r6, r0
 80082ec:	460f      	mov	r7, r1
 80082ee:	462b      	mov	r3, r5
 80082f0:	4620      	mov	r0, r4
 80082f2:	4629      	mov	r1, r5
 80082f4:	f7f8 f8f0 	bl	80004d8 <__aeabi_dmul>
 80082f8:	4602      	mov	r2, r0
 80082fa:	460b      	mov	r3, r1
 80082fc:	4630      	mov	r0, r6
 80082fe:	4639      	mov	r1, r7
 8008300:	f7f8 f8ea 	bl	80004d8 <__aeabi_dmul>
 8008304:	4604      	mov	r4, r0
 8008306:	460d      	mov	r5, r1
 8008308:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800830c:	4642      	mov	r2, r8
 800830e:	464b      	mov	r3, r9
 8008310:	f7f7 ff2c 	bl	800016c <__adddf3>
 8008314:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008318:	f7f8 f8de 	bl	80004d8 <__aeabi_dmul>
 800831c:	4622      	mov	r2, r4
 800831e:	462b      	mov	r3, r5
 8008320:	f7f7 ff24 	bl	800016c <__adddf3>
 8008324:	4642      	mov	r2, r8
 8008326:	4682      	mov	sl, r0
 8008328:	468b      	mov	fp, r1
 800832a:	464b      	mov	r3, r9
 800832c:	4640      	mov	r0, r8
 800832e:	4649      	mov	r1, r9
 8008330:	f7f8 f8d2 	bl	80004d8 <__aeabi_dmul>
 8008334:	2200      	movs	r2, #0
 8008336:	4b68      	ldr	r3, [pc, #416]	@ (80084d8 <__ieee754_pow+0x778>)
 8008338:	4606      	mov	r6, r0
 800833a:	460f      	mov	r7, r1
 800833c:	f7f7 ff16 	bl	800016c <__adddf3>
 8008340:	4652      	mov	r2, sl
 8008342:	465b      	mov	r3, fp
 8008344:	f7f7 ff12 	bl	800016c <__adddf3>
 8008348:	2400      	movs	r4, #0
 800834a:	460d      	mov	r5, r1
 800834c:	4622      	mov	r2, r4
 800834e:	460b      	mov	r3, r1
 8008350:	4640      	mov	r0, r8
 8008352:	4649      	mov	r1, r9
 8008354:	f7f8 f8c0 	bl	80004d8 <__aeabi_dmul>
 8008358:	2200      	movs	r2, #0
 800835a:	4680      	mov	r8, r0
 800835c:	4689      	mov	r9, r1
 800835e:	4620      	mov	r0, r4
 8008360:	4629      	mov	r1, r5
 8008362:	4b5d      	ldr	r3, [pc, #372]	@ (80084d8 <__ieee754_pow+0x778>)
 8008364:	f7f7 ff00 	bl	8000168 <__aeabi_dsub>
 8008368:	4632      	mov	r2, r6
 800836a:	463b      	mov	r3, r7
 800836c:	f7f7 fefc 	bl	8000168 <__aeabi_dsub>
 8008370:	4602      	mov	r2, r0
 8008372:	460b      	mov	r3, r1
 8008374:	4650      	mov	r0, sl
 8008376:	4659      	mov	r1, fp
 8008378:	f7f7 fef6 	bl	8000168 <__aeabi_dsub>
 800837c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008380:	f7f8 f8aa 	bl	80004d8 <__aeabi_dmul>
 8008384:	4622      	mov	r2, r4
 8008386:	4606      	mov	r6, r0
 8008388:	460f      	mov	r7, r1
 800838a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800838e:	462b      	mov	r3, r5
 8008390:	f7f8 f8a2 	bl	80004d8 <__aeabi_dmul>
 8008394:	4602      	mov	r2, r0
 8008396:	460b      	mov	r3, r1
 8008398:	4630      	mov	r0, r6
 800839a:	4639      	mov	r1, r7
 800839c:	f7f7 fee6 	bl	800016c <__adddf3>
 80083a0:	2400      	movs	r4, #0
 80083a2:	4606      	mov	r6, r0
 80083a4:	460f      	mov	r7, r1
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	4640      	mov	r0, r8
 80083ac:	4649      	mov	r1, r9
 80083ae:	f7f7 fedd 	bl	800016c <__adddf3>
 80083b2:	a33d      	add	r3, pc, #244	@ (adr r3, 80084a8 <__ieee754_pow+0x748>)
 80083b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b8:	4620      	mov	r0, r4
 80083ba:	460d      	mov	r5, r1
 80083bc:	f7f8 f88c 	bl	80004d8 <__aeabi_dmul>
 80083c0:	4642      	mov	r2, r8
 80083c2:	464b      	mov	r3, r9
 80083c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80083c8:	4620      	mov	r0, r4
 80083ca:	4629      	mov	r1, r5
 80083cc:	f7f7 fecc 	bl	8000168 <__aeabi_dsub>
 80083d0:	4602      	mov	r2, r0
 80083d2:	460b      	mov	r3, r1
 80083d4:	4630      	mov	r0, r6
 80083d6:	4639      	mov	r1, r7
 80083d8:	f7f7 fec6 	bl	8000168 <__aeabi_dsub>
 80083dc:	a334      	add	r3, pc, #208	@ (adr r3, 80084b0 <__ieee754_pow+0x750>)
 80083de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e2:	f7f8 f879 	bl	80004d8 <__aeabi_dmul>
 80083e6:	a334      	add	r3, pc, #208	@ (adr r3, 80084b8 <__ieee754_pow+0x758>)
 80083e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ec:	4606      	mov	r6, r0
 80083ee:	460f      	mov	r7, r1
 80083f0:	4620      	mov	r0, r4
 80083f2:	4629      	mov	r1, r5
 80083f4:	f7f8 f870 	bl	80004d8 <__aeabi_dmul>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4630      	mov	r0, r6
 80083fe:	4639      	mov	r1, r7
 8008400:	f7f7 feb4 	bl	800016c <__adddf3>
 8008404:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008406:	4b35      	ldr	r3, [pc, #212]	@ (80084dc <__ieee754_pow+0x77c>)
 8008408:	2400      	movs	r4, #0
 800840a:	4413      	add	r3, r2
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	f7f7 feac 	bl	800016c <__adddf3>
 8008414:	4682      	mov	sl, r0
 8008416:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008418:	468b      	mov	fp, r1
 800841a:	f7f7 fff3 	bl	8000404 <__aeabi_i2d>
 800841e:	4606      	mov	r6, r0
 8008420:	460f      	mov	r7, r1
 8008422:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008424:	4b2e      	ldr	r3, [pc, #184]	@ (80084e0 <__ieee754_pow+0x780>)
 8008426:	4413      	add	r3, r2
 8008428:	e9d3 8900 	ldrd	r8, r9, [r3]
 800842c:	4652      	mov	r2, sl
 800842e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008432:	465b      	mov	r3, fp
 8008434:	f7f7 fe9a 	bl	800016c <__adddf3>
 8008438:	4642      	mov	r2, r8
 800843a:	464b      	mov	r3, r9
 800843c:	f7f7 fe96 	bl	800016c <__adddf3>
 8008440:	4632      	mov	r2, r6
 8008442:	463b      	mov	r3, r7
 8008444:	f7f7 fe92 	bl	800016c <__adddf3>
 8008448:	4632      	mov	r2, r6
 800844a:	463b      	mov	r3, r7
 800844c:	4620      	mov	r0, r4
 800844e:	460d      	mov	r5, r1
 8008450:	f7f7 fe8a 	bl	8000168 <__aeabi_dsub>
 8008454:	4642      	mov	r2, r8
 8008456:	464b      	mov	r3, r9
 8008458:	f7f7 fe86 	bl	8000168 <__aeabi_dsub>
 800845c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008460:	f7f7 fe82 	bl	8000168 <__aeabi_dsub>
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	4650      	mov	r0, sl
 800846a:	4659      	mov	r1, fp
 800846c:	e61c      	b.n	80080a8 <__ieee754_pow+0x348>
 800846e:	2400      	movs	r4, #0
 8008470:	e68a      	b.n	8008188 <__ieee754_pow+0x428>
 8008472:	2601      	movs	r6, #1
 8008474:	e6a0      	b.n	80081b8 <__ieee754_pow+0x458>
 8008476:	bf00      	nop
 8008478:	4a454eef 	.word	0x4a454eef
 800847c:	3fca7e28 	.word	0x3fca7e28
 8008480:	93c9db65 	.word	0x93c9db65
 8008484:	3fcd864a 	.word	0x3fcd864a
 8008488:	a91d4101 	.word	0xa91d4101
 800848c:	3fd17460 	.word	0x3fd17460
 8008490:	518f264d 	.word	0x518f264d
 8008494:	3fd55555 	.word	0x3fd55555
 8008498:	db6fabff 	.word	0xdb6fabff
 800849c:	3fdb6db6 	.word	0x3fdb6db6
 80084a0:	33333303 	.word	0x33333303
 80084a4:	3fe33333 	.word	0x3fe33333
 80084a8:	e0000000 	.word	0xe0000000
 80084ac:	3feec709 	.word	0x3feec709
 80084b0:	dc3a03fd 	.word	0xdc3a03fd
 80084b4:	3feec709 	.word	0x3feec709
 80084b8:	145b01f5 	.word	0x145b01f5
 80084bc:	be3e2fe0 	.word	0xbe3e2fe0
 80084c0:	7ff00000 	.word	0x7ff00000
 80084c4:	43400000 	.word	0x43400000
 80084c8:	0003988e 	.word	0x0003988e
 80084cc:	000bb679 	.word	0x000bb679
 80084d0:	08008ea8 	.word	0x08008ea8
 80084d4:	3ff00000 	.word	0x3ff00000
 80084d8:	40080000 	.word	0x40080000
 80084dc:	08008e88 	.word	0x08008e88
 80084e0:	08008e98 	.word	0x08008e98
 80084e4:	a39a      	add	r3, pc, #616	@ (adr r3, 8008750 <__ieee754_pow+0x9f0>)
 80084e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ea:	4630      	mov	r0, r6
 80084ec:	4639      	mov	r1, r7
 80084ee:	f7f7 fe3d 	bl	800016c <__adddf3>
 80084f2:	4642      	mov	r2, r8
 80084f4:	e9cd 0100 	strd	r0, r1, [sp]
 80084f8:	464b      	mov	r3, r9
 80084fa:	4620      	mov	r0, r4
 80084fc:	4629      	mov	r1, r5
 80084fe:	f7f7 fe33 	bl	8000168 <__aeabi_dsub>
 8008502:	4602      	mov	r2, r0
 8008504:	460b      	mov	r3, r1
 8008506:	e9dd 0100 	ldrd	r0, r1, [sp]
 800850a:	f7f8 fa75 	bl	80009f8 <__aeabi_dcmpgt>
 800850e:	2800      	cmp	r0, #0
 8008510:	f47f ae0c 	bne.w	800812c <__ieee754_pow+0x3cc>
 8008514:	4ba0      	ldr	r3, [pc, #640]	@ (8008798 <__ieee754_pow+0xa38>)
 8008516:	e022      	b.n	800855e <__ieee754_pow+0x7fe>
 8008518:	4ca0      	ldr	r4, [pc, #640]	@ (800879c <__ieee754_pow+0xa3c>)
 800851a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800851e:	42a3      	cmp	r3, r4
 8008520:	d919      	bls.n	8008556 <__ieee754_pow+0x7f6>
 8008522:	4b9f      	ldr	r3, [pc, #636]	@ (80087a0 <__ieee754_pow+0xa40>)
 8008524:	440b      	add	r3, r1
 8008526:	4303      	orrs	r3, r0
 8008528:	d009      	beq.n	800853e <__ieee754_pow+0x7de>
 800852a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800852e:	2200      	movs	r2, #0
 8008530:	2300      	movs	r3, #0
 8008532:	f7f8 fa43 	bl	80009bc <__aeabi_dcmplt>
 8008536:	3800      	subs	r0, #0
 8008538:	bf18      	it	ne
 800853a:	2001      	movne	r0, #1
 800853c:	e527      	b.n	8007f8e <__ieee754_pow+0x22e>
 800853e:	4642      	mov	r2, r8
 8008540:	464b      	mov	r3, r9
 8008542:	f7f7 fe11 	bl	8000168 <__aeabi_dsub>
 8008546:	4632      	mov	r2, r6
 8008548:	463b      	mov	r3, r7
 800854a:	f7f8 fa4b 	bl	80009e4 <__aeabi_dcmpge>
 800854e:	2800      	cmp	r0, #0
 8008550:	d1eb      	bne.n	800852a <__ieee754_pow+0x7ca>
 8008552:	4b94      	ldr	r3, [pc, #592]	@ (80087a4 <__ieee754_pow+0xa44>)
 8008554:	e003      	b.n	800855e <__ieee754_pow+0x7fe>
 8008556:	4a94      	ldr	r2, [pc, #592]	@ (80087a8 <__ieee754_pow+0xa48>)
 8008558:	4293      	cmp	r3, r2
 800855a:	f240 80e1 	bls.w	8008720 <__ieee754_pow+0x9c0>
 800855e:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8008562:	151b      	asrs	r3, r3, #20
 8008564:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8008568:	fa4a fa03 	asr.w	sl, sl, r3
 800856c:	44da      	add	sl, fp
 800856e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8008572:	488e      	ldr	r0, [pc, #568]	@ (80087ac <__ieee754_pow+0xa4c>)
 8008574:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008578:	4108      	asrs	r0, r1
 800857a:	ea00 030a 	and.w	r3, r0, sl
 800857e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008582:	f1c1 0114 	rsb	r1, r1, #20
 8008586:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800858a:	4640      	mov	r0, r8
 800858c:	fa4a fa01 	asr.w	sl, sl, r1
 8008590:	f1bb 0f00 	cmp.w	fp, #0
 8008594:	4649      	mov	r1, r9
 8008596:	f04f 0200 	mov.w	r2, #0
 800859a:	bfb8      	it	lt
 800859c:	f1ca 0a00 	rsblt	sl, sl, #0
 80085a0:	f7f7 fde2 	bl	8000168 <__aeabi_dsub>
 80085a4:	4680      	mov	r8, r0
 80085a6:	4689      	mov	r9, r1
 80085a8:	2400      	movs	r4, #0
 80085aa:	4632      	mov	r2, r6
 80085ac:	463b      	mov	r3, r7
 80085ae:	4640      	mov	r0, r8
 80085b0:	4649      	mov	r1, r9
 80085b2:	f7f7 fddb 	bl	800016c <__adddf3>
 80085b6:	a368      	add	r3, pc, #416	@ (adr r3, 8008758 <__ieee754_pow+0x9f8>)
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	4620      	mov	r0, r4
 80085be:	460d      	mov	r5, r1
 80085c0:	f7f7 ff8a 	bl	80004d8 <__aeabi_dmul>
 80085c4:	4642      	mov	r2, r8
 80085c6:	464b      	mov	r3, r9
 80085c8:	e9cd 0100 	strd	r0, r1, [sp]
 80085cc:	4620      	mov	r0, r4
 80085ce:	4629      	mov	r1, r5
 80085d0:	f7f7 fdca 	bl	8000168 <__aeabi_dsub>
 80085d4:	4602      	mov	r2, r0
 80085d6:	460b      	mov	r3, r1
 80085d8:	4630      	mov	r0, r6
 80085da:	4639      	mov	r1, r7
 80085dc:	f7f7 fdc4 	bl	8000168 <__aeabi_dsub>
 80085e0:	a35f      	add	r3, pc, #380	@ (adr r3, 8008760 <__ieee754_pow+0xa00>)
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	f7f7 ff77 	bl	80004d8 <__aeabi_dmul>
 80085ea:	a35f      	add	r3, pc, #380	@ (adr r3, 8008768 <__ieee754_pow+0xa08>)
 80085ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f0:	4680      	mov	r8, r0
 80085f2:	4689      	mov	r9, r1
 80085f4:	4620      	mov	r0, r4
 80085f6:	4629      	mov	r1, r5
 80085f8:	f7f7 ff6e 	bl	80004d8 <__aeabi_dmul>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4640      	mov	r0, r8
 8008602:	4649      	mov	r1, r9
 8008604:	f7f7 fdb2 	bl	800016c <__adddf3>
 8008608:	4604      	mov	r4, r0
 800860a:	460d      	mov	r5, r1
 800860c:	4602      	mov	r2, r0
 800860e:	460b      	mov	r3, r1
 8008610:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008614:	f7f7 fdaa 	bl	800016c <__adddf3>
 8008618:	e9dd 2300 	ldrd	r2, r3, [sp]
 800861c:	4680      	mov	r8, r0
 800861e:	4689      	mov	r9, r1
 8008620:	f7f7 fda2 	bl	8000168 <__aeabi_dsub>
 8008624:	4602      	mov	r2, r0
 8008626:	460b      	mov	r3, r1
 8008628:	4620      	mov	r0, r4
 800862a:	4629      	mov	r1, r5
 800862c:	f7f7 fd9c 	bl	8000168 <__aeabi_dsub>
 8008630:	4642      	mov	r2, r8
 8008632:	4606      	mov	r6, r0
 8008634:	460f      	mov	r7, r1
 8008636:	464b      	mov	r3, r9
 8008638:	4640      	mov	r0, r8
 800863a:	4649      	mov	r1, r9
 800863c:	f7f7 ff4c 	bl	80004d8 <__aeabi_dmul>
 8008640:	a34b      	add	r3, pc, #300	@ (adr r3, 8008770 <__ieee754_pow+0xa10>)
 8008642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008646:	4604      	mov	r4, r0
 8008648:	460d      	mov	r5, r1
 800864a:	f7f7 ff45 	bl	80004d8 <__aeabi_dmul>
 800864e:	a34a      	add	r3, pc, #296	@ (adr r3, 8008778 <__ieee754_pow+0xa18>)
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	f7f7 fd88 	bl	8000168 <__aeabi_dsub>
 8008658:	4622      	mov	r2, r4
 800865a:	462b      	mov	r3, r5
 800865c:	f7f7 ff3c 	bl	80004d8 <__aeabi_dmul>
 8008660:	a347      	add	r3, pc, #284	@ (adr r3, 8008780 <__ieee754_pow+0xa20>)
 8008662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008666:	f7f7 fd81 	bl	800016c <__adddf3>
 800866a:	4622      	mov	r2, r4
 800866c:	462b      	mov	r3, r5
 800866e:	f7f7 ff33 	bl	80004d8 <__aeabi_dmul>
 8008672:	a345      	add	r3, pc, #276	@ (adr r3, 8008788 <__ieee754_pow+0xa28>)
 8008674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008678:	f7f7 fd76 	bl	8000168 <__aeabi_dsub>
 800867c:	4622      	mov	r2, r4
 800867e:	462b      	mov	r3, r5
 8008680:	f7f7 ff2a 	bl	80004d8 <__aeabi_dmul>
 8008684:	a342      	add	r3, pc, #264	@ (adr r3, 8008790 <__ieee754_pow+0xa30>)
 8008686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868a:	f7f7 fd6f 	bl	800016c <__adddf3>
 800868e:	4622      	mov	r2, r4
 8008690:	462b      	mov	r3, r5
 8008692:	f7f7 ff21 	bl	80004d8 <__aeabi_dmul>
 8008696:	4602      	mov	r2, r0
 8008698:	460b      	mov	r3, r1
 800869a:	4640      	mov	r0, r8
 800869c:	4649      	mov	r1, r9
 800869e:	f7f7 fd63 	bl	8000168 <__aeabi_dsub>
 80086a2:	4604      	mov	r4, r0
 80086a4:	460d      	mov	r5, r1
 80086a6:	4602      	mov	r2, r0
 80086a8:	460b      	mov	r3, r1
 80086aa:	4640      	mov	r0, r8
 80086ac:	4649      	mov	r1, r9
 80086ae:	f7f7 ff13 	bl	80004d8 <__aeabi_dmul>
 80086b2:	2200      	movs	r2, #0
 80086b4:	e9cd 0100 	strd	r0, r1, [sp]
 80086b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80086bc:	4620      	mov	r0, r4
 80086be:	4629      	mov	r1, r5
 80086c0:	f7f7 fd52 	bl	8000168 <__aeabi_dsub>
 80086c4:	4602      	mov	r2, r0
 80086c6:	460b      	mov	r3, r1
 80086c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086cc:	f7f8 f82e 	bl	800072c <__aeabi_ddiv>
 80086d0:	4632      	mov	r2, r6
 80086d2:	4604      	mov	r4, r0
 80086d4:	460d      	mov	r5, r1
 80086d6:	463b      	mov	r3, r7
 80086d8:	4640      	mov	r0, r8
 80086da:	4649      	mov	r1, r9
 80086dc:	f7f7 fefc 	bl	80004d8 <__aeabi_dmul>
 80086e0:	4632      	mov	r2, r6
 80086e2:	463b      	mov	r3, r7
 80086e4:	f7f7 fd42 	bl	800016c <__adddf3>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4620      	mov	r0, r4
 80086ee:	4629      	mov	r1, r5
 80086f0:	f7f7 fd3a 	bl	8000168 <__aeabi_dsub>
 80086f4:	4642      	mov	r2, r8
 80086f6:	464b      	mov	r3, r9
 80086f8:	f7f7 fd36 	bl	8000168 <__aeabi_dsub>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	2000      	movs	r0, #0
 8008702:	492b      	ldr	r1, [pc, #172]	@ (80087b0 <__ieee754_pow+0xa50>)
 8008704:	f7f7 fd30 	bl	8000168 <__aeabi_dsub>
 8008708:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800870c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8008710:	da09      	bge.n	8008726 <__ieee754_pow+0x9c6>
 8008712:	4652      	mov	r2, sl
 8008714:	f000 f854 	bl	80087c0 <scalbn>
 8008718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800871c:	f7ff bb89 	b.w	8007e32 <__ieee754_pow+0xd2>
 8008720:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008724:	e740      	b.n	80085a8 <__ieee754_pow+0x848>
 8008726:	4621      	mov	r1, r4
 8008728:	e7f6      	b.n	8008718 <__ieee754_pow+0x9b8>
 800872a:	2000      	movs	r0, #0
 800872c:	4920      	ldr	r1, [pc, #128]	@ (80087b0 <__ieee754_pow+0xa50>)
 800872e:	f7ff bb35 	b.w	8007d9c <__ieee754_pow+0x3c>
 8008732:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008736:	f7ff bb31 	b.w	8007d9c <__ieee754_pow+0x3c>
 800873a:	4650      	mov	r0, sl
 800873c:	4659      	mov	r1, fp
 800873e:	f7ff bb2d 	b.w	8007d9c <__ieee754_pow+0x3c>
 8008742:	460c      	mov	r4, r1
 8008744:	f7ff bb87 	b.w	8007e56 <__ieee754_pow+0xf6>
 8008748:	2400      	movs	r4, #0
 800874a:	f7ff bb69 	b.w	8007e20 <__ieee754_pow+0xc0>
 800874e:	bf00      	nop
 8008750:	652b82fe 	.word	0x652b82fe
 8008754:	3c971547 	.word	0x3c971547
 8008758:	00000000 	.word	0x00000000
 800875c:	3fe62e43 	.word	0x3fe62e43
 8008760:	fefa39ef 	.word	0xfefa39ef
 8008764:	3fe62e42 	.word	0x3fe62e42
 8008768:	0ca86c39 	.word	0x0ca86c39
 800876c:	be205c61 	.word	0xbe205c61
 8008770:	72bea4d0 	.word	0x72bea4d0
 8008774:	3e663769 	.word	0x3e663769
 8008778:	c5d26bf1 	.word	0xc5d26bf1
 800877c:	3ebbbd41 	.word	0x3ebbbd41
 8008780:	af25de2c 	.word	0xaf25de2c
 8008784:	3f11566a 	.word	0x3f11566a
 8008788:	16bebd93 	.word	0x16bebd93
 800878c:	3f66c16c 	.word	0x3f66c16c
 8008790:	5555553e 	.word	0x5555553e
 8008794:	3fc55555 	.word	0x3fc55555
 8008798:	40900000 	.word	0x40900000
 800879c:	4090cbff 	.word	0x4090cbff
 80087a0:	3f6f3400 	.word	0x3f6f3400
 80087a4:	4090cc00 	.word	0x4090cc00
 80087a8:	3fe00000 	.word	0x3fe00000
 80087ac:	fff00000 	.word	0xfff00000
 80087b0:	3ff00000 	.word	0x3ff00000

080087b4 <fabs>:
 80087b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80087b8:	4619      	mov	r1, r3
 80087ba:	4770      	bx	lr
 80087bc:	0000      	movs	r0, r0
	...

080087c0 <scalbn>:
 80087c0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80087c4:	4616      	mov	r6, r2
 80087c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80087ca:	4683      	mov	fp, r0
 80087cc:	468c      	mov	ip, r1
 80087ce:	460b      	mov	r3, r1
 80087d0:	b982      	cbnz	r2, 80087f4 <scalbn+0x34>
 80087d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80087d6:	4303      	orrs	r3, r0
 80087d8:	d035      	beq.n	8008846 <scalbn+0x86>
 80087da:	4b2d      	ldr	r3, [pc, #180]	@ (8008890 <scalbn+0xd0>)
 80087dc:	2200      	movs	r2, #0
 80087de:	f7f7 fe7b 	bl	80004d8 <__aeabi_dmul>
 80087e2:	4b2c      	ldr	r3, [pc, #176]	@ (8008894 <scalbn+0xd4>)
 80087e4:	4683      	mov	fp, r0
 80087e6:	429e      	cmp	r6, r3
 80087e8:	468c      	mov	ip, r1
 80087ea:	da0d      	bge.n	8008808 <scalbn+0x48>
 80087ec:	a324      	add	r3, pc, #144	@ (adr r3, 8008880 <scalbn+0xc0>)
 80087ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f2:	e019      	b.n	8008828 <scalbn+0x68>
 80087f4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 80087f8:	42ba      	cmp	r2, r7
 80087fa:	d109      	bne.n	8008810 <scalbn+0x50>
 80087fc:	4602      	mov	r2, r0
 80087fe:	f7f7 fcb5 	bl	800016c <__adddf3>
 8008802:	4683      	mov	fp, r0
 8008804:	468c      	mov	ip, r1
 8008806:	e01e      	b.n	8008846 <scalbn+0x86>
 8008808:	460b      	mov	r3, r1
 800880a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800880e:	3a36      	subs	r2, #54	@ 0x36
 8008810:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008814:	428e      	cmp	r6, r1
 8008816:	dd0a      	ble.n	800882e <scalbn+0x6e>
 8008818:	a31b      	add	r3, pc, #108	@ (adr r3, 8008888 <scalbn+0xc8>)
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	4665      	mov	r5, ip
 8008820:	f363 051e 	bfi	r5, r3, #0, #31
 8008824:	4629      	mov	r1, r5
 8008826:	481c      	ldr	r0, [pc, #112]	@ (8008898 <scalbn+0xd8>)
 8008828:	f7f7 fe56 	bl	80004d8 <__aeabi_dmul>
 800882c:	e7e9      	b.n	8008802 <scalbn+0x42>
 800882e:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008832:	4432      	add	r2, r6
 8008834:	428a      	cmp	r2, r1
 8008836:	dcef      	bgt.n	8008818 <scalbn+0x58>
 8008838:	2a00      	cmp	r2, #0
 800883a:	dd08      	ble.n	800884e <scalbn+0x8e>
 800883c:	f36f 531e 	bfc	r3, #20, #11
 8008840:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008844:	46ac      	mov	ip, r5
 8008846:	4658      	mov	r0, fp
 8008848:	4661      	mov	r1, ip
 800884a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800884e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8008852:	da09      	bge.n	8008868 <scalbn+0xa8>
 8008854:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8008858:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800885c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8008860:	480e      	ldr	r0, [pc, #56]	@ (800889c <scalbn+0xdc>)
 8008862:	f041 011f 	orr.w	r1, r1, #31
 8008866:	e7c1      	b.n	80087ec <scalbn+0x2c>
 8008868:	3236      	adds	r2, #54	@ 0x36
 800886a:	f36f 531e 	bfc	r3, #20, #11
 800886e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008872:	4658      	mov	r0, fp
 8008874:	4629      	mov	r1, r5
 8008876:	2200      	movs	r2, #0
 8008878:	4b09      	ldr	r3, [pc, #36]	@ (80088a0 <scalbn+0xe0>)
 800887a:	e7d5      	b.n	8008828 <scalbn+0x68>
 800887c:	f3af 8000 	nop.w
 8008880:	c2f8f359 	.word	0xc2f8f359
 8008884:	01a56e1f 	.word	0x01a56e1f
 8008888:	8800759c 	.word	0x8800759c
 800888c:	7e37e43c 	.word	0x7e37e43c
 8008890:	43500000 	.word	0x43500000
 8008894:	ffff3cb0 	.word	0xffff3cb0
 8008898:	8800759c 	.word	0x8800759c
 800889c:	c2f8f359 	.word	0xc2f8f359
 80088a0:	3c900000 	.word	0x3c900000

080088a4 <with_errno>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	4604      	mov	r4, r0
 80088a8:	460d      	mov	r5, r1
 80088aa:	4616      	mov	r6, r2
 80088ac:	f7fd f964 	bl	8005b78 <__errno>
 80088b0:	4629      	mov	r1, r5
 80088b2:	6006      	str	r6, [r0, #0]
 80088b4:	4620      	mov	r0, r4
 80088b6:	bd70      	pop	{r4, r5, r6, pc}

080088b8 <xflow>:
 80088b8:	b513      	push	{r0, r1, r4, lr}
 80088ba:	4604      	mov	r4, r0
 80088bc:	4619      	mov	r1, r3
 80088be:	4610      	mov	r0, r2
 80088c0:	b10c      	cbz	r4, 80088c6 <xflow+0xe>
 80088c2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80088c6:	e9cd 2300 	strd	r2, r3, [sp]
 80088ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088ce:	f7f7 fe03 	bl	80004d8 <__aeabi_dmul>
 80088d2:	2222      	movs	r2, #34	@ 0x22
 80088d4:	b002      	add	sp, #8
 80088d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088da:	f7ff bfe3 	b.w	80088a4 <with_errno>

080088de <__math_uflow>:
 80088de:	2200      	movs	r2, #0
 80088e0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80088e4:	f7ff bfe8 	b.w	80088b8 <xflow>

080088e8 <__math_oflow>:
 80088e8:	2200      	movs	r2, #0
 80088ea:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 80088ee:	f7ff bfe3 	b.w	80088b8 <xflow>
	...

080088f4 <__ieee754_sqrt>:
 80088f4:	4a65      	ldr	r2, [pc, #404]	@ (8008a8c <__ieee754_sqrt+0x198>)
 80088f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fa:	438a      	bics	r2, r1
 80088fc:	4606      	mov	r6, r0
 80088fe:	460f      	mov	r7, r1
 8008900:	460b      	mov	r3, r1
 8008902:	4604      	mov	r4, r0
 8008904:	d10e      	bne.n	8008924 <__ieee754_sqrt+0x30>
 8008906:	4602      	mov	r2, r0
 8008908:	f7f7 fde6 	bl	80004d8 <__aeabi_dmul>
 800890c:	4602      	mov	r2, r0
 800890e:	460b      	mov	r3, r1
 8008910:	4630      	mov	r0, r6
 8008912:	4639      	mov	r1, r7
 8008914:	f7f7 fc2a 	bl	800016c <__adddf3>
 8008918:	4606      	mov	r6, r0
 800891a:	460f      	mov	r7, r1
 800891c:	4630      	mov	r0, r6
 800891e:	4639      	mov	r1, r7
 8008920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008924:	2900      	cmp	r1, #0
 8008926:	dc0c      	bgt.n	8008942 <__ieee754_sqrt+0x4e>
 8008928:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800892c:	4302      	orrs	r2, r0
 800892e:	d0f5      	beq.n	800891c <__ieee754_sqrt+0x28>
 8008930:	b189      	cbz	r1, 8008956 <__ieee754_sqrt+0x62>
 8008932:	4602      	mov	r2, r0
 8008934:	f7f7 fc18 	bl	8000168 <__aeabi_dsub>
 8008938:	4602      	mov	r2, r0
 800893a:	460b      	mov	r3, r1
 800893c:	f7f7 fef6 	bl	800072c <__aeabi_ddiv>
 8008940:	e7ea      	b.n	8008918 <__ieee754_sqrt+0x24>
 8008942:	150a      	asrs	r2, r1, #20
 8008944:	d115      	bne.n	8008972 <__ieee754_sqrt+0x7e>
 8008946:	2100      	movs	r1, #0
 8008948:	e009      	b.n	800895e <__ieee754_sqrt+0x6a>
 800894a:	0ae3      	lsrs	r3, r4, #11
 800894c:	3a15      	subs	r2, #21
 800894e:	0564      	lsls	r4, r4, #21
 8008950:	2b00      	cmp	r3, #0
 8008952:	d0fa      	beq.n	800894a <__ieee754_sqrt+0x56>
 8008954:	e7f7      	b.n	8008946 <__ieee754_sqrt+0x52>
 8008956:	460a      	mov	r2, r1
 8008958:	e7fa      	b.n	8008950 <__ieee754_sqrt+0x5c>
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	3101      	adds	r1, #1
 800895e:	02d8      	lsls	r0, r3, #11
 8008960:	d5fb      	bpl.n	800895a <__ieee754_sqrt+0x66>
 8008962:	1e48      	subs	r0, r1, #1
 8008964:	1a12      	subs	r2, r2, r0
 8008966:	f1c1 0020 	rsb	r0, r1, #32
 800896a:	fa24 f000 	lsr.w	r0, r4, r0
 800896e:	4303      	orrs	r3, r0
 8008970:	408c      	lsls	r4, r1
 8008972:	2700      	movs	r7, #0
 8008974:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 8008978:	2116      	movs	r1, #22
 800897a:	07d2      	lsls	r2, r2, #31
 800897c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8008980:	463a      	mov	r2, r7
 8008982:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008986:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800898a:	bf5c      	itt	pl
 800898c:	005b      	lslpl	r3, r3, #1
 800898e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008992:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008996:	bf58      	it	pl
 8008998:	0064      	lslpl	r4, r4, #1
 800899a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800899e:	ea4f 0868 	mov.w	r8, r8, asr #1
 80089a2:	0064      	lsls	r4, r4, #1
 80089a4:	1815      	adds	r5, r2, r0
 80089a6:	429d      	cmp	r5, r3
 80089a8:	bfde      	ittt	le
 80089aa:	182a      	addle	r2, r5, r0
 80089ac:	1b5b      	suble	r3, r3, r5
 80089ae:	183f      	addle	r7, r7, r0
 80089b0:	0fe5      	lsrs	r5, r4, #31
 80089b2:	3901      	subs	r1, #1
 80089b4:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80089b8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80089bc:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80089c0:	d1f0      	bne.n	80089a4 <__ieee754_sqrt+0xb0>
 80089c2:	460d      	mov	r5, r1
 80089c4:	2620      	movs	r6, #32
 80089c6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80089ca:	4293      	cmp	r3, r2
 80089cc:	eb00 0c01 	add.w	ip, r0, r1
 80089d0:	dc02      	bgt.n	80089d8 <__ieee754_sqrt+0xe4>
 80089d2:	d113      	bne.n	80089fc <__ieee754_sqrt+0x108>
 80089d4:	45a4      	cmp	ip, r4
 80089d6:	d811      	bhi.n	80089fc <__ieee754_sqrt+0x108>
 80089d8:	f1bc 0f00 	cmp.w	ip, #0
 80089dc:	eb0c 0100 	add.w	r1, ip, r0
 80089e0:	da3e      	bge.n	8008a60 <__ieee754_sqrt+0x16c>
 80089e2:	2900      	cmp	r1, #0
 80089e4:	db3c      	blt.n	8008a60 <__ieee754_sqrt+0x16c>
 80089e6:	f102 0e01 	add.w	lr, r2, #1
 80089ea:	1a9b      	subs	r3, r3, r2
 80089ec:	4672      	mov	r2, lr
 80089ee:	45a4      	cmp	ip, r4
 80089f0:	bf88      	it	hi
 80089f2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80089f6:	eba4 040c 	sub.w	r4, r4, ip
 80089fa:	4405      	add	r5, r0
 80089fc:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8008a00:	3e01      	subs	r6, #1
 8008a02:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8008a06:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008a0a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008a0e:	d1dc      	bne.n	80089ca <__ieee754_sqrt+0xd6>
 8008a10:	431c      	orrs	r4, r3
 8008a12:	d01a      	beq.n	8008a4a <__ieee754_sqrt+0x156>
 8008a14:	4c1e      	ldr	r4, [pc, #120]	@ (8008a90 <__ieee754_sqrt+0x19c>)
 8008a16:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8008a94 <__ieee754_sqrt+0x1a0>
 8008a1a:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008a1e:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008a22:	f7f7 fba1 	bl	8000168 <__aeabi_dsub>
 8008a26:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	4650      	mov	r0, sl
 8008a30:	4659      	mov	r1, fp
 8008a32:	f7f7 ffcd 	bl	80009d0 <__aeabi_dcmple>
 8008a36:	b140      	cbz	r0, 8008a4a <__ieee754_sqrt+0x156>
 8008a38:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008a3c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008a40:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008a44:	d10e      	bne.n	8008a64 <__ieee754_sqrt+0x170>
 8008a46:	4635      	mov	r5, r6
 8008a48:	3701      	adds	r7, #1
 8008a4a:	107b      	asrs	r3, r7, #1
 8008a4c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a50:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8008a54:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 8008a58:	086b      	lsrs	r3, r5, #1
 8008a5a:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 8008a5e:	e75b      	b.n	8008918 <__ieee754_sqrt+0x24>
 8008a60:	4696      	mov	lr, r2
 8008a62:	e7c2      	b.n	80089ea <__ieee754_sqrt+0xf6>
 8008a64:	f7f7 fb82 	bl	800016c <__adddf3>
 8008a68:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	460b      	mov	r3, r1
 8008a70:	4650      	mov	r0, sl
 8008a72:	4659      	mov	r1, fp
 8008a74:	f7f7 ffa2 	bl	80009bc <__aeabi_dcmplt>
 8008a78:	b120      	cbz	r0, 8008a84 <__ieee754_sqrt+0x190>
 8008a7a:	1cab      	adds	r3, r5, #2
 8008a7c:	bf08      	it	eq
 8008a7e:	3701      	addeq	r7, #1
 8008a80:	3502      	adds	r5, #2
 8008a82:	e7e2      	b.n	8008a4a <__ieee754_sqrt+0x156>
 8008a84:	1c6b      	adds	r3, r5, #1
 8008a86:	f023 0501 	bic.w	r5, r3, #1
 8008a8a:	e7de      	b.n	8008a4a <__ieee754_sqrt+0x156>
 8008a8c:	7ff00000 	.word	0x7ff00000
 8008a90:	08008ec0 	.word	0x08008ec0
 8008a94:	08008eb8 	.word	0x08008eb8

08008a98 <_init>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	bf00      	nop
 8008a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9e:	bc08      	pop	{r3}
 8008aa0:	469e      	mov	lr, r3
 8008aa2:	4770      	bx	lr

08008aa4 <_fini>:
 8008aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa6:	bf00      	nop
 8008aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aaa:	bc08      	pop	{r3}
 8008aac:	469e      	mov	lr, r3
 8008aae:	4770      	bx	lr
