Source Block: hdl/library/jesd204/jesd204_common/jesd204_crc12.v@68:88@HdlStmProcess
                  full_state[WIDTH-1:9] ^
                  full_state[WIDTH-1:4] ^
                  full_state[WIDTH-1:3] ^
                  data_in;

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= 12'b0;
  end else begin
    state <= full_state[11:0] ^
            {full_state[10:0],1'b0} ^
            {full_state[9:0],2'b0} ^
            {full_state[8:0],3'b0} ^
            {full_state[3:0],8'b0} ^
            {full_state[2:0],9'b0};
  end
end

assign crc12 = state;

endmodule

Diff Content:
- 73 always @(posedge clk) begin
- 74   if (reset == 1'b1) begin
- 75     state <= 12'b0;
- 76   end else begin
- 77     state <= full_state[11:0] ^
- 78             {full_state[10:0],1'b0} ^
- 79             {full_state[9:0],2'b0} ^
- 80             {full_state[8:0],3'b0} ^
- 81             {full_state[3:0],8'b0} ^
- 82             {full_state[2:0],9'b0};
- 84 end
+ 82   always @(posedge clk) begin
+ 82     if (reset == 1'b1) begin
+ 82       state <= 12'b0;
+ 82     end else begin
+ 82       state <= full_state[11:0] ^
+ 82               {full_state[10:0],1'b0} ^
+ 82               {full_state[9:0],2'b0} ^
+ 82               {full_state[8:0],3'b0} ^
+ 82               {full_state[3:0],8'b0} ^
+ 82               {full_state[2:0],9'b0};
+ 82     end

Clone Blocks:
