Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 10 23:36:34 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_master_control_sets_placed.rpt
| Design       : i2c_master
| Device       : xc7k70t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              38 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             113 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+---------------------+------------------+----------------+--------------+
|   Clock Signal   |     Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------+---------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG |                       |                     |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | nack_i_1_n_0          | sda_curr[1]_i_1_n_0 |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | next_state            | sda_curr[1]_i_1_n_0 |                2 |              4 |         2.00 |
|  i_clk_IBUF_BUFG | state[3]_i_1_n_0      | sda_curr[1]_i_1_n_0 |                2 |              4 |         2.00 |
| ~i_clk_IBUF_BUFG |                       | sda_curr[1]_i_1_n_0 |                5 |              5 |         1.00 |
|  i_clk_IBUF_BUFG | byte_sr[7]_i_1_n_0    | sda_curr[1]_i_1_n_0 |                5 |              8 |         1.60 |
|  i_clk_IBUF_BUFG | data_in_sr[7]_i_1_n_0 | sda_curr[1]_i_1_n_0 |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | data_out[7]_i_1_n_0   | sda_curr[1]_i_1_n_0 |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | num_byte_sent         | sda_curr[1]_i_1_n_0 |                5 |             24 |         4.80 |
|  i_clk_IBUF_BUFG |                       | sda_curr[1]_i_1_n_0 |               17 |             33 |         1.94 |
|  i_clk_IBUF_BUFG | rw_i_1_n_0            | sda_curr[1]_i_1_n_0 |               15 |             56 |         3.73 |
+------------------+-----------------------+---------------------+------------------+----------------+--------------+


