Layer Pairs Export File for PCB: C:\Users\Mike\Google Drive\current papers\Sipm Electronics\tia_amp - v3 for git\smd_tia_schematic.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=smd_tia_schematic.txt|DrillLayers=gtl,gbl
