// Seed: 248709996
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10,
    input tri id_11
);
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output uwire id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6
);
  wire id_8;
  xor (id_5, id_0, id_6, id_1);
  module_0(
      id_1, id_0, id_6, id_5, id_6, id_6, id_1, id_6, id_6, id_0, id_3, id_0
  );
endmodule
