---
title: Understand llvm with its source code Part 1
output:
  html_document:
    code_folding: hide
date: 2024-07-05
permalink: /pages/000007/
---

![image](https://github.com/hitqshao/qishao-notes/assets/23403286/5e0d9f07-3743-474c-94f4-264c8f1fab8c)

### 1. Create SelectionDAG

SelectionDAG Builder calls visit() function to build SDNode
```cpp
// CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
void SelectionDAGBuilder::visit(unsigned Opcode, const User &I) {
  // Note: this doesn't use InstVisitor, because it has to work with
  // ConstantExpr's in addition to instructions.
  switch (Opcode) {
  default: llvm_unreachable("Unknown instruction type encountered!");
    // Build the switch statement using the Instruction.def file.
#define HANDLE_INST(NUM, OPCODE, CLASS) \
    case Instruction::OPCODE: visit##OPCODE((const CLASS&)I); break;
#include "llvm/IR/Instruction.def"
  }
}

// include/llvm/IR/Instruction.def
HANDLE_BINARY_INST(20, SDiv , BinaryOperator)
```
visitSDiv(const User &I) will create SDValue as operand and SDNode for each IR
```cpp
void SelectionDAGBuilder::visitSDiv(const User &I) {
  SDValue Op1 = getValue(I.getOperand(0));
  SDValue Op2 = getValue(I.getOperand(1));

  SDNodeFlags Flags;
  Flags.setExact(isa<PossiblyExactOperator>(&I) &&
                 cast<PossiblyExactOperator>(&I)->isExact());
  setValue(&I, DAG.getNode(ISD::SDIV, getCurSDLoc(), Op1.getValueType(), Op1,
                           Op2, Flags));
}
```

SDNode also contains dependencies in SDValue, SDValue include following:
1. data dependency
2. chain dependency. For example. order load, store insturction to the same address
3. glue of instructions.

### 2. Legalization
Legalization will legalize SDNode operation that is  unsupported target into supported Node.
It includes legalization of operation and operand.
As to operation, it includes 3 major operation:
1. Expansion expand one op into series of op
2. Promotion promote data type
3. Custom

```cpp
// CodeGen/SelectionDAG/LegalizeDAG.cpp

/// Return a legal replacement for the given operation, with all legal operands.
void SelectionDAGLegalize::LegalizeOp(SDNode *Node) {
.....
    case TargetLowering::Expand:
      if (ExpandNode(Node))
        return;
      [[fallthrough]];
    case TargetLowering::LibCall:
      ConvertNodeToLibcall(Node);
      return;
    case TargetLowering::Promote:
      PromoteNode(Node);
      return;
    }

  switch (Node->getOpcode()) {
  case ISD::LOAD:
    return LegalizeLoadOps(Node);
  case ISD::STORE:
    return LegalizeStoreOps(Node);
  }
}
```

Look closely to legalize of stop operation, it considered Expand, Custom and Promote.

```cpp
void SelectionDAGLegalize::LegalizeStoreOps(SDNode *Node) {
    SDValue Value = ST->getValue();
    MVT VT = Value.getSimpleValueType();
    switch (TLI.getOperationAction(ISD::STORE, VT)) {
    case TargetLowering::Legal: {
      // If this is an unaligned store and the target doesn't support it, expand it.
      EVT MemVT = ST->getMemoryVT();
      const DataLayout &DL = DAG.getDataLayout();
      if (!TLI.allowsMemoryAccessForAlignment(*DAG.getContext(), DL, MemVT,
                                              *ST->getMemOperand())) {
        SDValue Result = TLI.expandUnalignedStore(ST, DAG);
        ReplaceNode(SDValue(ST, 0), Result);
      }
      break;
    }
    case TargetLowering::Custom: {
      SDValue Res = TLI.LowerOperation(SDValue(Node, 0), DAG);
      if (Res && Res != SDValue(Node, 0))
        ReplaceNode(SDValue(Node, 0), Res);
      return;
    }
    case TargetLowering::Promote: {
      MVT NVT = TLI.getTypeToPromoteTo(ISD::STORE, VT);
      Value = DAG.getNode(ISD::BITCAST, dl, NVT, Value);
      SDValue Result = DAG.getStore(Chain, dl, Value, Ptr, ST->getPointerInfo(),
                                    ST->getOriginalAlign(), MMOFlags, AAInfo);
      ReplaceNode(SDValue(Node, 0), Result);
      break;
    }
    }
```
It also includes LibCall now.
```cpp
// include/llvm/CodeGen/TargetLowering.h
class TargetLoweringBase {
public:
  /// This enum indicates whether operations are valid for a target, and if not,
  /// what action should be used to make them valid.
  enum LegalizeAction : uint8_t {
    Legal,      // The target natively supports this operation.
    Promote,    // This operation should be executed in a larger type.
    Expand,     // Try to expand this to other ops, otherwise use a libcall.
    LibCall,    // Don't try to expand this to other ops, always use a libcall.
    Custom      // Use the LowerOperation hook to implement custom lowering.
  };
...
}
```

As to legalize operand, in ./CodeGen/SelectionDAG/LegalizeTypes.h, it shows supported functions.
```cpp
  //===--------------------------------------------------------------------===//
  // Integer Promotion Support: LegalizeIntegerTypes.cpp
  //===--------------------------------------------------------------------===//
  // Integer Expansion Support: LegalizeIntegerTypes.cpp
  //===--------------------------------------------------------------------===//
  // Float to Integer Conversion Support: LegalizeFloatTypes.cpp
  //===--------------------------------------------------------------------===//
  // Float Expansion Support: LegalizeFloatTypes.cpp
  //===--------------------------------------------------------------------===//
  // Scalarization Support: LegalizeVectorTypes.cpp
  //===--------------------------------------------------------------------===//
  // Vector Splitting Support: LegalizeVectorTypes.cpp
  //===--------------------------------------------------------------------===//
  // Vector Widening Support: LegalizeVectorTypes.cpp
  //===--------------------------------------------------------------------===//
  // Vector Widening Utilities Support: LegalizeVectorTypes.cpp
  //===--------------------------------------------------------------------===//
```

### 3. Instruction Selection

```cpp
CodeGen/SelectionDAG/SelectionDAGISel.cpp
void SelectionDAGISel::CodeGenAndEmitDAG() {
  // Pre-type legalization allow creation of any node types.
  CurDAG->NewNodesMustHaveLegalTypes = false;
  // Run the DAG combiner in pre-legalize mode.
  CurDAG->Combine(BeforeLegalizeTypes, AA, OptLevel);
  // Second step, hack on the DAG until it only uses operations and types that
  // the target supports.
  Changed = CurDAG->LegalizeTypes();

  // Only allow creation of legal node types.
  CurDAG->NewNodesMustHaveLegalTypes = true;
   // Run the DAG combiner in post-type-legalize mode.
  NamedRegionTimer T("combine_lt", "DAG Combining after legalize types",
                         GroupName, GroupDescription, TimePassesIsEnabled);
  CurDAG->Combine(AfterLegalizeTypes, AA, OptLevel);

  Changed = CurDAG->LegalizeVectors();
  // Run the DAG combiner in post-type-legalize mode.
  NamedRegionTimer T("combine_lv", "DAG Combining after legalize vectors",
                         GroupName, GroupDescription, TimePassesIsEnabled);
  CurDAG->Combine(AfterLegalizeVectorOps, AA, OptLevel);

  CurDAG->Legalize();

  // Run the DAG combiner in post-legalize mode.
  NamedRegionTimer T("combine2", "DAG Combining 2", GroupName,
                       GroupDescription, TimePassesIsEnabled);
  CurDAG->Combine(AfterLegalizeDAG, AA, OptLevel);
  
  ComputeLiveOutVRegInfo();

  DoInstructionSelection();

  // Schedule machine code.
  ScheduleDAGSDNodes *Scheduler = CreateScheduler();
  {
    NamedRegionTimer T("sched", "Instruction Scheduling", GroupName,
                       GroupDescription, TimePassesIsEnabled);
    Scheduler->Run(CurDAG, FuncInfo->MBB);
  }

  // Emit machine code to BB.  This can change 'BB' to the last block being
  // inserted into.
  MachineBasicBlock *FirstMBB = FuncInfo->MBB, *LastMBB;
  {
    NamedRegionTimer T("emit", "Instruction Creation", GroupName,
                       GroupDescription, TimePassesIsEnabled);

    // FuncInfo->InsertPt is passed by reference and set to the end of the
    // scheduled instructions.
    LastMBB = FuncInfo->MBB = Scheduler->EmitSchedule(FuncInfo->InsertPt);
  }

  // If the block was split, make sure we update any references that are used to
  // update PHI nodes later on.
  if (FirstMBB != LastMBB)
    SDB->UpdateSplitBlock(FirstMBB, LastMBB);

}
```

```cpp
//File include/llvm/CodeGen/SelectionDAGISel.h
// Main hook for targets to transform nodes into machine nodes.
virtual void Select(SDNode *N) = 0;

//File CodeGen/SelectionDAG/SelectionDAGISel.cpp
void SelectionDAGISel::DoInstructionSelection() {
  LLVM_DEBUG(dbgs() << "===== Instruction selection begins: "
                    << printMBBReference(*FuncInfo->MBB) << " '"
                    << FuncInfo->MBB->getName() << "'\n");
  PreprocessISelDAG();

  // Select target instructions for the DAG.
  // Number all nodes with a topological order and set DAGSize.
  DAGSize = CurDAG->AssignTopologicalOrder();

  // The AllNodes list is now topological-sorted. Visit the
  // nodes by starting at the end of the list (the root of the
  // graph) and preceding back toward the beginning (the entry
  // node).
  while (ISelPosition != CurDAG->allnodes_begin()) {
    SDNode *Node = &*--ISelPosition;
    ...
    
    Select(Node);
  }

  CurDAG->setRoot(Dummy.getValue());
  
  LLVM_DEBUG(dbgs() << "\n===== Instruction selection ends:\n");
  PostprocessISelDAG();
  }
}
```

Select(SDNode *N) will be overide by target backend:
```cpp
//File Target/MSP430/MSP430ISelDAGToDAG.cpp

  #include "MSP430GenDAGISel.inc"
void MSP430DAGToDAGISel::Select(SDNode *Node) {
  // Few custom selection stuff.
  switch (Node->getOpcode()) {
  default: break;
  case ISD::LOAD:
    if (tryIndexedLoad(Node))
      return;
    // Other cases are autogenerated.
    break;
  case ISD::ADD:
    if (tryIndexedBinOp(Node, Node->getOperand(0), Node->getOperand(1),
                        MSP430::ADD8rp, MSP430::ADD16rp))
      return;
    else if (tryIndexedBinOp(Node, Node->getOperand(1), Node->getOperand(0),
                             MSP430::ADD8rp, MSP430::ADD16rp))
      return;
  // Select the default instruction
  SelectCode(Node);
}
```
In the end, it is the SelectCode function. This function will be generated in ``XXXGenDAGISel.inc`` from ``XXXInstrInfo.td``.
For example, it would be like this:
```cpp
  SDNode *SelectCode(SDValue N) {
    ...
    MVT::ValueType NVT = N.getNode()->getValueType(0);
    switch (N.getOpcode()) {
    case ISD::STORE: {
      switch (NVT) {
      default:
        return Select_ISD_STORE(N);
        break;
      }
      break;
    }
```
After the instruction selection, the LLVM IR will be represented in form of **machineDAG**.

### 4. Instruction Scheduler
It includes 3 scheulder
1) ScheduleDAG. This is in the stage of instruction selection.
  ```cpp
  ScheduleDAGSDNodes.cpp
  ScheduleDAGFast.cpp
  ScheduleDAGRRList.cpp
  ScheduleDAGVLIW.cpp
```
```cpp
File ScheduleDAGRRList.cpp
//===- ScheduleDAGRRList.cpp - Reg pressure reduction list scheduler ------===//
// This implements bottom-up and top-down register pressure reduction list
// schedulers, using standard algorithms.  The basic approach uses a priority
// queue of available nodes to schedule.  One at a time, nodes are taken from
// the priority queue (thus in priority order), checked for legality to
// schedule, and emitted if legal.
//
//===----------------------------------------------------------------------===//
burrListDAGScheduler("list-burr",
                    "Bottom-up register reduction list scheduling",
                    createBURRListDAGScheduler);

sourceListDAGScheduler("source",
                    "Similar to list-burr but schedules in source "
                    "order when possible",
                    createSourceListDAGScheduler);

hybridListDAGScheduler("list-hybrid",
                    "Bottom-up register pressure aware list scheduling "
                    "which tries to balance latency and register pressure",
                    createHybridListDAGScheduler);

ILPListDAGScheduler("list-ilp",
                    "Bottom-up register pressure aware list scheduling "
                    "which tries to balance ILP and register pressure",
                    createILPListDAGScheduler);
```
In every DAGScheduler, the flow is similar, the only difference is the construction of priority queue.
```
ScheduleDAGSDNodes *
llvm::createHybridListDAGScheduler(SelectionDAGISel *IS,
                                   CodeGenOptLevel OptLevel) {
  HybridBURRPriorityQueue *PQ =
    new HybridBURRPriorityQueue(*IS->MF, true, false, TII, TRI, TLI);

  ScheduleDAGRRList *SD = new ScheduleDAGRRList(*IS->MF, true, PQ, OptLevel);
  PQ->setScheduleDAG(SD);
  return SD;
}

```

function CodeGenAdnEmitDAG contains founction CreateScheduler, it can call target-defined scheduler and also the schedulers defined above.

Here llvm utilize template, it can be seen that the template parameter is different scheduler policy, it defines them as struct.

In the "template<class SF> class RegReductionPriorityQueue", SF will be instantiated as "Picker", the ick will influence "isReady" and 
"pop".

```cpp
using BURegReductionPriorityQueue = RegReductionPriorityQueue<bu_ls_rr_sort>;
using SrcRegReductionPriorityQueue = RegReductionPriorityQueue<src_ls_rr_sort>;
using HybridBURRPriorityQueue = RegReductionPriorityQueue<hybrid_ls_rr_sort>;
using ILPBURRPriorityQueue = RegReductionPriorityQueue<ilp_ls_rr_sort>;

// src_ls_rr_sort - Priority function for source order scheduler.
struct src_ls_rr_sort : public queue_sort {
  enum {
    IsBottomUp = true,
    HasReadyFilter = false
  };
  RegReductionPQBase *SPQ;
  src_ls_rr_sort(RegReductionPQBase *spq) : SPQ(spq) {}
  bool operator()(SUnit* left, SUnit* right) const;
};

// hybrid_ls_rr_sort - Priority function for hybrid scheduler.
struct hybrid_ls_rr_sort : public queue_sort {
  enum {
    IsBottomUp = true,
    HasReadyFilter = false
  };
  RegReductionPQBase *SPQ;
  hybrid_ls_rr_sort(RegReductionPQBase *spq) : SPQ(spq) {}
  bool isReady(SUnit *SU, unsigned CurCycle) const;
  bool operator()(SUnit* left, SUnit* right) const;
};

//===----------------------------------------------------------------------===//
//                RegReductionPriorityQueue Definition
//===----------------------------------------------------------------------===//
//
// This is a SchedulingPriorityQueue that schedules using Sethi Ullman numbers
// to reduce register pressure.
//
template<class SF>
class RegReductionPriorityQueue : public RegReductionPQBase {
  SF Picker;
public:
  RegReductionPriorityQueue(MachineFunction &mf,
                            bool tracksrp,
                            bool srcorder,
                            const TargetInstrInfo *tii,
                            const TargetRegisterInfo *tri,
                            const TargetLowering *tli)
    : RegReductionPQBase(mf, SF::HasReadyFilter, tracksrp, srcorder,
                         tii, tri, tli),
      Picker(this) {}

  bool isBottomUp() const override { return SF::IsBottomUp; }

  bool isReady(SUnit *U) const override {
    return Picker.HasReadyFilter && Picker.isReady(U, getCurCycle());
  }

  SUnit *pop() override {
    if (Queue.empty()) return nullptr;

    SUnit *V = popFromQueue(Queue, Picker, scheduleDAG);
    V->NodeQueueId = 0;
    return V;
  }
};

```

In Instruction Selection, it calls creater scheduler and **Run**.
For simplicity, I delete all the trivial code, like reset or clear, or clear function in the code.
```
  // Schedule machine code.
  ScheduleDAGSDNodes *Scheduler = CreateScheduler();
  {
    NamedRegionTimer T("sched", "Instruction Scheduling", GroupName,
                       GroupDescription, TimePassesIsEnabled);
    Scheduler->Run(CurDAG, FuncInfo->MBB);
  }

// File CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
/// Run - perform scheduling.
void ScheduleDAGSDNodes::Run(SelectionDAG *dag, MachineBasicBlock *bb) {
   ....
  // Invoke the target's selection of scheduler.
  Schedule();
}


// File CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
/// Schedule - Schedule the DAG using list scheduling.
void ScheduleDAGRRList::Schedule() {
  LLVM_DEBUG(dbgs() << "********** List Scheduling " << printMBBReference(*BB)
                    << " '" << BB->getName() << "' **********\n");
  BuildSchedGraph(nullptr);
  Topo.MarkDirty();
  AvailableQueue->initNodes(SUnits);
  // Execute the actual scheduling loop.
  ListScheduleBottomUp();
}
```
In **Schedule()** function, it contains the following code:
1. BuildSchedGraph. This function creates SUnit Graph

```cpp
// File CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
/// BuildSchedGraph - Build the SUnit graph from the selection dag that we
/// are input.  This SUnit graph is similar to the SelectionDAG, but
/// excludes nodes that aren't interesting to scheduling, and represents
/// glued together nodes with a single SUnit.
void ScheduleDAGSDNodes::BuildSchedGraph(AAResults *AA) {
  // Cluster certain nodes which should be scheduled together.
  ClusterNodes();
  // Populate the SUnits array.
  // During scheduling, the NodeId field of SDNode is used to map SDNodes
  // to their associated SUnits by holding SUnits table indices
  // Multiple SDNodes might be associated to one SUnit.
  BuildSchedUnits();
  // Compute all the scheduling dependencies between nodes.
  AddSchedEdges();
}
```

BuildSchedUnits will also calculate the latency for each Sunit, using **computeLatency**

2.  ListScheduleBottomUp()
```cpp
// ListScheduleBottomUp - The main loop of list scheduling for bottom-up
// schedulers.
void ScheduleDAGRRList::ListScheduleBottomUp() {
  // Release any predecessors of the special Exit node.
  ReleasePredecessors(&ExitSU);
  // Add root to Available queue.
  if (!SUnits.empty()) {
    SUnit *RootSU = &SUnits[DAG->getRoot().getNode()->getNodeId()];
    RootSU->isAvailable = true;
    AvailableQueue->push(RootSU);
  }

  // While Available queue is not empty, grab the node with the highest
  // priority. If it is not ready put it back.  Schedule the node.
  Sequence.reserve(SUnits.size());
  while (!AvailableQueue->empty() || !Interferences.empty()) {
    // Pick the best node to schedule taking all constraints into
    // consideration.
    // Return a node that can be scheduled in this cycle. Requirements:
    // (1) Ready: latency has been satisfied
    // (2) No Hazards: resources are available
    // (3) No Interferences: may unschedule to break register interferences.
    SUnit *SU = PickNodeToScheduleBottomUp();
    /// Move the scheduler state forward until the specified node's dependents are
    /// ready and can be scheduled with no resource conflicts.
    AdvancePastStalls(SU);
    // ScheduleNodeBottomUp - Add the node to the schedule. Decrement the pending
    // count of its predecessors. If a predecessor pending count is zero, add it to
    // the Available queue.
    ScheduleNodeBottomUp(SU);

    while (AvailableQueue->empty() && !PendingQueue.empty()) {
      AdvanceToCycle(std::max(CurCycle + 1, MinAvailableCycle));
    }
  }

  // Reverse the order if it is bottom up.
  std::reverse(Sequence.begin(), Sequence.end());
}
```
 AdvanceToCycle(unsigned NextCycle) would be good function to be noticed. For example, in AdvancePastStalls(), the scheduler will advance to the cycle when the chosedn SUnit is ready.








