# Output products list for <clk_CPU>
_xmsgs\pn_parser.xmsgs
clk_CPU.asy
clk_CPU.gise
clk_CPU.sym
clk_CPU.ucf
clk_CPU.v
clk_CPU.veo
clk_CPU.xco
clk_CPU.xdc
clk_CPU.xise
clk_CPU\clk_wiz_v3_6_readme.txt
clk_CPU\doc\clk_wiz_v3_6_readme.txt
clk_CPU\doc\clk_wiz_v3_6_vinfo.html
clk_CPU\doc\pg065_clk_wiz.pdf
clk_CPU\example_design\clk_CPU_exdes.ucf
clk_CPU\example_design\clk_CPU_exdes.v
clk_CPU\example_design\clk_CPU_exdes.xdc
clk_CPU\implement\implement.bat
clk_CPU\implement\implement.sh
clk_CPU\implement\planAhead_ise.bat
clk_CPU\implement\planAhead_ise.sh
clk_CPU\implement\planAhead_ise.tcl
clk_CPU\implement\planAhead_rdn.bat
clk_CPU\implement\planAhead_rdn.sh
clk_CPU\implement\planAhead_rdn.tcl
clk_CPU\implement\xst.prj
clk_CPU\implement\xst.scr
clk_CPU\simulation\clk_CPU_tb.v
clk_CPU\simulation\functional\simcmds.tcl
clk_CPU\simulation\functional\simulate_isim.bat
clk_CPU\simulation\functional\simulate_isim.sh
clk_CPU\simulation\functional\simulate_mti.bat
clk_CPU\simulation\functional\simulate_mti.do
clk_CPU\simulation\functional\simulate_mti.sh
clk_CPU\simulation\functional\simulate_ncsim.sh
clk_CPU\simulation\functional\simulate_vcs.sh
clk_CPU\simulation\functional\ucli_commands.key
clk_CPU\simulation\functional\vcs_session.tcl
clk_CPU\simulation\functional\wave.do
clk_CPU\simulation\functional\wave.sv
clk_CPU\simulation\timing\clk_CPU_tb.v
clk_CPU\simulation\timing\sdf_cmd_file
clk_CPU\simulation\timing\simcmds.tcl
clk_CPU\simulation\timing\simulate_isim.sh
clk_CPU\simulation\timing\simulate_mti.bat
clk_CPU\simulation\timing\simulate_mti.do
clk_CPU\simulation\timing\simulate_mti.sh
clk_CPU\simulation\timing\simulate_ncsim.sh
clk_CPU\simulation\timing\simulate_vcs.sh
clk_CPU\simulation\timing\ucli_commands.key
clk_CPU\simulation\timing\vcs_session.tcl
clk_CPU\simulation\timing\wave.do
clk_CPU_flist.txt
clk_CPU_xmdf.tcl
