<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file reu_impl1.ncd.
Design name: REU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Apr 28 16:42:40 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o REU_impl1.twr -gui -msgset //Mac/iCloud/Repos/GW4302/cpld/promote.xml REU_impl1.ncd REU_impl1.prf 
Design file:     reu_impl1.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            207 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            207 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 112.386ns
         The internal maximum frequency of the following component is 104.015 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    CLK            RCLK_MGIOL

   Delay:               9.614ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 114.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               7.615ns  (38.4% logic, 61.6% route), 6 logic levels.

 Constraint Details:

      7.615ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_87 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.219ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14D.CLK to      R3C14D.Q1 ramctrl/SLICE_96 (from C8M_c)
ROUTE         4     1.040      R3C14D.Q1 to      R3C14C.B1 ramctrl/RefCnt_1
CTOF_DEL    ---     0.495      R3C14C.B1 to      R3C14C.F1 ramctrl/SLICE_98
ROUTE         5     1.816      R3C14C.F1 to      R2C12D.A0 ramctrl/n4123
CTOF_DEL    ---     0.495      R2C12D.A0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.632      R2C12D.F1 to      R2C13D.D0 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13D.D0 to      R2C13D.F0 ramctrl/SLICE_185
ROUTE         1     0.747      R2C13D.F0 to      R2C13A.C0 ramctrl/n3_adj_670
CTOF_DEL    ---     0.495      R2C13A.C0 to      R2C13A.F0 ramctrl/SLICE_87
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    7.615   (38.4% logic, 61.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               7.555ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      7.555ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_87 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.279ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14D.CLK to      R3C14D.Q0 ramctrl/SLICE_96 (from C8M_c)
ROUTE         5     0.980      R3C14D.Q0 to      R3C14C.A1 ramctrl/RefCnt_0
CTOF_DEL    ---     0.495      R3C14C.A1 to      R3C14C.F1 ramctrl/SLICE_98
ROUTE         5     1.816      R3C14C.F1 to      R2C12D.A0 ramctrl/n4123
CTOF_DEL    ---     0.495      R2C12D.A0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.632      R2C12D.F1 to      R2C13D.D0 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13D.D0 to      R2C13D.F0 ramctrl/SLICE_185
ROUTE         1     0.747      R2C13D.F0 to      R2C13A.C0 ramctrl/n3_adj_670
CTOF_DEL    ---     0.495      R2C13A.C0 to      R2C13A.F0 ramctrl/SLICE_87
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    7.555   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.497ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               7.337ns  (39.9% logic, 60.1% route), 6 logic levels.

 Constraint Details:

      7.337ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_86 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.497ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14D.CLK to      R3C14D.Q1 ramctrl/SLICE_96 (from C8M_c)
ROUTE         4     1.040      R3C14D.Q1 to      R3C14C.B1 ramctrl/RefCnt_1
CTOF_DEL    ---     0.495      R3C14C.B1 to      R3C14C.F1 ramctrl/SLICE_98
ROUTE         5     1.816      R3C14C.F1 to      R2C12D.A0 ramctrl/n4123
CTOF_DEL    ---     0.495      R2C12D.A0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.665      R2C12D.F1 to      R2C13B.A1 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13B.A1 to      R2C13B.F1 ramctrl/SLICE_86
ROUTE         1     0.436      R2C13B.F1 to      R2C13B.C0 ramctrl/n2601
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 ramctrl/SLICE_86
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    7.337   (39.9% logic, 60.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               7.277ns  (40.2% logic, 59.8% route), 6 logic levels.

 Constraint Details:

      7.277ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_86 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.557ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14D.CLK to      R3C14D.Q0 ramctrl/SLICE_96 (from C8M_c)
ROUTE         5     0.980      R3C14D.Q0 to      R3C14C.A1 ramctrl/RefCnt_0
CTOF_DEL    ---     0.495      R3C14C.A1 to      R3C14C.F1 ramctrl/SLICE_98
ROUTE         5     1.816      R3C14C.F1 to      R2C12D.A0 ramctrl/n4123
CTOF_DEL    ---     0.495      R2C12D.A0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.665      R2C12D.F1 to      R2C13B.A1 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13B.A1 to      R2C13B.F1 ramctrl/SLICE_86
ROUTE         1     0.436      R2C13B.F1 to      R2C13B.C0 ramctrl/n2601
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 ramctrl/SLICE_86
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    7.277   (40.2% logic, 59.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/InitDone_138  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               7.240ns  (40.4% logic, 59.6% route), 6 logic levels.

 Constraint Details:

      7.240ns physical path delay ramctrl/SLICE_91 to ramctrl/SLICE_87 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.594ns

 Physical Path Details:

      Data path ramctrl/SLICE_91 to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C14D.CLK to      R2C14D.Q0 ramctrl/SLICE_91 (from C8M_c)
ROUTE        10     0.665      R2C14D.Q0 to      R3C14C.D1 ramctrl/InitDone
CTOF_DEL    ---     0.495      R3C14C.D1 to      R3C14C.F1 ramctrl/SLICE_98
ROUTE         5     1.816      R3C14C.F1 to      R2C12D.A0 ramctrl/n4123
CTOF_DEL    ---     0.495      R2C12D.A0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.632      R2C12D.F1 to      R2C13D.D0 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13D.D0 to      R2C13D.F0 ramctrl/SLICE_185
ROUTE         1     0.747      R2C13D.F0 to      R2C13A.C0 ramctrl/n3_adj_670
CTOF_DEL    ---     0.495      R2C13A.C0 to      R2C13A.F0 ramctrl/SLICE_87
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    7.240   (40.4% logic, 59.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/InitDone_138  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               6.962ns  (42.0% logic, 58.0% route), 6 logic levels.

 Constraint Details:

      6.962ns physical path delay ramctrl/SLICE_91 to ramctrl/SLICE_86 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.872ns

 Physical Path Details:

      Data path ramctrl/SLICE_91 to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C14D.CLK to      R2C14D.Q0 ramctrl/SLICE_91 (from C8M_c)
ROUTE        10     0.665      R2C14D.Q0 to      R3C14C.D1 ramctrl/InitDone
CTOF_DEL    ---     0.495      R3C14C.D1 to      R3C14C.F1 ramctrl/SLICE_98
ROUTE         5     1.816      R3C14C.F1 to      R2C12D.A0 ramctrl/n4123
CTOF_DEL    ---     0.495      R2C12D.A0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.665      R2C12D.F1 to      R2C13B.A1 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13B.A1 to      R2C13B.F1 ramctrl/SLICE_86
ROUTE         1     0.436      R2C13B.F1 to      R2C13B.C0 ramctrl/n2601
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 ramctrl/SLICE_86
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    6.962   (42.0% logic, 58.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_117  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               6.676ns  (36.4% logic, 63.6% route), 5 logic levels.

 Constraint Details:

      6.676ns physical path delay dmaseq/SLICE_56 to ramctrl/SLICE_87 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.158ns

 Physical Path Details:

      Data path dmaseq/SLICE_56 to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C5D.CLK to       R4C5D.Q0 dmaseq/SLICE_56 (from PHI2_c)
ROUTE        12     2.412       R4C5D.Q0 to      R2C12D.B0 RAMWR
CTOF_DEL    ---     0.495      R2C12D.B0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.632      R2C12D.F1 to      R2C13D.D0 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13D.D0 to      R2C13D.F0 ramctrl/SLICE_185
ROUTE         1     0.747      R2C13D.F0 to      R2C13A.C0 ramctrl/n3_adj_670
CTOF_DEL    ---     0.495      R2C13A.C0 to      R2C13A.F0 ramctrl/SLICE_87
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    6.676   (36.4% logic, 63.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C5D.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_117  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               6.398ns  (38.0% logic, 62.0% route), 5 logic levels.

 Constraint Details:

      6.398ns physical path delay dmaseq/SLICE_56 to ramctrl/SLICE_86 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.436ns

 Physical Path Details:

      Data path dmaseq/SLICE_56 to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C5D.CLK to       R4C5D.Q0 dmaseq/SLICE_56 (from PHI2_c)
ROUTE        12     2.412       R4C5D.Q0 to      R2C12D.B0 RAMWR
CTOF_DEL    ---     0.495      R2C12D.B0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.665      R2C12D.F1 to      R2C13B.A1 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13B.A1 to      R2C13B.F1 ramctrl/SLICE_86
ROUTE         1     0.436      R2C13B.F1 to      R2C13B.C0 ramctrl/n2601
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 ramctrl/SLICE_86
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    6.398   (38.0% logic, 62.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C5D.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMRD_116  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               6.075ns  (40.0% logic, 60.0% route), 5 logic levels.

 Constraint Details:

      6.075ns physical path delay dmaseq/SLICE_51 to ramctrl/SLICE_87 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.759ns

 Physical Path Details:

      Data path dmaseq/SLICE_51 to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q1 dmaseq/SLICE_51 (from PHI2_c)
ROUTE         7     1.811       R5C5A.Q1 to      R2C12D.C0 RAMRD
CTOF_DEL    ---     0.495      R2C12D.C0 to      R2C12D.F0 ramctrl/SLICE_164
ROUTE         3     0.453      R2C12D.F0 to      R2C12D.C1 ramctrl/n4116
CTOF_DEL    ---     0.495      R2C12D.C1 to      R2C12D.F1 ramctrl/SLICE_164
ROUTE         2     0.632      R2C12D.F1 to      R2C13D.D0 ramctrl/n2542
CTOF_DEL    ---     0.495      R2C13D.D0 to      R2C13D.F0 ramctrl/SLICE_185
ROUTE         1     0.747      R2C13D.F0 to      R2C13A.C0 ramctrl/n3_adj_670
CTOF_DEL    ---     0.495      R2C13A.C0 to      R2C13A.F0 ramctrl/SLICE_87
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    6.075   (40.0% logic, 60.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R5C5A.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 57.939ns (weighted slack = 115.878ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/PHI2r_0__135  (from C8M_c -)
   Destination:    FF         Data in        ramctrl/S__i2  (to C8M_c +)
                   FF                        ramctrl/S__i1

   Delay:               2.787ns  (34.0% logic, 66.0% route), 2 logic levels.

 Constraint Details:

      2.787ns physical path delay ramctrl/SLICE_185 to ramctrl/SLICE_97 meets
     61.000ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.726ns) by 57.939ns

 Physical Path Details:

      Data path ramctrl/SLICE_185 to ramctrl/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 ramctrl/SLICE_185 (from C8M_c)
ROUTE         3     1.187      R2C13D.Q0 to      R3C13C.D0 ramctrl/PHI2r_0
CTOF_DEL    ---     0.495      R3C13C.D0 to      R3C13C.F0 ramctrl/SLICE_184
ROUTE         1     0.653      R3C13C.F0 to     R3C13D.LSR ramctrl/n1287 (to C8M_c)
                  --------
                    2.787   (34.0% logic, 66.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R3C13D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

Report:    9.614ns is the minimum period for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 115.907ns (weighted slack = 927.256ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i5  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.927ns  (44.1% logic, 55.9% route), 4 logic levels.

 Constraint Details:

      5.927ns physical path delay ramctrl/SLICE_183 to SLICE_47 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.907ns

 Physical Path Details:

      Data path ramctrl/SLICE_183 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14A.CLK to      R3C14A.Q1 ramctrl/SLICE_183 (from C8M_c)
ROUTE         2     1.969      R3C14A.Q1 to       R3C5B.B0 RAMRDD_5
C0TOFCO_DE  ---     1.023       R3C5B.B0 to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     1.345       R3C5C.F1 to       R4C6B.B0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C6B.B0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    5.927   (44.1% logic, 55.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.915ns (weighted slack = 927.320ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.919ns  (44.6% logic, 55.4% route), 5 logic levels.

 Constraint Details:

      5.919ns physical path delay ramctrl/SLICE_202 to SLICE_47 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.915ns

 Physical Path Details:

      Data path ramctrl/SLICE_202 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 ramctrl/SLICE_202 (from C8M_c)
ROUTE         2     1.933      R3C14B.Q1 to       R3C5A.A1 RAMRDD_7
C1TOFCO_DE  ---     0.889       R3C5A.A1 to      R3C5A.FCO SLICE_1
ROUTE         1     0.000      R3C5A.FCO to      R3C5B.FCI n3215
FCITOFCO_D  ---     0.162      R3C5B.FCI to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     1.345       R3C5C.F1 to       R4C6B.B0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C6B.B0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    5.919   (44.6% logic, 55.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.954ns (weighted slack = 927.632ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i6  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.880ns  (44.9% logic, 55.1% route), 5 logic levels.

 Constraint Details:

      5.880ns physical path delay ramctrl/SLICE_202 to SLICE_47 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.954ns

 Physical Path Details:

      Data path ramctrl/SLICE_202 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q0 ramctrl/SLICE_202 (from C8M_c)
ROUTE         2     1.894      R3C14B.Q0 to       R3C5A.D1 RAMRDD_6
C1TOFCO_DE  ---     0.889       R3C5A.D1 to      R3C5A.FCO SLICE_1
ROUTE         1     0.000      R3C5A.FCO to      R3C5B.FCI n3215
FCITOFCO_D  ---     0.162      R3C5B.FCI to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     1.345       R3C5C.F1 to       R4C6B.B0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C6B.B0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    5.880   (44.9% logic, 55.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.995ns (weighted slack = 927.960ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i2  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.839ns  (42.5% logic, 57.5% route), 4 logic levels.

 Constraint Details:

      5.839ns physical path delay ramctrl/SLICE_208 to SLICE_47 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.995ns

 Physical Path Details:

      Data path ramctrl/SLICE_208 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C13A.CLK to      R3C13A.Q0 ramctrl/SLICE_208 (from C8M_c)
ROUTE         2     2.015      R3C13A.Q0 to       R3C5B.C1 RAMRDD_2
C1TOFCO_DE  ---     0.889       R3C5B.C1 to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     1.345       R3C5C.F1 to       R4C6B.B0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C6B.B0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    5.839   (42.5% logic, 57.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.173ns (weighted slack = 929.384ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i4  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.661ns  (46.2% logic, 53.8% route), 4 logic levels.

 Constraint Details:

      5.661ns physical path delay ramctrl/SLICE_183 to SLICE_47 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.173ns

 Physical Path Details:

      Data path ramctrl/SLICE_183 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14A.CLK to      R3C14A.Q0 ramctrl/SLICE_183 (from C8M_c)
ROUTE         2     1.703      R3C14A.Q0 to       R3C5B.C0 RAMRDD_4
C0TOFCO_DE  ---     1.023       R3C5B.C0 to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     1.345       R3C5C.F1 to       R4C6B.B0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C6B.B0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    5.661   (46.2% logic, 53.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.468ns (weighted slack = 931.744ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i3  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.366ns  (46.2% logic, 53.8% route), 4 logic levels.

 Constraint Details:

      5.366ns physical path delay ramctrl/SLICE_208 to SLICE_47 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.468ns

 Physical Path Details:

      Data path ramctrl/SLICE_208 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C13A.CLK to      R3C13A.Q1 ramctrl/SLICE_208 (from C8M_c)
ROUTE         2     1.542      R3C13A.Q1 to       R3C5B.B1 RAMRDD_3
C1TOFCO_DE  ---     0.889       R3C5B.B1 to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     1.345       R3C5C.F1 to       R4C6B.B0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C6B.B0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    5.366   (46.2% logic, 53.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.598ns (weighted slack = 932.784ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i5  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_119  (to PHI2_c -)

   Delay:               5.236ns  (49.9% logic, 50.1% route), 4 logic levels.

 Constraint Details:

      5.236ns physical path delay ramctrl/SLICE_183 to dmaseq/SLICE_79 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.598ns

 Physical Path Details:

      Data path ramctrl/SLICE_183 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14A.CLK to      R3C14A.Q1 ramctrl/SLICE_183 (from C8M_c)
ROUTE         2     1.969      R3C14A.Q1 to       R3C5B.B0 RAMRDD_5
C0TOFCO_DE  ---     1.023       R3C5B.B0 to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     0.654       R3C5C.F1 to       R4C5B.D0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C5B.D0 to       R4C5B.F0 dmaseq/SLICE_79
ROUTE         1     0.000       R4C5B.F0 to      R4C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.236   (49.9% logic, 50.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.606ns (weighted slack = 932.848ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_119  (to PHI2_c -)

   Delay:               5.228ns  (50.5% logic, 49.5% route), 5 logic levels.

 Constraint Details:

      5.228ns physical path delay ramctrl/SLICE_202 to dmaseq/SLICE_79 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.606ns

 Physical Path Details:

      Data path ramctrl/SLICE_202 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 ramctrl/SLICE_202 (from C8M_c)
ROUTE         2     1.933      R3C14B.Q1 to       R3C5A.A1 RAMRDD_7
C1TOFCO_DE  ---     0.889       R3C5A.A1 to      R3C5A.FCO SLICE_1
ROUTE         1     0.000      R3C5A.FCO to      R3C5B.FCI n3215
FCITOFCO_D  ---     0.162      R3C5B.FCI to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     0.654       R3C5C.F1 to       R4C5B.D0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C5B.D0 to       R4C5B.F0 dmaseq/SLICE_79
ROUTE         1     0.000       R4C5B.F0 to      R4C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.228   (50.5% logic, 49.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.645ns (weighted slack = 933.160ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i6  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_119  (to PHI2_c -)

   Delay:               5.189ns  (50.9% logic, 49.1% route), 5 logic levels.

 Constraint Details:

      5.189ns physical path delay ramctrl/SLICE_202 to dmaseq/SLICE_79 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.645ns

 Physical Path Details:

      Data path ramctrl/SLICE_202 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q0 ramctrl/SLICE_202 (from C8M_c)
ROUTE         2     1.894      R3C14B.Q0 to       R3C5A.D1 RAMRDD_6
C1TOFCO_DE  ---     0.889       R3C5A.D1 to      R3C5A.FCO SLICE_1
ROUTE         1     0.000      R3C5A.FCO to      R3C5B.FCI n3215
FCITOFCO_D  ---     0.162      R3C5B.FCI to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     0.654       R3C5C.F1 to       R4C5B.D0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C5B.D0 to       R4C5B.F0 dmaseq/SLICE_79
ROUTE         1     0.000       R4C5B.F0 to      R4C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.189   (50.9% logic, 49.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.686ns (weighted slack = 933.488ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i2  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_119  (to PHI2_c -)

   Delay:               5.148ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      5.148ns physical path delay ramctrl/SLICE_208 to dmaseq/SLICE_79 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.686ns

 Physical Path Details:

      Data path ramctrl/SLICE_208 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C13A.CLK to      R3C13A.Q0 ramctrl/SLICE_208 (from C8M_c)
ROUTE         2     2.015      R3C13A.Q0 to       R3C5B.C1 RAMRDD_2
C1TOFCO_DE  ---     0.889       R3C5B.C1 to      R3C5B.FCO SLICE_2
ROUTE         1     0.000      R3C5B.FCO to      R3C5C.FCI n3216
FCITOF1_DE  ---     0.643      R3C5C.FCI to       R3C5C.F1 SLICE_0
ROUTE         2     0.654       R3C5C.F1 to       R4C5B.D0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R4C5B.D0 to       R4C5B.F0 dmaseq/SLICE_79
ROUTE         1     0.000       R4C5B.F0 to      R4C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.148   (48.2% logic, 51.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        81     1.981       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

Report:   48.744ns is the minimum period for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |   122.000 ns|     9.614 ns|   0  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |   976.000 ns|    48.744 ns|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 81
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 28
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15414 paths, 2 nets, and 1103 connections (63.57% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Apr 28 16:42:40 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o REU_impl1.twr -gui -msgset //Mac/iCloud/Repos/GW4302/cpld/promote.xml REU_impl1.ncd REU_impl1.prf 
Design file:     reu_impl1.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            207 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            207 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_264__i1  (to C8M_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_96 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14D.CLK to      R3C14D.Q1 ramctrl/SLICE_96 (from C8M_c)
ROUTE         4     0.132      R3C14D.Q1 to      R3C14D.A1 ramctrl/RefCnt_1
CTOF_DEL    ---     0.101      R3C14D.A1 to      R3C14D.F1 ramctrl/SLICE_96
ROUTE         1     0.000      R3C14D.F1 to     R3C14D.DI1 ramctrl/n16 (to C8M_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i2  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_264__i2  (to C8M_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay ramctrl/SLICE_98 to ramctrl/SLICE_98 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path ramctrl/SLICE_98 to ramctrl/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14C.CLK to      R3C14C.Q0 ramctrl/SLICE_98 (from C8M_c)
ROUTE         2     0.132      R3C14C.Q0 to      R3C14C.A0 ramctrl/n1_adj_660
CTOF_DEL    ---     0.101      R3C14C.A0 to      R3C14C.F0 ramctrl/SLICE_98
ROUTE         1     0.000      R3C14C.F0 to     R3C14C.DI0 ramctrl/n15 (to C8M_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_264__i0  (to C8M_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_96 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14D.CLK to      R3C14D.Q0 ramctrl/SLICE_96 (from C8M_c)
ROUTE         5     0.133      R3C14D.Q0 to      R3C14D.A0 ramctrl/RefCnt_0
CTOF_DEL    ---     0.101      R3C14D.A0 to      R3C14D.F0 ramctrl/SLICE_96
ROUTE         1     0.000      R3C14D.F0 to     R3C14D.DI0 ramctrl/n17_adj_661 (to C8M_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_22__651  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/RBA_i2  (to C8M_c +)

   Delay:               0.370ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.370ns physical path delay reureg/SLICE_201 to ramctrl/SLICE_164 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.389ns

 Physical Path Details:

      Data path reureg/SLICE_201 to ramctrl/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11B.CLK to      R3C11B.Q1 reureg/SLICE_201 (from PHI2_c)
ROUTE         1     0.237      R3C11B.Q1 to      R2C12D.M1 REUA_22 (to C8M_c)
                  --------
                    0.370   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        81     0.646       38.PADDI to     R3C11B.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        28     0.646       34.PADDI to     R2C12D.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


Passed: The following path meets requirements by 0.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/S__i2  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/S__i2  (to C8M_c +)

   Delay:               0.379ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay ramctrl/SLICE_97 to ramctrl/SLICE_97 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.392ns

 Physical Path Details:

      Data path ramctrl/SLICE_97 to ramctrl/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C13D.CLK to      R3C13D.Q1 ramctrl/SLICE_97 (from C8M_c)
ROUTE        16     0.145      R3C13D.Q1 to      R3C13D.D1 ramctrl/S_2
CTOF_DEL    ---     0.101      R3C13D.D1 to      R3C13D.F1 ramctrl/SLICE_97
ROUTE         1     0.000      R3C13D.F1 to     R3C13D.DI1 ramctrl/n17 (to C8M_c)
                  --------
                    0.379   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_264__i2  (to C8M_c +)

   Delay:               0.379ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_98 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.392ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14D.CLK to      R3C14D.Q0 ramctrl/SLICE_96 (from C8M_c)
ROUTE         5     0.145      R3C14D.Q0 to      R3C14C.D0 ramctrl/RefCnt_0
CTOF_DEL    ---     0.101      R3C14C.D0 to      R3C14C.F0 ramctrl/SLICE_98
ROUTE         1     0.000      R3C14C.F0 to     R3C14C.DI0 ramctrl/n15 (to C8M_c)
                  --------
                    0.379   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_264__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_264__i1  (to C8M_c +)

   Delay:               0.379ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay ramctrl/SLICE_96 to ramctrl/SLICE_96 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.392ns

 Physical Path Details:

      Data path ramctrl/SLICE_96 to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14D.CLK to      R3C14D.Q0 ramctrl/SLICE_96 (from C8M_c)
ROUTE         5     0.145      R3C14D.Q0 to      R3C14D.D1 ramctrl/RefCnt_0
CTOF_DEL    ---     0.101      R3C14D.D1 to      R3C14D.F1 ramctrl/SLICE_96
ROUTE         1     0.000      R3C14D.F1 to     R3C14D.DI1 ramctrl/n16 (to C8M_c)
                  --------
                    0.379   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.403ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/S__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/S__i0  (to C8M_c +)

   Delay:               0.390ns  (60.0% logic, 40.0% route), 2 logic levels.

 Constraint Details:

      0.390ns physical path delay ramctrl/SLICE_78 to ramctrl/SLICE_78 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.403ns

 Physical Path Details:

      Data path ramctrl/SLICE_78 to ramctrl/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C13B.CLK to      R3C13B.Q0 ramctrl/SLICE_78 (from C8M_c)
ROUTE        28     0.156      R3C13B.Q0 to      R3C13B.C0 S_0
CTOF_DEL    ---     0.101      R3C13B.C0 to      R3C13B.F0 ramctrl/SLICE_78
ROUTE         1     0.000      R3C13B.F0 to     R3C13B.DI0 ramctrl/S_2_N_51_0 (to C8M_c)
                  --------
                    0.390   (60.0% logic, 40.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/nRESETr_133  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/PORDone_134  (to C8M_c +)

   Delay:               0.390ns  (34.1% logic, 65.9% route), 1 logic levels.

 Constraint Details:

      0.390ns physical path delay SLICE_12 to SLICE_94 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.414ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C14A.CLK to      R5C14A.Q0 SLICE_12 (from C8M_c)
ROUTE         1     0.257      R5C14A.Q0 to      R4C14D.CE ramctrl/nRESETr (to C8M_c)
                  --------
                    0.390   (34.1% logic, 65.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R5C14A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/InitDone_138  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRWE_143  (to C8M_c +)

   Delay:               0.438ns  (66.0% logic, 34.0% route), 2 logic levels.

 Constraint Details:

      0.438ns physical path delay ramctrl/SLICE_91 to ramctrl/SLICE_89 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.451ns

 Physical Path Details:

      Data path ramctrl/SLICE_91 to ramctrl/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14D.CLK to      R2C14D.Q0 ramctrl/SLICE_91 (from C8M_c)
ROUTE        10     0.149      R2C14D.Q0 to      R2C12C.D1 ramctrl/InitDone
CTOOFX_DEL  ---     0.156      R2C12C.D1 to    R2C12C.OFX0 ramctrl/SLICE_89
ROUTE         1     0.000    R2C12C.OFX0 to     R2C12C.DI0 ramctrl/nRWE_N_86 (to C8M_c)
                  --------
                    0.438   (66.0% logic, 34.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C12C.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i1  (from PHI2_c -)
   Destination:    FF         Data in        reureg/XferType__i1  (to PHI2_c -)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_141 to SLICE_141 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_141 to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R6C6A.CLK to       R6C6A.Q0 SLICE_141 (from PHI2_c)
ROUTE         3     0.132       R6C6A.Q0 to       R6C6A.A0 reureg/XferType_1
CTOF_DEL    ---     0.101       R6C6A.A0 to       R6C6A.F0 SLICE_141
ROUTE        11     0.003       R6C6A.F0 to      R6C6A.DI0 n4103 (to PHI2_c)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R6C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R6C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i0  (from PHI2_c -)
   Destination:    FF         Data in        reureg/XferType__i0  (to PHI2_c -)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_84 to SLICE_84 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R6C6D.CLK to       R6C6D.Q0 SLICE_84 (from PHI2_c)
ROUTE         5     0.132       R6C6D.Q0 to       R6C6D.A0 XferType_0
CTOF_DEL    ---     0.101       R6C6D.A0 to       R6C6D.F0 SLICE_84
ROUTE        10     0.005       R6C6D.F0 to      R6C6D.DI0 n4101 (to PHI2_c)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R6C6D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R6C6D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_114  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/DMA_114  (to PHI2_c -)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_44 to SLICE_44 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.385ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C5D.CLK to       R3C5D.Q0 SLICE_44 (from PHI2_c)
ROUTE        43     0.138       R3C5D.Q0 to       R3C5D.A0 DMA
CTOF_DEL    ---     0.101       R3C5D.A0 to       R3C5D.F0 SLICE_44
ROUTE         1     0.000       R3C5D.F0 to      R3C5D.DI0 dmaseq/DMA_N_596 (to PHI2_c)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/EndBlock_578  (from PHI2_c -)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_47 to SLICE_47 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.385ns

 Physical Path Details:

      Data path SLICE_47 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6B.CLK to       R4C6B.Q0 SLICE_47 (from PHI2_c)
ROUTE         4     0.138       R4C6B.Q0 to       R4C6B.C0 EndBlock
CTOF_DEL    ---     0.101       R4C6B.C0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.491ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_114  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/SetFault_119  (to PHI2_c -)

   Delay:               0.431ns  (30.9% logic, 69.1% route), 1 logic levels.

 Constraint Details:

      0.431ns physical path delay SLICE_44 to dmaseq/SLICE_79 meets
     -0.060ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.060ns) by 0.491ns

 Physical Path Details:

      Data path SLICE_44 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C5D.CLK to       R3C5D.Q0 SLICE_44 (from PHI2_c)
ROUTE        43     0.298       R3C5D.Q0 to      R4C5B.LSR DMA (to PHI2_c)
                  --------
                    0.431   (30.9% logic, 69.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.529ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/SetFault_119  (from PHI2_c -)
   Destination:    FF         Data in        reureg/Fault_579  (to PHI2_c -)

   Delay:               0.501ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      0.501ns physical path delay dmaseq/SLICE_79 to reureg/SLICE_110 meets
     -0.028ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.028ns) by 0.529ns

 Physical Path Details:

      Data path dmaseq/SLICE_79 to reureg/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5B.CLK to       R4C5B.Q0 dmaseq/SLICE_79 (from PHI2_c)
ROUTE         5     0.368       R4C5B.Q0 to       R5C6D.CE SetFault (to PHI2_c)
                  --------
                    0.501   (26.5% logic, 73.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R5C6D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_114  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/RAMWR_117  (to PHI2_c -)

   Delay:               0.525ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      0.525ns physical path delay SLICE_44 to dmaseq/SLICE_56 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.538ns

 Physical Path Details:

      Data path SLICE_44 to dmaseq/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C5D.CLK to       R3C5D.Q0 SLICE_44 (from PHI2_c)
ROUTE        43     0.291       R3C5D.Q0 to       R4C5D.C0 DMA
CTOF_DEL    ---     0.101       R4C5D.C0 to       R4C5D.F0 dmaseq/SLICE_56
ROUTE         1     0.000       R4C5D.F0 to      R4C5D.DI0 dmaseq/RAMWR_N_584 (to PHI2_c)
                  --------
                    0.525   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_16__657  (from PHI2_c -)
   Destination:    FF         Data in        reureg/REUA_16__657  (to PHI2_c -)

   Delay:               0.526ns  (63.7% logic, 36.3% route), 3 logic levels.

 Constraint Details:

      0.526ns physical path delay reureg/SLICE_73 to reureg/SLICE_73 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.539ns

 Physical Path Details:

      Data path reureg/SLICE_73 to reureg/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C8C.CLK to       R3C8C.Q1 reureg/SLICE_73 (from PHI2_c)
ROUTE         5     0.138       R3C8C.Q1 to       R3C8B.C1 REUA_16
CTOF_DEL    ---     0.101       R3C8B.C1 to       R3C8B.F1 SLICE_174
ROUTE         1     0.053       R3C8B.F1 to       R3C8C.D1 reureg/REUAOut_16__N_138
CTOF_DEL    ---     0.101       R3C8C.D1 to       R3C8C.F1 reureg/SLICE_73
ROUTE         1     0.000       R3C8C.F1 to      R3C8C.DI1 reureg/REUAOut_16__N_137 (to PHI2_c)
                  --------
                    0.526   (63.7% logic, 36.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R3C8C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R3C8C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/LengthWritten_7__669  (from PHI2_c -)
   Destination:    FF         Data in        reureg/Length_7__661  (to PHI2_c -)

   Delay:               0.526ns  (63.7% logic, 36.3% route), 3 logic levels.

 Constraint Details:

      0.526ns physical path delay reureg/SLICE_117 to reureg/SLICE_125 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.539ns

 Physical Path Details:

      Data path reureg/SLICE_117 to reureg/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C7D.CLK to       R4C7D.Q1 reureg/SLICE_117 (from PHI2_c)
ROUTE         1     0.135       R4C7D.Q1 to       R4C8B.D1 reureg/LengthWritten_7
CTOF_DEL    ---     0.101       R4C8B.D1 to       R4C8B.F1 reureg/SLICE_125
ROUTE         1     0.056       R4C8B.F1 to       R4C8B.C0 reureg/Length_7__N_440
CTOF_DEL    ---     0.101       R4C8B.C0 to       R4C8B.F0 reureg/SLICE_125
ROUTE         1     0.000       R4C8B.F0 to      R4C8B.DI0 reureg/Length_7__N_439 (to PHI2_c)
                  --------
                    0.526   (63.7% logic, 36.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C7D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C8B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/SetFault_119  (from PHI2_c -)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               0.568ns  (41.2% logic, 58.8% route), 2 logic levels.

 Constraint Details:

      0.568ns physical path delay dmaseq/SLICE_79 to SLICE_47 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.581ns

 Physical Path Details:

      Data path dmaseq/SLICE_79 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5B.CLK to       R4C5B.Q0 dmaseq/SLICE_79 (from PHI2_c)
ROUTE         5     0.334       R4C5B.Q0 to       R4C6B.A0 SetFault
CTOF_DEL    ---     0.101       R4C6B.A0 to       R4C6B.F0 SLICE_47
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n3773 (to PHI2_c)
                  --------
                    0.568   (41.2% logic, 58.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        81     0.646       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |            -|            -|   2  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 81
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 28
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15414 paths, 2 nets, and 1103 connections (63.57% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
