# 10-gigabit-ethernet-mac-verification
Verification of a 10 Gigabit Ethernet MAC using a SystemVerilog OOP Testbench

This SystemVerilog OOP testbench verifies a 10 Gigabit Ethernet MAC that is written in Verilog RTL. The code for the RTL can be found at https://opencores.org/project,xge_mac.

Place the source code in the folders called in sim/runsim. Compile the code using Synopsys VCS.
