module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h309):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire0;
  input wire signed [(5'h15):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire [(5'h15):(1'h0)] wire3;
  input wire signed [(4'hc):(1'h0)] wire4;
  wire [(4'hc):(1'h0)] wire120;
  wire [(4'h9):(1'h0)] wire123;
  wire [(4'he):(1'h0)] wire124;
  wire [(4'h9):(1'h0)] wire125;
  wire [(4'hd):(1'h0)] wire126;
  wire [(4'hc):(1'h0)] wire127;
  wire signed [(3'h6):(1'h0)] wire153;
  wire [(5'h11):(1'h0)] wire154;
  wire signed [(4'h9):(1'h0)] wire170;
  wire signed [(5'h13):(1'h0)] wire172;
  wire [(4'h8):(1'h0)] wire181;
  wire signed [(4'hf):(1'h0)] wire196;
  wire signed [(4'hc):(1'h0)] wire197;
  wire signed [(3'h5):(1'h0)] wire198;
  wire [(4'he):(1'h0)] wire199;
  reg signed [(4'hc):(1'h0)] reg195 = (1'h0);
  reg [(5'h12):(1'h0)] reg194 = (1'h0);
  reg [(4'hd):(1'h0)] reg193 = (1'h0);
  reg [(4'hc):(1'h0)] reg192 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg191 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg190 = (1'h0);
  reg [(4'he):(1'h0)] reg189 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg188 = (1'h0);
  reg [(3'h4):(1'h0)] reg187 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg186 = (1'h0);
  reg [(3'h5):(1'h0)] reg185 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg184 = (1'h0);
  reg [(4'h9):(1'h0)] reg183 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg182 = (1'h0);
  reg [(5'h11):(1'h0)] reg180 = (1'h0);
  reg [(3'h5):(1'h0)] reg179 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg178 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg177 = (1'h0);
  reg [(4'hb):(1'h0)] reg176 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg175 = (1'h0);
  reg [(4'hd):(1'h0)] reg174 = (1'h0);
  reg [(5'h12):(1'h0)] reg173 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg152 = (1'h0);
  reg [(5'h12):(1'h0)] reg151 = (1'h0);
  reg [(4'ha):(1'h0)] reg150 = (1'h0);
  reg [(4'h8):(1'h0)] reg149 = (1'h0);
  reg [(4'hc):(1'h0)] reg148 = (1'h0);
  reg [(3'h6):(1'h0)] reg147 = (1'h0);
  reg [(5'h11):(1'h0)] reg146 = (1'h0);
  reg [(3'h4):(1'h0)] reg145 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg144 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg143 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg142 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg141 = (1'h0);
  reg [(4'hf):(1'h0)] reg140 = (1'h0);
  reg [(4'h9):(1'h0)] reg139 = (1'h0);
  reg [(4'hf):(1'h0)] reg138 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg137 = (1'h0);
  reg [(3'h5):(1'h0)] reg136 = (1'h0);
  reg [(4'hc):(1'h0)] reg135 = (1'h0);
  reg [(5'h14):(1'h0)] reg134 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg133 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg132 = (1'h0);
  reg [(4'hb):(1'h0)] reg131 = (1'h0);
  reg [(5'h11):(1'h0)] reg130 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg129 = (1'h0);
  reg [(5'h14):(1'h0)] reg128 = (1'h0);
  reg [(4'hb):(1'h0)] reg122 = (1'h0);
  assign y = {wire120,
                 wire123,
                 wire124,
                 wire125,
                 wire126,
                 wire127,
                 wire153,
                 wire154,
                 wire170,
                 wire172,
                 wire181,
                 wire196,
                 wire197,
                 wire198,
                 wire199,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg122,
                 (1'h0)};
  module5 #() modinst121 (.wire9(wire2), .wire7(wire0), .clk(clk), .y(wire120), .wire6(wire4), .wire8(wire3));
  always
    @(posedge clk) begin
      reg122 <= ((wire0[(3'h6):(1'h0)] ? wire2 : (8'ha5)) ?
          (^wire0) : $signed(wire0));
    end
  assign wire123 = {$unsigned((wire120[(1'h1):(1'h1)] || (~(|(8'ha9)))))};
  assign wire124 = ((wire3[(4'ha):(4'h9)] >= ((((8'hbd) - wire3) * (wire4 >> wire1)) >= $signed((wire120 | (8'hab))))) && ($unsigned(wire2[(3'h5):(1'h1)]) ?
                       ((((8'hbc) ? wire4 : wire3) ?
                               $unsigned(wire4) : {wire120, wire1}) ?
                           $unsigned(wire3[(4'h8):(2'h2)]) : ((^wire123) ?
                               (wire123 > wire0) : (~^wire1))) : $signed($unsigned(wire1[(4'hc):(3'h5)]))));
  assign wire125 = $signed((~&(^~(+(wire120 ? wire2 : (7'h40))))));
  assign wire126 = ((~|wire124[(4'h8):(3'h6)]) ?
                       wire3[(3'h5):(1'h1)] : ($unsigned(wire123) << {(8'ha7),
                           $unsigned(wire3)}));
  assign wire127 = $signed($signed(wire0[(4'he):(4'hc)]));
  always
    @(posedge clk) begin
      reg128 <= $signed($signed((^$unsigned(wire126[(4'ha):(4'ha)]))));
      if ((^{wire123[(2'h2):(1'h0)]}))
        begin
          reg129 <= ((^reg122[(2'h3):(2'h2)]) - $unsigned((^~wire120)));
          reg130 <= wire127;
        end
      else
        begin
          if ((($signed(((~wire4) ?
                  ((8'h9c) ? wire125 : reg128) : (wire2 ? wire4 : reg129))) ?
              $signed((^~{wire126,
                  reg128})) : $unsigned($unsigned(((8'hb2) <= reg129)))) - (8'ha1)))
            begin
              reg129 <= $unsigned(reg130[(2'h3):(1'h0)]);
            end
          else
            begin
              reg129 <= reg128;
              reg130 <= wire125;
              reg131 <= $signed({wire0[(5'h10):(4'hd)],
                  $unsigned((wire125[(3'h5):(2'h3)] ? {wire0} : (^~wire120)))});
              reg132 <= $signed((wire3[(2'h2):(1'h0)] << (($unsigned(wire1) & (wire120 ?
                  reg128 : reg128)) != reg128)));
            end
          if (reg132)
            begin
              reg133 <= (7'h44);
              reg134 <= $unsigned($signed((wire4 ?
                  $signed((|wire120)) : (reg129[(5'h12):(1'h0)] ?
                      wire124 : (~wire4)))));
              reg135 <= {reg130[(2'h3):(1'h1)]};
              reg136 <= wire123;
              reg137 <= wire2;
            end
          else
            begin
              reg133 <= $unsigned($unsigned((((~(8'hb3)) ?
                      (reg134 != wire4) : $signed(wire120)) ?
                  $unsigned((reg135 ? reg134 : reg137)) : ((^~reg128) ?
                      reg137 : (^wire124)))));
              reg134 <= $signed({(reg129 ?
                      $unsigned(wire123[(4'h9):(2'h3)]) : $unsigned((wire125 >= (8'ha5)))),
                  $signed(wire124)});
              reg135 <= (~&(+(~|reg137)));
              reg136 <= wire1;
            end
          reg138 <= (((wire120 == ($signed(reg129) ^ reg135)) ?
                  {reg137[(2'h3):(2'h3)],
                      ((&(8'hb8)) > $signed((8'hbd)))} : (wire126 && wire4[(3'h6):(2'h3)])) ?
              ((reg122 ^ $signed({reg131})) ?
                  ((+$unsigned((8'h9c))) << ($signed(reg136) & $unsigned(wire1))) : wire126[(2'h3):(2'h2)]) : $signed(($unsigned((reg137 <= reg129)) & ((wire125 >> wire3) ?
                  wire0[(4'ha):(1'h1)] : (-wire123)))));
          reg139 <= (|(8'hb3));
        end
    end
  always
    @(posedge clk) begin
      reg140 <= (((-reg129[(1'h1):(1'h0)]) | $signed((reg130 ?
              (reg135 ? wire123 : reg129) : {reg131, reg139}))) ?
          wire4[(3'h7):(3'h6)] : wire120);
      reg141 <= (8'hb0);
      reg142 <= reg128[(4'hd):(3'h6)];
      if (wire123[(1'h1):(1'h0)])
        begin
          reg143 <= (~^wire126);
          reg144 <= (wire126 << wire4[(2'h3):(2'h2)]);
          reg145 <= wire3;
          reg146 <= ((wire126 ?
              {$unsigned((wire3 ? reg142 : reg135)),
                  ((wire125 ? (8'hbe) : reg135) ?
                      wire123 : (^reg129))} : $unsigned(reg141[(5'h12):(1'h1)])) && (($signed((reg138 ?
                  wire4 : (8'hb8))) ?
              ((reg131 || reg141) ?
                  $unsigned(wire4) : $signed(reg140)) : wire0[(4'hb):(3'h4)]) && (^~(~$unsigned(wire126)))));
          if ($unsigned(((~&(wire123 ? (8'hb6) : reg141)) ?
              {(~^(reg131 ? reg129 : reg122)),
                  wire124} : $unsigned($signed(reg145)))))
            begin
              reg147 <= (!(8'hb5));
            end
          else
            begin
              reg147 <= {(|$signed($unsigned((~^wire123))))};
            end
        end
      else
        begin
          if (reg137)
            begin
              reg143 <= (wire123 ?
                  (~^wire126[(4'hb):(4'hb)]) : (wire0 ?
                      {(reg132 + (~|reg143)),
                          wire0} : $unsigned((&$signed(wire123)))));
            end
          else
            begin
              reg143 <= $signed({({((8'hba) ? wire1 : reg145),
                      (~(8'hae))} - $signed(reg146)),
                  wire4});
              reg144 <= wire125;
              reg145 <= reg144;
              reg146 <= reg137;
              reg147 <= wire4;
            end
          reg148 <= {reg137,
              (~&($signed((reg131 & reg130)) ?
                  $signed($signed(reg145)) : $unsigned((reg132 ?
                      (8'hbb) : (8'ha0)))))};
          reg149 <= $signed({(~|reg138[(2'h2):(1'h1)])});
          reg150 <= (reg148 - $signed($signed(wire4)));
          reg151 <= $unsigned($signed(wire127));
        end
      reg152 <= $unsigned(reg135);
    end
  assign wire153 = {$signed($signed($unsigned($unsigned((8'haa))))),
                       $unsigned(reg143)};
  assign wire154 = (8'ha9);
  module155 #() modinst171 (.wire159(wire3), .clk(clk), .wire158(reg151), .wire156(reg152), .wire157(wire123), .y(wire170));
  assign wire172 = wire153[(2'h3):(2'h3)];
  always
    @(posedge clk) begin
      if ({reg140,
          (reg148[(4'h8):(2'h3)] + (wire172[(3'h7):(3'h6)] - reg133[(2'h3):(1'h0)]))})
        begin
          if ((((&reg142[(4'hd):(3'h7)]) ? reg132 : reg142) ?
              {(reg144 ?
                      wire0[(4'ha):(1'h1)] : {$unsigned((8'hae))})} : wire124))
            begin
              reg173 <= reg143;
              reg174 <= $unsigned(reg145[(1'h1):(1'h0)]);
              reg175 <= $signed($unsigned(($signed(reg151) ?
                  (wire172 ?
                      $signed(reg140) : reg150[(1'h0):(1'h0)]) : ($signed(wire124) ?
                      reg151[(4'he):(4'hc)] : $unsigned(reg122)))));
            end
          else
            begin
              reg173 <= ((((8'hb5) ?
                      $unsigned(wire126[(4'hd):(2'h2)]) : reg150[(3'h7):(3'h7)]) <<< wire127[(2'h2):(1'h1)]) ?
                  $unsigned($unsigned((&((8'hab) ?
                      reg144 : reg174)))) : reg140[(1'h1):(1'h0)]);
              reg174 <= (~^((!(^~reg141[(4'he):(1'h1)])) ?
                  reg135 : (wire154[(4'hb):(3'h5)] >= wire125)));
              reg175 <= {$signed($signed(((reg148 | (8'had)) ?
                      (+reg139) : $signed((8'hb0))))),
                  {reg140}};
            end
        end
      else
        begin
          reg173 <= wire1[(3'h5):(1'h1)];
          reg174 <= $unsigned($unsigned(wire124));
          if (wire2[(5'h10):(3'h6)])
            begin
              reg175 <= reg131[(4'hb):(4'h9)];
              reg176 <= ({reg147} ^ (-(^~(^~(reg133 ^~ wire153)))));
              reg177 <= (reg144 >= ($signed((reg137 == {reg132, reg142})) ?
                  (reg141[(5'h13):(1'h0)] - (&wire126[(3'h7):(3'h7)])) : ($signed(((8'haa) ?
                      reg128 : wire170)) * $unsigned($signed(reg173)))));
            end
          else
            begin
              reg175 <= {reg175};
              reg176 <= $unsigned($unsigned($signed(reg176)));
              reg177 <= (!(^{($unsigned(wire3) + $unsigned(reg136)),
                  $unsigned(wire3)}));
              reg178 <= ((reg177 == {({reg141} >= reg148),
                      (|$unsigned(reg175))}) ?
                  reg144[(4'hc):(4'hc)] : (~|reg147[(3'h4):(1'h0)]));
            end
          reg179 <= (^~(|($unsigned($signed(reg146)) >>> (~&(8'ha8)))));
          reg180 <= wire125[(3'h5):(3'h4)];
        end
    end
  assign wire181 = reg133[(4'hb):(1'h1)];
  always
    @(posedge clk) begin
      if ((~^reg179[(2'h2):(2'h2)]))
        begin
          reg182 <= reg129;
          reg183 <= ($unsigned(((~$signed(wire125)) == (^(reg148 ?
                  (8'ha0) : reg182)))) ?
              (8'hbf) : (wire123 ?
                  reg173 : ($unsigned(reg152[(2'h2):(1'h0)]) ?
                      (8'ha3) : $unsigned(wire124[(3'h4):(3'h4)]))));
          reg184 <= reg133;
        end
      else
        begin
          reg182 <= reg134;
          reg183 <= (+reg142[(4'hd):(4'hc)]);
        end
      if ((((|wire124[(4'hd):(1'h0)]) ?
          ($signed((~&wire123)) ?
              reg130 : wire120) : (8'hb0)) & $signed((^~$signed(((8'haf) ?
          reg179 : reg144))))))
        begin
          if ({wire126[(4'h9):(1'h1)]})
            begin
              reg185 <= $signed((reg146 ?
                  reg174 : ((^reg184) ?
                      ((reg177 ?
                          wire0 : wire124) + wire124[(4'ha):(3'h4)]) : reg136)));
              reg186 <= (reg177[(2'h2):(1'h0)] ?
                  ((reg136 ? (wire0[(4'hb):(4'h9)] >= (~reg129)) : reg149) ?
                      {$unsigned((~^reg147))} : wire126[(4'h9):(3'h5)]) : (((^(reg180 || reg151)) ?
                      reg147[(2'h2):(1'h0)] : reg183) ^ {reg150}));
              reg187 <= (~&(|(~^reg145)));
            end
          else
            begin
              reg185 <= {$signed((~|({wire154} & $unsigned(reg173)))), (7'h40)};
              reg186 <= ((!(^wire181)) ~^ wire153[(1'h1):(1'h0)]);
              reg187 <= (&wire126);
              reg188 <= ($signed((reg136 >> (reg173 >> wire154[(4'hd):(3'h4)]))) + $signed($signed($unsigned(wire154[(4'hf):(3'h6)]))));
              reg189 <= $signed(reg187);
            end
        end
      else
        begin
          reg185 <= (^~reg137[(1'h0):(1'h0)]);
          if (($unsigned($unsigned((-$unsigned(reg186)))) ?
              reg143[(4'ha):(2'h3)] : $unsigned((^~{(^(8'haf)),
                  $signed(reg137)}))))
            begin
              reg186 <= (~^$unsigned((-(wire124[(1'h0):(1'h0)] ^~ $unsigned(reg137)))));
            end
          else
            begin
              reg186 <= ({$signed($signed((reg132 << reg142))), reg148} ?
                  wire153[(1'h0):(1'h0)] : (!reg150));
              reg187 <= ((+$signed(((+(8'hbf)) ?
                  (|reg134) : $unsigned(reg182)))) < reg186);
              reg188 <= ({($unsigned({reg145}) - (7'h40)), reg142} ?
                  {$unsigned((&wire4[(2'h3):(1'h0)]))} : {$signed({$signed(reg182),
                          ((8'ha0) >>> reg186)})});
              reg189 <= (~&{reg187});
              reg190 <= (reg180[(4'hf):(4'ha)] && $unsigned({$unsigned((reg141 != wire4)),
                  $unsigned((reg128 | reg145))}));
            end
          reg191 <= $unsigned((reg141[(5'h11):(3'h4)] * reg189[(3'h7):(2'h2)]));
          if (reg184)
            begin
              reg192 <= reg189;
            end
          else
            begin
              reg192 <= $signed($signed({reg148[(3'h7):(2'h2)],
                  ((reg176 != reg182) ?
                      wire172[(5'h13):(5'h13)] : reg152[(3'h7):(3'h5)])}));
              reg193 <= reg141[(4'hd):(4'hb)];
              reg194 <= {$signed(reg132[(3'h7):(1'h0)])};
              reg195 <= reg143;
            end
        end
    end
  assign wire196 = (!wire154);
  assign wire197 = (^~reg143);
  assign wire198 = $signed($signed({$signed(wire2),
                       (reg191[(2'h2):(2'h2)] ?
                           $unsigned(reg122) : (-reg174))}));
  module14 #() modinst200 (wire199, clk, reg130, reg190, wire181, reg138, reg122);
endmodule

module module155
#(parameter param168 = ((((^~((8'hb5) > (8'hae))) ? ({(8'hae)} & (~|(7'h40))) : (((8'hac) ^~ (8'hbc)) ? {(8'ha8)} : ((8'hab) ? (8'hae) : (8'hb5)))) ? ((8'h9f) <<< (((8'h9d) - (8'hb7)) ? (+(8'ha7)) : (^~(8'hb2)))) : ({{(8'ha3)}} ? {((8'hbf) ? (8'ha7) : (8'h9c))} : {{(7'h44), (8'ha9)}})) << (~|(~&(^((8'hbb) ? (8'hb2) : (8'ha1)))))), 
parameter param169 = (~|param168))
(y, clk, wire159, wire158, wire157, wire156);
  output wire [(32'h6e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire159;
  input wire [(5'h12):(1'h0)] wire158;
  input wire [(3'h5):(1'h0)] wire157;
  input wire signed [(4'h9):(1'h0)] wire156;
  wire [(5'h11):(1'h0)] wire167;
  wire [(5'h13):(1'h0)] wire166;
  wire signed [(2'h3):(1'h0)] wire165;
  wire signed [(5'h10):(1'h0)] wire164;
  wire signed [(5'h10):(1'h0)] wire163;
  wire signed [(5'h15):(1'h0)] wire161;
  wire signed [(2'h2):(1'h0)] wire160;
  reg signed [(4'hf):(1'h0)] reg162 = (1'h0);
  assign y = {wire167,
                 wire166,
                 wire165,
                 wire164,
                 wire163,
                 wire161,
                 wire160,
                 reg162,
                 (1'h0)};
  assign wire160 = wire158;
  assign wire161 = {($signed(((wire157 <= (8'ha0)) ?
                               $signed((8'hae)) : wire158[(1'h1):(1'h1)])) ?
                           $unsigned(wire159) : $signed(wire157[(2'h2):(2'h2)])),
                       ((~&(8'ha3)) <= $unsigned((wire160[(1'h0):(1'h0)] + $unsigned(wire159))))};
  always
    @(posedge clk) begin
      reg162 <= $unsigned(wire157[(2'h3):(2'h2)]);
    end
  assign wire163 = {(-{$unsigned(wire158), $unsigned(wire161[(4'h9):(1'h1)])})};
  assign wire164 = (~((8'hab) >>> $signed((8'hac))));
  assign wire165 = (|(^$unsigned(wire164[(4'hb):(4'ha)])));
  assign wire166 = wire164[(3'h6):(3'h4)];
  assign wire167 = {$signed((~^wire156))};
endmodule

module module5
#(parameter param119 = (8'hb2))
(y, clk, wire6, wire7, wire8, wire9);
  output wire [(32'h17c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire6;
  input wire signed [(5'h11):(1'h0)] wire7;
  input wire [(4'h8):(1'h0)] wire8;
  input wire [(5'h15):(1'h0)] wire9;
  wire signed [(4'hf):(1'h0)] wire118;
  wire signed [(5'h15):(1'h0)] wire59;
  wire [(3'h6):(1'h0)] wire45;
  wire [(3'h5):(1'h0)] wire44;
  wire [(5'h15):(1'h0)] wire43;
  wire [(4'hd):(1'h0)] wire10;
  wire signed [(2'h3):(1'h0)] wire41;
  wire [(4'hb):(1'h0)] wire61;
  wire signed [(4'hf):(1'h0)] wire62;
  wire [(4'ha):(1'h0)] wire80;
  wire signed [(3'h4):(1'h0)] wire114;
  reg [(4'hf):(1'h0)] reg117 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg116 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg78 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg77 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg76 = (1'h0);
  reg [(4'h9):(1'h0)] reg75 = (1'h0);
  reg [(2'h2):(1'h0)] reg74 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg73 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg72 = (1'h0);
  reg [(4'hc):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg70 = (1'h0);
  reg [(5'h11):(1'h0)] reg69 = (1'h0);
  reg [(5'h14):(1'h0)] reg68 = (1'h0);
  reg signed [(4'he):(1'h0)] reg67 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg66 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg65 = (1'h0);
  reg [(4'hb):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg63 = (1'h0);
  reg [(4'hf):(1'h0)] reg13 = (1'h0);
  reg [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(4'he):(1'h0)] reg11 = (1'h0);
  assign y = {wire118,
                 wire59,
                 wire45,
                 wire44,
                 wire43,
                 wire10,
                 wire41,
                 wire61,
                 wire62,
                 wire80,
                 wire114,
                 reg117,
                 reg116,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg13,
                 reg12,
                 reg11,
                 (1'h0)};
  assign wire10 = (wire9[(5'h10):(1'h1)] >> $unsigned((~((~^wire8) && (wire7 ?
                      wire8 : wire8)))));
  always
    @(posedge clk) begin
      reg11 <= $signed($unsigned($unsigned(($unsigned(wire7) ^ {wire9}))));
    end
  always
    @(posedge clk) begin
      reg12 <= $signed(wire6);
      reg13 <= $signed(wire10[(4'h9):(3'h4)]);
    end
  module14 #() modinst42 (wire41, clk, wire7, wire9, wire8, reg13, reg12);
  assign wire43 = (~$signed((+wire8[(1'h1):(1'h1)])));
  assign wire44 = wire7[(3'h4):(2'h2)];
  assign wire45 = reg13;
  module46 #() modinst60 (.clk(clk), .wire51(wire6), .wire50(reg13), .wire49(wire7), .wire47(reg12), .y(wire59), .wire48(wire41));
  assign wire61 = reg12[(3'h6):(1'h0)];
  assign wire62 = ($unsigned(($unsigned(reg12) & ((~reg12) ?
                          wire6 : {wire44, (8'h9d)}))) ?
                      (($unsigned(wire41) ?
                          {$unsigned(wire41),
                              $unsigned((8'ha8))} : (~&$unsigned(wire8))) ^~ ($unsigned((~|wire61)) <= ((wire10 >= wire7) ?
                          (wire45 ~^ wire43) : wire43[(4'hf):(4'h9)]))) : (&wire7));
  always
    @(posedge clk) begin
      reg63 <= (~(~^$signed((+reg12[(1'h1):(1'h0)]))));
      reg64 <= {{$signed($signed(wire44[(1'h1):(1'h0)])), (reg63 >= wire45)},
          wire41[(1'h0):(1'h0)]};
      reg65 <= $signed(reg12[(3'h4):(2'h3)]);
    end
  always
    @(posedge clk) begin
      if (reg65)
        begin
          reg66 <= {(wire41[(2'h3):(2'h2)] ? wire45[(2'h2):(1'h0)] : reg12),
              (((^~reg13[(3'h4):(1'h0)]) ?
                  (reg11 != $unsigned((8'haa))) : (~$unsigned((8'haf)))) << (7'h41))};
          reg67 <= (&(((~(!reg66)) <= $unsigned((reg66 | wire43))) > $unsigned(wire43)));
          reg68 <= $signed(((reg11 << (reg11 ?
              reg67[(3'h4):(1'h1)] : (-reg12))) == {(8'ha7)}));
          reg69 <= (&wire41[(1'h1):(1'h0)]);
          if (wire41)
            begin
              reg70 <= wire61;
              reg71 <= $signed((reg66[(3'h6):(3'h5)] + ($signed((wire8 ?
                      reg12 : reg65)) ?
                  (wire61 + wire43) : ($unsigned(wire61) >> wire7[(3'h4):(1'h0)]))));
              reg72 <= ((~^(~&(^~(wire62 ? reg63 : reg65)))) ?
                  $unsigned((^((wire8 ?
                      reg65 : reg12) == (8'hbd)))) : (^~reg13));
            end
          else
            begin
              reg70 <= reg65;
              reg71 <= ($unsigned({(|wire44)}) << wire41);
            end
        end
      else
        begin
          reg66 <= (~reg13);
          if ($signed(((($unsigned(reg71) <= $unsigned(wire10)) ?
              wire41 : ({reg12} << wire7[(4'h9):(3'h4)])) > $signed((!wire9)))))
            begin
              reg67 <= $signed((((!$signed(wire7)) ?
                      (-(reg69 ? wire10 : reg67)) : ({wire6,
                          wire9} >>> {wire59})) ?
                  $signed(reg13) : wire59));
              reg68 <= ((reg69[(1'h1):(1'h0)] << wire61) ?
                  $unsigned($signed((wire43[(5'h11):(3'h7)] ?
                      (reg68 > reg71) : $unsigned(reg66)))) : (~|$unsigned((~reg71))));
              reg69 <= (wire41 ?
                  (~&$unsigned($signed($signed(reg12)))) : reg11);
              reg70 <= (reg11 || ({(reg71[(3'h7):(2'h2)] == {wire59, wire41}),
                  (reg69 ? wire7 : $unsigned(wire41))} <= wire7));
            end
          else
            begin
              reg67 <= wire6[(4'h8):(3'h6)];
              reg68 <= {{wire43[(4'hb):(4'ha)]}};
              reg69 <= {{($signed((reg69 ?
                          reg11 : reg12)) == $unsigned($unsigned(wire44))),
                      wire59},
                  ((reg68 ?
                      (-wire44[(3'h4):(2'h2)]) : (((8'h9c) ? reg12 : reg63) ?
                          reg63 : $signed((8'hbc)))) <<< (^~wire59[(3'h4):(1'h0)]))};
              reg70 <= (reg12 | $signed(((~&$signed(reg69)) ?
                  wire8[(1'h0):(1'h0)] : (&reg12))));
            end
          if ((~&((reg68[(5'h11):(1'h1)] >= (wire43 ?
                  $signed(reg69) : {reg69, reg64})) ?
              $unsigned(reg66) : (wire7[(3'h5):(3'h4)] ?
                  wire9 : $unsigned(wire8)))))
            begin
              reg71 <= (wire8[(1'h0):(1'h0)] ?
                  reg72 : (~|{$signed({wire7, reg63})}));
              reg72 <= ((^~$unsigned($unsigned((8'ha9)))) >>> ($signed($unsigned((wire62 ?
                  reg13 : (8'h9d)))) > (reg63[(3'h4):(2'h3)] != $signed($signed(reg66)))));
              reg73 <= wire10[(4'ha):(2'h3)];
            end
          else
            begin
              reg71 <= ((8'hae) ?
                  (|($signed((wire7 == reg63)) >= $signed(reg72))) : (|$signed({(wire45 >> reg12)})));
              reg72 <= ($unsigned(reg12) ^~ (reg68 ^ (((^~wire44) >> (+reg72)) ?
                  reg65[(3'h4):(1'h1)] : (7'h44))));
              reg73 <= (|(+$signed(((8'ha4) < ((8'hba) ? wire41 : reg68)))));
              reg74 <= $unsigned((wire45 ?
                  reg66 : $signed($signed((reg64 - reg11)))));
            end
          reg75 <= $signed(wire62[(3'h6):(1'h0)]);
          if (($unsigned(wire6[(3'h7):(3'h5)]) ?
              (+$signed(reg64)) : wire59[(2'h2):(1'h1)]))
            begin
              reg76 <= reg11;
              reg77 <= wire61;
            end
          else
            begin
              reg76 <= ((!wire8[(3'h7):(3'h7)]) ?
                  $unsigned($signed(($unsigned(wire44) ?
                      (8'hb2) : reg63[(4'hb):(3'h5)]))) : (-$signed(reg11)));
              reg77 <= wire9[(5'h14):(5'h10)];
            end
        end
      reg78 <= reg73[(3'h4):(2'h3)];
      reg79 <= $unsigned(($unsigned(reg69) ?
          wire62[(4'hc):(3'h7)] : reg73[(3'h7):(2'h2)]));
    end
  assign wire80 = wire44[(2'h2):(2'h2)];
  module81 #() modinst115 (wire114, clk, wire45, reg74, wire59, wire9, reg78);
  always
    @(posedge clk) begin
      if ((((8'hba) || reg63[(2'h2):(2'h2)]) ?
          $unsigned(reg13[(4'h9):(3'h7)]) : ($signed(($unsigned(reg72) ?
                  $signed((8'h9c)) : $unsigned(reg71))) ?
              reg66[(4'he):(4'hd)] : (!($unsigned(reg66) == {reg11, reg67})))))
        begin
          reg116 <= (^~reg73);
        end
      else
        begin
          reg116 <= reg116[(2'h3):(1'h0)];
        end
      reg117 <= (-($unsigned($unsigned($unsigned(reg72))) << wire8));
    end
  assign wire118 = (-$unsigned(reg78));
endmodule

module module81
#(parameter param112 = (((&(((8'haf) ? (8'hb0) : (8'ha4)) ? ((8'hb2) ^~ (8'hac)) : ((8'hb8) ? (7'h43) : (8'hbb)))) < (~|(8'hb1))) ? ({{(~^(7'h41)), ((8'h9d) >> (8'had))}} >= (((^~(8'haa)) ? ((7'h43) ? (8'hb8) : (8'ha5)) : ((8'ha5) | (7'h41))) & (((8'ha4) ^ (8'hb7)) * ((8'hb7) ? (8'ha3) : (8'ha1))))) : (^(((~&(8'h9d)) && ((8'ha2) ? (8'hbb) : (8'hbc))) ? (!((7'h41) ? (7'h40) : (8'hb4))) : (((8'hb0) ^ (8'hb4)) ? {(8'hbb), (8'ha4)} : ((8'hae) ? (7'h41) : (8'hbc)))))), 
parameter param113 = ((~|{param112}) ? (((param112 != (param112 | param112)) <= ({(8'hb4)} ? (-param112) : param112)) ? (-param112) : (((param112 + param112) ^ (|param112)) ? (^~(~param112)) : (param112 ? (param112 ? param112 : param112) : (~|param112)))) : ((8'ha8) ? param112 : (((param112 | param112) ? ((7'h41) > param112) : {param112}) ? ((param112 >= (8'hac)) ? {param112} : (param112 ? (8'hb6) : param112)) : (8'hb1)))))
(y, clk, wire86, wire85, wire84, wire83, wire82);
  output wire [(32'h10b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire86;
  input wire signed [(2'h2):(1'h0)] wire85;
  input wire [(4'he):(1'h0)] wire84;
  input wire [(5'h12):(1'h0)] wire83;
  input wire [(4'hb):(1'h0)] wire82;
  wire [(2'h3):(1'h0)] wire111;
  wire signed [(4'hb):(1'h0)] wire110;
  wire signed [(4'ha):(1'h0)] wire109;
  wire signed [(5'h10):(1'h0)] wire108;
  wire [(2'h3):(1'h0)] wire107;
  wire signed [(4'h8):(1'h0)] wire106;
  wire [(5'h11):(1'h0)] wire105;
  wire [(2'h2):(1'h0)] wire104;
  wire signed [(4'hd):(1'h0)] wire103;
  wire [(4'hc):(1'h0)] wire88;
  wire signed [(4'hd):(1'h0)] wire87;
  reg [(5'h10):(1'h0)] reg102 = (1'h0);
  reg [(4'hb):(1'h0)] reg101 = (1'h0);
  reg [(3'h4):(1'h0)] reg100 = (1'h0);
  reg [(4'he):(1'h0)] reg99 = (1'h0);
  reg [(5'h13):(1'h0)] reg98 = (1'h0);
  reg signed [(4'he):(1'h0)] reg97 = (1'h0);
  reg [(4'h8):(1'h0)] reg96 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg95 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg94 = (1'h0);
  reg [(4'hd):(1'h0)] reg93 = (1'h0);
  reg [(4'h8):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg91 = (1'h0);
  reg [(3'h6):(1'h0)] reg90 = (1'h0);
  reg [(4'he):(1'h0)] reg89 = (1'h0);
  assign y = {wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire107,
                 wire106,
                 wire105,
                 wire104,
                 wire103,
                 wire88,
                 wire87,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 (1'h0)};
  assign wire87 = {$signed((^~{((8'ha7) ? wire82 : wire82)}))};
  assign wire88 = wire84;
  always
    @(posedge clk) begin
      reg89 <= (&$signed((wire87 ? wire88 : (~|wire82[(1'h1):(1'h0)]))));
      reg90 <= ({wire82[(1'h1):(1'h0)],
          ((7'h40) << $signed(wire88))} == {reg89});
      reg91 <= ((-reg89) ?
          $signed(wire82) : $signed($unsigned((((7'h40) ?
              (8'hb9) : wire86) >= (~(8'had))))));
      reg92 <= reg90;
      reg93 <= (~$unsigned((!((reg92 ? reg90 : wire86) ?
          $signed(wire87) : reg92))));
    end
  always
    @(posedge clk) begin
      reg94 <= (reg93[(2'h3):(2'h3)] & ({(|{(8'haa), wire87}),
          wire86[(2'h2):(1'h0)]} - reg89));
      reg95 <= (^(wire87[(3'h5):(2'h2)] ^~ wire86));
      reg96 <= reg94;
      reg97 <= $unsigned((~&(reg96 ?
          $signed(reg91[(1'h0):(1'h0)]) : $unsigned(((8'ha7) ?
              wire83 : wire82)))));
      if ((~^(~^wire87[(1'h0):(1'h0)])))
        begin
          reg98 <= ($unsigned($signed({$unsigned((8'hb9)),
              (wire84 ? wire88 : reg95)})) <= (+$unsigned(({wire84,
              wire82} ^~ (!reg94)))));
        end
      else
        begin
          reg98 <= ($signed($signed(wire87[(4'hb):(4'ha)])) ?
              ((|wire83) ^~ reg94) : (wire85[(1'h0):(1'h0)] ?
                  (((reg93 > (8'hac)) ? {reg97, reg90} : {reg90}) ?
                      wire84[(1'h1):(1'h0)] : $signed($signed(wire83))) : reg98));
          reg99 <= $unsigned(((!($signed(wire83) ?
                  (wire88 && wire85) : wire83)) ?
              wire86 : reg94[(3'h4):(1'h1)]));
          reg100 <= (reg93[(3'h5):(2'h3)] - ($signed((8'hb7)) ?
              (+wire83[(3'h7):(3'h5)]) : $signed((!wire85))));
          reg101 <= $unsigned($signed($signed(($unsigned(reg91) ?
              (reg98 >>> reg95) : (wire87 ? reg94 : wire85)))));
          reg102 <= wire88[(1'h0):(1'h0)];
        end
    end
  assign wire103 = ($unsigned(reg89[(3'h7):(2'h3)]) <<< $signed(wire88));
  assign wire104 = (~$unsigned((^(reg94[(3'h5):(3'h4)] > reg99[(3'h7):(3'h6)]))));
  assign wire105 = reg91;
  assign wire106 = wire85[(1'h0):(1'h0)];
  assign wire107 = reg93;
  assign wire108 = (^~($signed($signed((^reg97))) || (!reg101[(4'ha):(4'h8)])));
  assign wire109 = wire85[(1'h1):(1'h1)];
  assign wire110 = wire105;
  assign wire111 = $unsigned(reg92);
endmodule

module module46
#(parameter param57 = {((({(8'h9c), (8'ha1)} ~^ ((8'haf) ? (8'h9e) : (8'hbc))) ? ((8'hb9) ? (-(8'ha2)) : ((8'had) ? (8'ha9) : (8'hba))) : (~^{(8'h9f)})) ? ((~^(^(8'h9e))) << (!((8'h9d) >= (8'haf)))) : (-(!((8'hbe) ? (8'hac) : (8'hb2)))))}, 
parameter param58 = {(|(param57 << (param57 >> (param57 || param57))))})
(y, clk, wire51, wire50, wire49, wire48, wire47);
  output wire [(32'h39):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire51;
  input wire [(4'h9):(1'h0)] wire50;
  input wire signed [(4'he):(1'h0)] wire49;
  input wire signed [(2'h2):(1'h0)] wire48;
  input wire [(3'h5):(1'h0)] wire47;
  wire [(4'h9):(1'h0)] wire56;
  wire signed [(4'h8):(1'h0)] wire55;
  wire signed [(5'h11):(1'h0)] wire54;
  wire signed [(4'hb):(1'h0)] wire53;
  wire signed [(4'hb):(1'h0)] wire52;
  assign y = {wire56, wire55, wire54, wire53, wire52, (1'h0)};
  assign wire52 = $signed(((~((|wire48) ?
                      wire51[(4'h9):(3'h4)] : wire51)) * (+wire47)));
  assign wire53 = (|$signed((wire52 + wire52[(2'h3):(1'h0)])));
  assign wire54 = $unsigned(((($unsigned((8'h9e)) ?
                          $signed((8'hb1)) : $signed(wire52)) >> (8'hbd)) ?
                      $signed(((&wire52) ^ (8'ha1))) : (8'hbe)));
  assign wire55 = {wire47};
  assign wire56 = wire47;
endmodule

module module14
#(parameter param40 = ((((!((8'hbb) ? (8'hae) : (8'ha3))) ? {(^~(7'h41))} : (((8'hb4) ? (8'hb5) : (8'ha2)) ? {(7'h41), (8'hb6)} : (~^(8'hb1)))) ? (~&({(7'h41), (8'ha7)} || (~&(8'ha6)))) : ((^{(7'h42), (8'hba)}) ? {{(8'hba), (8'ha6)}} : (((8'hb8) && (8'ha3)) ? {(8'haa)} : ((8'hbf) && (8'ha2))))) >= ((((8'hae) == {(8'hb7)}) >> (~|((8'hb7) ? (7'h40) : (8'hb1)))) ~^ (&(((8'hb2) & (8'h9c)) >= ((7'h40) || (8'h9c)))))))
(y, clk, wire19, wire18, wire17, wire16, wire15);
  output wire [(32'h113):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire19;
  input wire [(4'hd):(1'h0)] wire18;
  input wire signed [(4'h8):(1'h0)] wire17;
  input wire signed [(4'hf):(1'h0)] wire16;
  input wire signed [(4'hb):(1'h0)] wire15;
  wire [(3'h4):(1'h0)] wire39;
  wire [(2'h3):(1'h0)] wire28;
  wire signed [(4'hf):(1'h0)] wire27;
  wire signed [(4'hc):(1'h0)] wire26;
  wire [(5'h11):(1'h0)] wire25;
  wire signed [(5'h11):(1'h0)] wire23;
  wire signed [(3'h5):(1'h0)] wire22;
  wire signed [(4'ha):(1'h0)] wire21;
  wire [(5'h12):(1'h0)] wire20;
  reg [(5'h10):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg35 = (1'h0);
  reg [(5'h10):(1'h0)] reg34 = (1'h0);
  reg signed [(4'he):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg32 = (1'h0);
  reg [(4'ha):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg30 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg24 = (1'h0);
  assign y = {wire39,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg24,
                 (1'h0)};
  assign wire20 = (+(|$signed(wire16)));
  assign wire21 = ((~&wire16[(4'he):(4'hd)]) ?
                      $signed(($signed((wire15 ? wire17 : wire19)) << ({wire15,
                          wire17} & (wire19 != wire17)))) : (~|(wire19[(4'h9):(3'h4)] && {(wire16 && (8'hbc)),
                          (wire15 * wire15)})));
  assign wire22 = ($signed((wire16 ?
                          ((wire15 ?
                              (8'hb3) : (8'hb7)) >> $signed(wire15)) : $unsigned($unsigned(wire19)))) ?
                      (wire15[(3'h6):(1'h0)] ?
                          $unsigned((~|(wire15 ?
                              wire15 : wire16))) : wire18[(3'h5):(1'h1)]) : (wire15 ?
                          (8'hb4) : (($signed(wire16) ?
                              {wire19,
                                  wire17} : wire16[(4'h8):(2'h2)]) - $unsigned((wire18 ?
                              wire16 : (8'hab))))));
  assign wire23 = {(wire17[(2'h3):(1'h1)] ?
                          (((wire17 + wire18) < $signed(wire17)) ?
                              ($signed(wire15) ?
                                  wire22 : wire19[(1'h1):(1'h0)]) : $unsigned({(8'had)})) : (wire18[(3'h4):(3'h4)] ?
                              wire20[(1'h0):(1'h0)] : (wire15 <= (wire17 ?
                                  wire20 : wire22))))};
  always
    @(posedge clk) begin
      reg24 <= (~(-$signed({{wire21}})));
    end
  assign wire25 = (|wire19[(4'he):(2'h2)]);
  assign wire26 = ($signed(($signed(wire17) && ($signed(wire15) ^~ $unsigned(wire23)))) | wire23);
  assign wire27 = (8'ha3);
  assign wire28 = wire23[(2'h2):(2'h2)];
  always
    @(posedge clk) begin
      reg29 <= wire15;
      if ((~&$signed((((~^reg29) ? wire15 : {(8'ha7)}) ?
          wire16 : wire28[(2'h2):(1'h0)]))))
        begin
          reg30 <= $signed($unsigned((+(~^{(8'hb7), (8'ha4)}))));
          reg31 <= (~(wire27 ?
              ((~(~^wire15)) ^~ $signed((wire26 ?
                  wire21 : wire15))) : (~&$unsigned(wire17))));
          reg32 <= (((~&wire16) - $unsigned(((!wire21) ?
              wire23 : wire16))) >>> ($signed(reg29[(2'h2):(1'h0)]) >>> $signed((~&(wire22 ^ reg30)))));
        end
      else
        begin
          reg30 <= reg31[(3'h4):(3'h4)];
          reg31 <= ($signed(reg31) * wire26[(3'h6):(3'h5)]);
          reg32 <= $unsigned((($unsigned((~|wire27)) | ((wire25 == reg32) ?
              $unsigned(wire17) : (wire22 <<< (8'haf)))) + $unsigned((wire25 << (reg24 * reg32)))));
          reg33 <= (|$signed((wire16[(4'ha):(4'h8)] == wire18[(4'h8):(4'h8)])));
          reg34 <= ((8'haa) ?
              (wire22[(1'h1):(1'h1)] ~^ $unsigned({(&reg31)})) : ({(~^reg33)} ~^ $signed(($signed(wire25) ?
                  (wire22 ~^ reg29) : (wire22 ? wire20 : wire15)))));
        end
      if (wire26[(3'h4):(2'h2)])
        begin
          reg35 <= $signed((($unsigned(reg31) <<< $signed((~|wire20))) * $unsigned((-$unsigned(wire26)))));
          if ($unsigned(reg32))
            begin
              reg36 <= wire18[(2'h3):(2'h2)];
              reg37 <= (|$unsigned(((wire20 != $unsigned(wire28)) >= $signed(wire23))));
            end
          else
            begin
              reg36 <= {(($unsigned((reg31 >= (8'hae))) && (^~(~^wire19))) << $unsigned((wire27 ?
                      (wire23 ? reg33 : wire22) : {wire19})))};
            end
        end
      else
        begin
          if ({wire23})
            begin
              reg35 <= reg37;
              reg36 <= (~wire21[(4'h9):(3'h7)]);
            end
          else
            begin
              reg35 <= (7'h42);
            end
          reg37 <= ($unsigned((reg29[(2'h2):(1'h1)] ?
                  (8'had) : $signed((8'hb8)))) ?
              $signed(((~$unsigned(reg33)) ?
                  (|(!wire27)) : ($unsigned(wire20) ?
                      (wire23 ^ wire18) : (reg33 ?
                          reg33 : reg34)))) : ({{$unsigned(wire20),
                      $signed(reg33)}} ~^ {((wire19 ? wire26 : (8'hb9)) ?
                      (^wire22) : $signed(wire16))}));
        end
      reg38 <= $unsigned(wire19);
    end
  assign wire39 = $signed({$unsigned(((reg37 ? reg33 : reg32) ?
                          {reg32, (8'ha7)} : reg24[(1'h0):(1'h0)])),
                      (($signed(reg31) > (~&reg34)) ?
                          $signed({wire26, wire23}) : reg32[(5'h10):(2'h2)])});
endmodule
