
ST3215.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004284  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  08004390  08004390  00005390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800498c  0800498c  00006070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800498c  0800498c  0000598c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004994  08004994  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004994  08004994  00005994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004998  08004998  00005998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800499c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  20000070  08004a0c  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  08004a0c  000063cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bd5  00000000  00000000  00006099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b61  00000000  00000000  0000ec6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  000107d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000686  00000000  00000000  00011078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001809a  00000000  00000000  000116fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000982d  00000000  00000000  00029798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000846f4  00000000  00000000  00032fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b76b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e00  00000000  00000000  000b76fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000ba4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004378 	.word	0x08004378

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004378 	.word	0x08004378

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b088      	sub	sp, #32
 8000174:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000176:	f107 0310 	add.w	r3, r7, #16
 800017a:	2200      	movs	r2, #0
 800017c:	601a      	str	r2, [r3, #0]
 800017e:	605a      	str	r2, [r3, #4]
 8000180:	609a      	str	r2, [r3, #8]
 8000182:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000184:	4b2d      	ldr	r3, [pc, #180]	@ (800023c <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	4a2c      	ldr	r2, [pc, #176]	@ (800023c <MX_GPIO_Init+0xcc>)
 800018a:	f043 0310 	orr.w	r3, r3, #16
 800018e:	6193      	str	r3, [r2, #24]
 8000190:	4b2a      	ldr	r3, [pc, #168]	@ (800023c <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	f003 0310 	and.w	r3, r3, #16
 8000198:	60fb      	str	r3, [r7, #12]
 800019a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800019c:	4b27      	ldr	r3, [pc, #156]	@ (800023c <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a26      	ldr	r2, [pc, #152]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001a2:	f043 0320 	orr.w	r3, r3, #32
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b24      	ldr	r3, [pc, #144]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0320 	and.w	r3, r3, #32
 80001b0:	60bb      	str	r3, [r7, #8]
 80001b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001b4:	4b21      	ldr	r3, [pc, #132]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a20      	ldr	r2, [pc, #128]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001ba:	f043 0304 	orr.w	r3, r3, #4
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b1e      	ldr	r3, [pc, #120]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0304 	and.w	r3, r3, #4
 80001c8:	607b      	str	r3, [r7, #4]
 80001ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001cc:	4b1b      	ldr	r3, [pc, #108]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a1a      	ldr	r2, [pc, #104]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001d2:	f043 0308 	orr.w	r3, r3, #8
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	4b18      	ldr	r3, [pc, #96]	@ (800023c <MX_GPIO_Init+0xcc>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f003 0308 	and.w	r3, r3, #8
 80001e0:	603b      	str	r3, [r7, #0]
 80001e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2120      	movs	r1, #32
 80001e8:	4815      	ldr	r0, [pc, #84]	@ (8000240 <MX_GPIO_Init+0xd0>)
 80001ea:	f001 fe75 	bl	8001ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80001f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001f4:	4b13      	ldr	r3, [pc, #76]	@ (8000244 <MX_GPIO_Init+0xd4>)
 80001f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f8:	2300      	movs	r3, #0
 80001fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001fc:	f107 0310 	add.w	r3, r7, #16
 8000200:	4619      	mov	r1, r3
 8000202:	4811      	ldr	r0, [pc, #68]	@ (8000248 <MX_GPIO_Init+0xd8>)
 8000204:	f001 fce4 	bl	8001bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000208:	2320      	movs	r3, #32
 800020a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800020c:	2301      	movs	r3, #1
 800020e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000210:	2300      	movs	r3, #0
 8000212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000214:	2302      	movs	r3, #2
 8000216:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000218:	f107 0310 	add.w	r3, r7, #16
 800021c:	4619      	mov	r1, r3
 800021e:	4808      	ldr	r0, [pc, #32]	@ (8000240 <MX_GPIO_Init+0xd0>)
 8000220:	f001 fcd6 	bl	8001bd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000224:	2200      	movs	r2, #0
 8000226:	2100      	movs	r1, #0
 8000228:	2028      	movs	r0, #40	@ 0x28
 800022a:	f001 fc9a 	bl	8001b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800022e:	2028      	movs	r0, #40	@ 0x28
 8000230:	f001 fcb3 	bl	8001b9a <HAL_NVIC_EnableIRQ>

}
 8000234:	bf00      	nop
 8000236:	3720      	adds	r7, #32
 8000238:	46bd      	mov	sp, r7
 800023a:	bd80      	pop	{r7, pc}
 800023c:	40021000 	.word	0x40021000
 8000240:	40010800 	.word	0x40010800
 8000244:	10110000 	.word	0x10110000
 8000248:	40011000 	.word	0x40011000

0800024c <PC_Send>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void PC_Send(const char *msg)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f7ff ff83 	bl	8000160 <strlen>
 800025a:	4603      	mov	r3, r0
 800025c:	b29a      	uxth	r2, r3
 800025e:	2364      	movs	r3, #100	@ 0x64
 8000260:	6879      	ldr	r1, [r7, #4]
 8000262:	4803      	ldr	r0, [pc, #12]	@ (8000270 <PC_Send+0x24>)
 8000264:	f002 fb2a 	bl	80028bc <HAL_UART_Transmit>
}
 8000268:	bf00      	nop
 800026a:	3708      	adds	r7, #8
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	20000234 	.word	0x20000234

08000274 <ParseInt>:

int ParseInt(const char *str, int defaultVal)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]
    if(str == NULL || *str == '\0') return defaultVal;
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b00      	cmp	r3, #0
 8000282:	d003      	beq.n	800028c <ParseInt+0x18>
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d101      	bne.n	8000290 <ParseInt+0x1c>
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	e003      	b.n	8000298 <ParseInt+0x24>
    return atoi(str);
 8000290:	6878      	ldr	r0, [r7, #4]
 8000292:	f002 fde5 	bl	8002e60 <atoi>
 8000296:	4603      	mov	r3, r0
}
 8000298:	4618      	mov	r0, r3
 800029a:	3708      	adds	r7, #8
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <SendFeedbackToPC>:

void SendFeedbackToPC(void)
{
 80002a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a2:	b08d      	sub	sp, #52	@ 0x34
 80002a4:	af06      	add	r7, sp, #24
    for(int i = 0; i < NUM_SERVOS; i++) {
 80002a6:	2300      	movs	r3, #0
 80002a8:	617b      	str	r3, [r7, #20]
 80002aa:	e07b      	b.n	80003a4 <SendFeedbackToPC+0x104>
        u8 id = servo_ids[i];
 80002ac:	4a42      	ldr	r2, [pc, #264]	@ (80003b8 <SendFeedbackToPC+0x118>)
 80002ae:	697b      	ldr	r3, [r7, #20]
 80002b0:	4413      	add	r3, r2
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	74fb      	strb	r3, [r7, #19]
        int result = STS3215_FeedBack(&hservo, id, &feedback[i]);
 80002b6:	697a      	ldr	r2, [r7, #20]
 80002b8:	4613      	mov	r3, r2
 80002ba:	00db      	lsls	r3, r3, #3
 80002bc:	1a9b      	subs	r3, r3, r2
 80002be:	005b      	lsls	r3, r3, #1
 80002c0:	4a3e      	ldr	r2, [pc, #248]	@ (80003bc <SendFeedbackToPC+0x11c>)
 80002c2:	441a      	add	r2, r3
 80002c4:	7cfb      	ldrb	r3, [r7, #19]
 80002c6:	4619      	mov	r1, r3
 80002c8:	483d      	ldr	r0, [pc, #244]	@ (80003c0 <SendFeedbackToPC+0x120>)
 80002ca:	f001 f8b4 	bl	8001436 <STS3215_FeedBack>
 80002ce:	60f8      	str	r0, [r7, #12]

        if(result > 0) {
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	dd57      	ble.n	8000386 <SendFeedbackToPC+0xe6>
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002d6:	7cf9      	ldrb	r1, [r7, #19]
                    id,
                    feedback[i].Position,
 80002d8:	4838      	ldr	r0, [pc, #224]	@ (80003bc <SendFeedbackToPC+0x11c>)
 80002da:	697a      	ldr	r2, [r7, #20]
 80002dc:	4613      	mov	r3, r2
 80002de:	00db      	lsls	r3, r3, #3
 80002e0:	1a9b      	subs	r3, r3, r2
 80002e2:	005b      	lsls	r3, r3, #1
 80002e4:	4403      	add	r3, r0
 80002e6:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002ea:	469c      	mov	ip, r3
                    feedback[i].Speed,
 80002ec:	4833      	ldr	r0, [pc, #204]	@ (80003bc <SendFeedbackToPC+0x11c>)
 80002ee:	697a      	ldr	r2, [r7, #20]
 80002f0:	4613      	mov	r3, r2
 80002f2:	00db      	lsls	r3, r3, #3
 80002f4:	1a9b      	subs	r3, r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	4403      	add	r3, r0
 80002fa:	3302      	adds	r3, #2
 80002fc:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000300:	461c      	mov	r4, r3
                    feedback[i].Load,
 8000302:	482e      	ldr	r0, [pc, #184]	@ (80003bc <SendFeedbackToPC+0x11c>)
 8000304:	697a      	ldr	r2, [r7, #20]
 8000306:	4613      	mov	r3, r2
 8000308:	00db      	lsls	r3, r3, #3
 800030a:	1a9b      	subs	r3, r3, r2
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	4403      	add	r3, r0
 8000310:	3304      	adds	r3, #4
 8000312:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000316:	461d      	mov	r5, r3
                    feedback[i].Temperature,
 8000318:	4828      	ldr	r0, [pc, #160]	@ (80003bc <SendFeedbackToPC+0x11c>)
 800031a:	697a      	ldr	r2, [r7, #20]
 800031c:	4613      	mov	r3, r2
 800031e:	00db      	lsls	r3, r3, #3
 8000320:	1a9b      	subs	r3, r3, r2
 8000322:	005b      	lsls	r3, r3, #1
 8000324:	4403      	add	r3, r0
 8000326:	3307      	adds	r3, #7
 8000328:	781b      	ldrb	r3, [r3, #0]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 800032a:	461e      	mov	r6, r3
                    feedback[i].Voltage,
 800032c:	4823      	ldr	r0, [pc, #140]	@ (80003bc <SendFeedbackToPC+0x11c>)
 800032e:	697a      	ldr	r2, [r7, #20]
 8000330:	4613      	mov	r3, r2
 8000332:	00db      	lsls	r3, r3, #3
 8000334:	1a9b      	subs	r3, r3, r2
 8000336:	005b      	lsls	r3, r3, #1
 8000338:	4403      	add	r3, r0
 800033a:	3306      	adds	r3, #6
 800033c:	781b      	ldrb	r3, [r3, #0]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 800033e:	607b      	str	r3, [r7, #4]
                    feedback[i].Current,
 8000340:	481e      	ldr	r0, [pc, #120]	@ (80003bc <SendFeedbackToPC+0x11c>)
 8000342:	697a      	ldr	r2, [r7, #20]
 8000344:	4613      	mov	r3, r2
 8000346:	00db      	lsls	r3, r3, #3
 8000348:	1a9b      	subs	r3, r3, r2
 800034a:	005b      	lsls	r3, r3, #1
 800034c:	4403      	add	r3, r0
 800034e:	330a      	adds	r3, #10
 8000350:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000354:	603b      	str	r3, [r7, #0]
                    feedback[i].Moving);
 8000356:	4819      	ldr	r0, [pc, #100]	@ (80003bc <SendFeedbackToPC+0x11c>)
 8000358:	697a      	ldr	r2, [r7, #20]
 800035a:	4613      	mov	r3, r2
 800035c:	00db      	lsls	r3, r3, #3
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	005b      	lsls	r3, r3, #1
 8000362:	4403      	add	r3, r0
 8000364:	3308      	adds	r3, #8
 8000366:	781b      	ldrb	r3, [r3, #0]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000368:	9305      	str	r3, [sp, #20]
 800036a:	683a      	ldr	r2, [r7, #0]
 800036c:	9204      	str	r2, [sp, #16]
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	9303      	str	r3, [sp, #12]
 8000372:	9602      	str	r6, [sp, #8]
 8000374:	9501      	str	r5, [sp, #4]
 8000376:	9400      	str	r4, [sp, #0]
 8000378:	4663      	mov	r3, ip
 800037a:	460a      	mov	r2, r1
 800037c:	4911      	ldr	r1, [pc, #68]	@ (80003c4 <SendFeedbackToPC+0x124>)
 800037e:	4812      	ldr	r0, [pc, #72]	@ (80003c8 <SendFeedbackToPC+0x128>)
 8000380:	f002 feb8 	bl	80030f4 <siprintf>
 8000384:	e005      	b.n	8000392 <SendFeedbackToPC+0xf2>
        } else {
            sprintf(tx_buf, "$FB,%d,OFFLINE\n", id);
 8000386:	7cfb      	ldrb	r3, [r7, #19]
 8000388:	461a      	mov	r2, r3
 800038a:	4910      	ldr	r1, [pc, #64]	@ (80003cc <SendFeedbackToPC+0x12c>)
 800038c:	480e      	ldr	r0, [pc, #56]	@ (80003c8 <SendFeedbackToPC+0x128>)
 800038e:	f002 feb1 	bl	80030f4 <siprintf>
        }
        PC_Send(tx_buf);
 8000392:	480d      	ldr	r0, [pc, #52]	@ (80003c8 <SendFeedbackToPC+0x128>)
 8000394:	f7ff ff5a 	bl	800024c <PC_Send>
        HAL_Delay(5);
 8000398:	2005      	movs	r0, #5
 800039a:	f001 fae7 	bl	800196c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 800039e:	697b      	ldr	r3, [r7, #20]
 80003a0:	3301      	adds	r3, #1
 80003a2:	617b      	str	r3, [r7, #20]
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	2b04      	cmp	r3, #4
 80003a8:	dd80      	ble.n	80002ac <SendFeedbackToPC+0xc>
    }
    PC_Send("$END\n");
 80003aa:	4809      	ldr	r0, [pc, #36]	@ (80003d0 <SendFeedbackToPC+0x130>)
 80003ac:	f7ff ff4e 	bl	800024c <PC_Send>
}
 80003b0:	bf00      	nop
 80003b2:	371c      	adds	r7, #28
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b8:	20000000 	.word	0x20000000
 80003bc:	20000098 	.word	0x20000098
 80003c0:	2000008c 	.word	0x2000008c
 80003c4:	08004390 	.word	0x08004390
 80003c8:	200000e0 	.word	0x200000e0
 80003cc:	080043b0 	.word	0x080043b0
 80003d0:	080043c0 	.word	0x080043c0

080003d4 <CheckForCommand>:

void CheckForCommand(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
    uint8_t byte;

    while(HAL_UART_Receive(&huart2, &byte, 1, 1) == HAL_OK) {
 80003da:	e024      	b.n	8000426 <CheckForCommand+0x52>
        if(byte == '\n' || byte == '\r') {
 80003dc:	79fb      	ldrb	r3, [r7, #7]
 80003de:	2b0a      	cmp	r3, #10
 80003e0:	d002      	beq.n	80003e8 <CheckForCommand+0x14>
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	2b0d      	cmp	r3, #13
 80003e6:	d110      	bne.n	800040a <CheckForCommand+0x36>
            if(rx_index > 0) {
 80003e8:	4b16      	ldr	r3, [pc, #88]	@ (8000444 <CheckForCommand+0x70>)
 80003ea:	881b      	ldrh	r3, [r3, #0]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d01a      	beq.n	8000426 <CheckForCommand+0x52>
                rx_buffer[rx_index] = '\0';
 80003f0:	4b14      	ldr	r3, [pc, #80]	@ (8000444 <CheckForCommand+0x70>)
 80003f2:	881b      	ldrh	r3, [r3, #0]
 80003f4:	461a      	mov	r2, r3
 80003f6:	4b14      	ldr	r3, [pc, #80]	@ (8000448 <CheckForCommand+0x74>)
 80003f8:	2100      	movs	r1, #0
 80003fa:	5499      	strb	r1, [r3, r2]
                ProcessCommand(rx_buffer);
 80003fc:	4812      	ldr	r0, [pc, #72]	@ (8000448 <CheckForCommand+0x74>)
 80003fe:	f000 f827 	bl	8000450 <ProcessCommand>
                rx_index = 0;
 8000402:	4b10      	ldr	r3, [pc, #64]	@ (8000444 <CheckForCommand+0x70>)
 8000404:	2200      	movs	r2, #0
 8000406:	801a      	strh	r2, [r3, #0]
            if(rx_index > 0) {
 8000408:	e00d      	b.n	8000426 <CheckForCommand+0x52>
            }
        } else {
            if(rx_index < RX_BUFFER_SIZE - 1) {
 800040a:	4b0e      	ldr	r3, [pc, #56]	@ (8000444 <CheckForCommand+0x70>)
 800040c:	881b      	ldrh	r3, [r3, #0]
 800040e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000410:	d809      	bhi.n	8000426 <CheckForCommand+0x52>
                rx_buffer[rx_index++] = byte;
 8000412:	4b0c      	ldr	r3, [pc, #48]	@ (8000444 <CheckForCommand+0x70>)
 8000414:	881b      	ldrh	r3, [r3, #0]
 8000416:	1c5a      	adds	r2, r3, #1
 8000418:	b291      	uxth	r1, r2
 800041a:	4a0a      	ldr	r2, [pc, #40]	@ (8000444 <CheckForCommand+0x70>)
 800041c:	8011      	strh	r1, [r2, #0]
 800041e:	461a      	mov	r2, r3
 8000420:	79f9      	ldrb	r1, [r7, #7]
 8000422:	4b09      	ldr	r3, [pc, #36]	@ (8000448 <CheckForCommand+0x74>)
 8000424:	5499      	strb	r1, [r3, r2]
    while(HAL_UART_Receive(&huart2, &byte, 1, 1) == HAL_OK) {
 8000426:	1df9      	adds	r1, r7, #7
 8000428:	2301      	movs	r3, #1
 800042a:	2201      	movs	r2, #1
 800042c:	4807      	ldr	r0, [pc, #28]	@ (800044c <CheckForCommand+0x78>)
 800042e:	f002 fad0 	bl	80029d2 <HAL_UART_Receive>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d0d1      	beq.n	80003dc <CheckForCommand+0x8>
            }
        }
    }
}
 8000438:	bf00      	nop
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	200001e0 	.word	0x200001e0
 8000448:	20000160 	.word	0x20000160
 800044c:	20000234 	.word	0x20000234

08000450 <ProcessCommand>:

void ProcessCommand(char *cmd)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b0b8      	sub	sp, #224	@ 0xe0
 8000454:	af02      	add	r7, sp, #8
 8000456:	6078      	str	r0, [r7, #4]
    // Make a copy for parsing (strtok modifies the string)
    char cmd_copy[RX_BUFFER_SIZE];
    strncpy(cmd_copy, cmd, RX_BUFFER_SIZE - 1);
 8000458:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800045c:	227f      	movs	r2, #127	@ 0x7f
 800045e:	6879      	ldr	r1, [r7, #4]
 8000460:	4618      	mov	r0, r3
 8000462:	f002 feb4 	bl	80031ce <strncpy>
    cmd_copy[RX_BUFFER_SIZE - 1] = '\0';
 8000466:	2300      	movs	r3, #0
 8000468:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3

    // Debug output
    sprintf(tx_buf, "$DBG,RX:%s\n", cmd);
 800046c:	687a      	ldr	r2, [r7, #4]
 800046e:	49c5      	ldr	r1, [pc, #788]	@ (8000784 <ProcessCommand+0x334>)
 8000470:	48c5      	ldr	r0, [pc, #788]	@ (8000788 <ProcessCommand+0x338>)
 8000472:	f002 fe3f 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000476:	48c4      	ldr	r0, [pc, #784]	@ (8000788 <ProcessCommand+0x338>)
 8000478:	f7ff fee8 	bl	800024c <PC_Send>

    // Check for valid command start
    if(cmd_copy[0] != '$') return;
 800047c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000480:	2b24      	cmp	r3, #36	@ 0x24
 8000482:	f040 8239 	bne.w	80008f8 <ProcessCommand+0x4a8>
    if(strstr(cmd_copy, "$CMD,") == NULL) return;
 8000486:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800048a:	49c0      	ldr	r1, [pc, #768]	@ (800078c <ProcessCommand+0x33c>)
 800048c:	4618      	mov	r0, r3
 800048e:	f002 ff0d 	bl	80032ac <strstr>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	f000 8231 	beq.w	80008fc <ProcessCommand+0x4ac>

    // Parse:  $CMD,<COMMAND>,<param1>,<param2>,...
    char *params[10];
    int param_count = 0;
 800049a:	2300      	movs	r3, #0
 800049c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

    char *token = strtok(cmd_copy, ",");
 80004a0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80004a4:	49ba      	ldr	r1, [pc, #744]	@ (8000790 <ProcessCommand+0x340>)
 80004a6:	4618      	mov	r0, r3
 80004a8:	f002 fea4 	bl	80031f4 <strtok>
 80004ac:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while(token != NULL && param_count < 10) {
 80004b0:	e011      	b.n	80004d6 <ProcessCommand+0x86>
        params[param_count++] = token;
 80004b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80004b6:	1c5a      	adds	r2, r3, #1
 80004b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80004bc:	009b      	lsls	r3, r3, #2
 80004be:	33d8      	adds	r3, #216	@ 0xd8
 80004c0:	443b      	add	r3, r7
 80004c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80004c6:	f843 2ccc 	str.w	r2, [r3, #-204]
        token = strtok(NULL, ",");
 80004ca:	49b1      	ldr	r1, [pc, #708]	@ (8000790 <ProcessCommand+0x340>)
 80004cc:	2000      	movs	r0, #0
 80004ce:	f002 fe91 	bl	80031f4 <strtok>
 80004d2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while(token != NULL && param_count < 10) {
 80004d6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d003      	beq.n	80004e6 <ProcessCommand+0x96>
 80004de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80004e2:	2b09      	cmp	r3, #9
 80004e4:	dde5      	ble.n	80004b2 <ProcessCommand+0x62>

    // params[0] = "$CMD"
    // params[1] = command name
    // params[2... ] = parameters

    if(param_count < 2) return;
 80004e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	f340 8208 	ble.w	8000900 <ProcessCommand+0x4b0>

    char *command = params[1];
 80004f0:	693b      	ldr	r3, [r7, #16]
 80004f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

    // PING
    if(strcmp(command, "PING") == 0) {
 80004f6:	49a7      	ldr	r1, [pc, #668]	@ (8000794 <ProcessCommand+0x344>)
 80004f8:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80004fc:	f7ff fe26 	bl	800014c <strcmp>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d103      	bne.n	800050e <ProcessCommand+0xbe>
        PC_Send("$ACK,PING,PONG\n");
 8000506:	48a4      	ldr	r0, [pc, #656]	@ (8000798 <ProcessCommand+0x348>)
 8000508:	f7ff fea0 	bl	800024c <PC_Send>
 800050c:	e1f9      	b.n	8000902 <ProcessCommand+0x4b2>
    }
    // CENTER - Move all to 2048
    else if(strcmp(command, "CENTER") == 0) {
 800050e:	49a3      	ldr	r1, [pc, #652]	@ (800079c <ProcessCommand+0x34c>)
 8000510:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000514:	f7ff fe1a 	bl	800014c <strcmp>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d10a      	bne.n	8000534 <ProcessCommand+0xe4>
        PC_Send("$ACK,CENTER,OK\n");
 800051e:	48a0      	ldr	r0, [pc, #640]	@ (80007a0 <ProcessCommand+0x350>)
 8000520:	f7ff fe94 	bl	800024c <PC_Send>
        Cmd_PosAll(2048, 1000, 50);
 8000524:	2232      	movs	r2, #50	@ 0x32
 8000526:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800052a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800052e:	f000 f9fd 	bl	800092c <Cmd_PosAll>
 8000532:	e1e6      	b.n	8000902 <ProcessCommand+0x4b2>
    }
    // STOP - Emergency stop
    else if(strcmp(command, "STOP") == 0) {
 8000534:	499b      	ldr	r1, [pc, #620]	@ (80007a4 <ProcessCommand+0x354>)
 8000536:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 800053a:	f7ff fe07 	bl	800014c <strcmp>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d105      	bne.n	8000550 <ProcessCommand+0x100>
        PC_Send("$ACK,STOP,OK\n");
 8000544:	4898      	ldr	r0, [pc, #608]	@ (80007a8 <ProcessCommand+0x358>)
 8000546:	f7ff fe81 	bl	800024c <PC_Send>
        Cmd_Stop();
 800054a:	f000 fb4f 	bl	8000bec <Cmd_Stop>
 800054e:	e1d8      	b.n	8000902 <ProcessCommand+0x4b2>
    }
    // TORQUE - Enable/disable torque
    // Format: $CMD,TORQUE,<0/1>
    else if(strcmp(command, "TORQUE") == 0) {
 8000550:	4996      	ldr	r1, [pc, #600]	@ (80007ac <ProcessCommand+0x35c>)
 8000552:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000556:	f7ff fdf9 	bl	800014c <strcmp>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d117      	bne.n	8000590 <ProcessCommand+0x140>
        u8 enable = (param_count >= 3) ? ParseInt(params[2], 1) : 1;
 8000560:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000564:	2b02      	cmp	r3, #2
 8000566:	dd07      	ble.n	8000578 <ProcessCommand+0x128>
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	2101      	movs	r1, #1
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff fe81 	bl	8000274 <ParseInt>
 8000572:	4603      	mov	r3, r0
 8000574:	b2db      	uxtb	r3, r3
 8000576:	e000      	b.n	800057a <ProcessCommand+0x12a>
 8000578:	2301      	movs	r3, #1
 800057a:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
        Cmd_Torque(enable);
 800057e:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8000582:	4618      	mov	r0, r3
 8000584:	f000 faf8 	bl	8000b78 <Cmd_Torque>
        PC_Send("$ACK,TORQUE,OK\n");
 8000588:	4889      	ldr	r0, [pc, #548]	@ (80007b0 <ProcessCommand+0x360>)
 800058a:	f7ff fe5f 	bl	800024c <PC_Send>
 800058e:	e1b8      	b.n	8000902 <ProcessCommand+0x4b2>
    }
    // POSALL - Move all servos to position
    // Format: $CMD,POSALL,<pos>,<speed>,<acc>
    else if(strcmp(command, "POSALL") == 0) {
 8000590:	4988      	ldr	r1, [pc, #544]	@ (80007b4 <ProcessCommand+0x364>)
 8000592:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000596:	f7ff fdd9 	bl	800014c <strcmp>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d14c      	bne.n	800063a <ProcessCommand+0x1ea>
        s16 pos = (param_count >= 3) ? ParseInt(params[2], 2048) : 2048;
 80005a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80005a4:	2b02      	cmp	r3, #2
 80005a6:	dd08      	ble.n	80005ba <ProcessCommand+0x16a>
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff fe60 	bl	8000274 <ParseInt>
 80005b4:	4603      	mov	r3, r0
 80005b6:	b21b      	sxth	r3, r3
 80005b8:	e001      	b.n	80005be <ProcessCommand+0x16e>
 80005ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005be:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
        u16 spd = (param_count >= 4) ? ParseInt(params[3], 1000) : 1000;
 80005c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80005c6:	2b03      	cmp	r3, #3
 80005c8:	dd08      	ble.n	80005dc <ProcessCommand+0x18c>
 80005ca:	69bb      	ldr	r3, [r7, #24]
 80005cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff fe4f 	bl	8000274 <ParseInt>
 80005d6:	4603      	mov	r3, r0
 80005d8:	b29b      	uxth	r3, r3
 80005da:	e001      	b.n	80005e0 <ProcessCommand+0x190>
 80005dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005e0:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8
        u8 acc  = (param_count >= 5) ? ParseInt(params[4], 50) : 50;
 80005e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80005e8:	2b04      	cmp	r3, #4
 80005ea:	dd07      	ble.n	80005fc <ProcessCommand+0x1ac>
 80005ec:	69fb      	ldr	r3, [r7, #28]
 80005ee:	2132      	movs	r1, #50	@ 0x32
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff fe3f 	bl	8000274 <ParseInt>
 80005f6:	4603      	mov	r3, r0
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	e000      	b.n	80005fe <ProcessCommand+0x1ae>
 80005fc:	2332      	movs	r3, #50	@ 0x32
 80005fe:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7

        sprintf(tx_buf, "$DBG,POSALL pos=%d spd=%d acc=%d\n", pos, spd, acc);
 8000602:	f9b7 20ba 	ldrsh.w	r2, [r7, #186]	@ 0xba
 8000606:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	@ 0xb8
 800060a:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	460b      	mov	r3, r1
 8000612:	4969      	ldr	r1, [pc, #420]	@ (80007b8 <ProcessCommand+0x368>)
 8000614:	485c      	ldr	r0, [pc, #368]	@ (8000788 <ProcessCommand+0x338>)
 8000616:	f002 fd6d 	bl	80030f4 <siprintf>
        PC_Send(tx_buf);
 800061a:	485b      	ldr	r0, [pc, #364]	@ (8000788 <ProcessCommand+0x338>)
 800061c:	f7ff fe16 	bl	800024c <PC_Send>

        Cmd_PosAll(pos, spd, acc);
 8000620:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8000624:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	@ 0xb8
 8000628:	f9b7 30ba 	ldrsh.w	r3, [r7, #186]	@ 0xba
 800062c:	4618      	mov	r0, r3
 800062e:	f000 f97d 	bl	800092c <Cmd_PosAll>
        PC_Send("$ACK,POSALL,OK\n");
 8000632:	4862      	ldr	r0, [pc, #392]	@ (80007bc <ProcessCommand+0x36c>)
 8000634:	f7ff fe0a 	bl	800024c <PC_Send>
 8000638:	e163      	b.n	8000902 <ProcessCommand+0x4b2>
    }
    // POS - Move single servo to position
    // Format: $CMD,POS,<id>,<pos>,<speed>,<acc>
    else if(strcmp(command, "POS") == 0) {
 800063a:	4961      	ldr	r1, [pc, #388]	@ (80007c0 <ProcessCommand+0x370>)
 800063c:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000640:	f7ff fd84 	bl	800014c <strcmp>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d159      	bne.n	80006fe <ProcessCommand+0x2ae>
        if(param_count >= 4) {
 800064a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800064e:	2b03      	cmp	r3, #3
 8000650:	dd51      	ble.n	80006f6 <ProcessCommand+0x2a6>
            u8 id   = ParseInt(params[2], 1);
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	2101      	movs	r1, #1
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff fe0c 	bl	8000274 <ParseInt>
 800065c:	4603      	mov	r3, r0
 800065e:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
            s16 pos = ParseInt(params[3], 2048);
 8000662:	69bb      	ldr	r3, [r7, #24]
 8000664:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff fe03 	bl	8000274 <ParseInt>
 800066e:	4603      	mov	r3, r0
 8000670:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
            u16 spd = (param_count >= 5) ? ParseInt(params[4], 1000) : 1000;
 8000674:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000678:	2b04      	cmp	r3, #4
 800067a:	dd08      	ble.n	800068e <ProcessCommand+0x23e>
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fdf6 	bl	8000274 <ParseInt>
 8000688:	4603      	mov	r3, r0
 800068a:	b29b      	uxth	r3, r3
 800068c:	e001      	b.n	8000692 <ProcessCommand+0x242>
 800068e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000692:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
            u8 acc  = (param_count >= 6) ? ParseInt(params[5], 50) : 50;
 8000696:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800069a:	2b05      	cmp	r3, #5
 800069c:	dd07      	ble.n	80006ae <ProcessCommand+0x25e>
 800069e:	6a3b      	ldr	r3, [r7, #32]
 80006a0:	2132      	movs	r1, #50	@ 0x32
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff fde6 	bl	8000274 <ParseInt>
 80006a8:	4603      	mov	r3, r0
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	e000      	b.n	80006b0 <ProcessCommand+0x260>
 80006ae:	2332      	movs	r3, #50	@ 0x32
 80006b0:	f887 30bd 	strb.w	r3, [r7, #189]	@ 0xbd

            sprintf(tx_buf, "$DBG,POS id=%d pos=%d spd=%d acc=%d\n", id, pos, spd, acc);
 80006b4:	f897 10c2 	ldrb.w	r1, [r7, #194]	@ 0xc2
 80006b8:	f9b7 00c0 	ldrsh.w	r0, [r7, #192]	@ 0xc0
 80006bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80006c0:	f897 20bd 	ldrb.w	r2, [r7, #189]	@ 0xbd
 80006c4:	9201      	str	r2, [sp, #4]
 80006c6:	9300      	str	r3, [sp, #0]
 80006c8:	4603      	mov	r3, r0
 80006ca:	460a      	mov	r2, r1
 80006cc:	493d      	ldr	r1, [pc, #244]	@ (80007c4 <ProcessCommand+0x374>)
 80006ce:	482e      	ldr	r0, [pc, #184]	@ (8000788 <ProcessCommand+0x338>)
 80006d0:	f002 fd10 	bl	80030f4 <siprintf>
            PC_Send(tx_buf);
 80006d4:	482c      	ldr	r0, [pc, #176]	@ (8000788 <ProcessCommand+0x338>)
 80006d6:	f7ff fdb9 	bl	800024c <PC_Send>

            Cmd_Pos(id, pos, spd, acc);
 80006da:	f897 30bd 	ldrb.w	r3, [r7, #189]	@ 0xbd
 80006de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80006e2:	f9b7 10c0 	ldrsh.w	r1, [r7, #192]	@ 0xc0
 80006e6:	f897 00c2 	ldrb.w	r0, [r7, #194]	@ 0xc2
 80006ea:	f000 f969 	bl	80009c0 <Cmd_Pos>
            PC_Send("$ACK,POS,OK\n");
 80006ee:	4836      	ldr	r0, [pc, #216]	@ (80007c8 <ProcessCommand+0x378>)
 80006f0:	f7ff fdac 	bl	800024c <PC_Send>
 80006f4:	e105      	b.n	8000902 <ProcessCommand+0x4b2>
        } else {
            PC_Send("$ACK,POS,ERROR: PARAMS\n");
 80006f6:	4835      	ldr	r0, [pc, #212]	@ (80007cc <ProcessCommand+0x37c>)
 80006f8:	f7ff fda8 	bl	800024c <PC_Send>
 80006fc:	e101      	b.n	8000902 <ProcessCommand+0x4b2>
        }
    }
    // WHEEL - Set servo to wheel mode
    // Format: $CMD,WHEEL,<id>
    else if(strcmp(command, "WHEEL") == 0) {
 80006fe:	4934      	ldr	r1, [pc, #208]	@ (80007d0 <ProcessCommand+0x380>)
 8000700:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000704:	f7ff fd22 	bl	800014c <strcmp>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d118      	bne.n	8000740 <ProcessCommand+0x2f0>
        if(param_count >= 3) {
 800070e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000712:	2b02      	cmp	r3, #2
 8000714:	dd10      	ble.n	8000738 <ProcessCommand+0x2e8>
            u8 id = ParseInt(params[2], 1);
 8000716:	697b      	ldr	r3, [r7, #20]
 8000718:	2101      	movs	r1, #1
 800071a:	4618      	mov	r0, r3
 800071c:	f7ff fdaa 	bl	8000274 <ParseInt>
 8000720:	4603      	mov	r3, r0
 8000722:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
            Cmd_Wheel(id);
 8000726:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f9e8 	bl	8000b00 <Cmd_Wheel>
            PC_Send("$ACK,WHEEL,OK\n");
 8000730:	4828      	ldr	r0, [pc, #160]	@ (80007d4 <ProcessCommand+0x384>)
 8000732:	f7ff fd8b 	bl	800024c <PC_Send>
 8000736:	e0e4      	b.n	8000902 <ProcessCommand+0x4b2>
        } else {
            PC_Send("$ACK,WHEEL,ERROR:PARAMS\n");
 8000738:	4827      	ldr	r0, [pc, #156]	@ (80007d8 <ProcessCommand+0x388>)
 800073a:	f7ff fd87 	bl	800024c <PC_Send>
 800073e:	e0e0      	b.n	8000902 <ProcessCommand+0x4b2>
        }
    }
    // SERVO - Set servo to position mode
    // Format: $CMD,SERVO,<id>
    else if(strcmp(command, "SERVO") == 0) {
 8000740:	4926      	ldr	r1, [pc, #152]	@ (80007dc <ProcessCommand+0x38c>)
 8000742:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000746:	f7ff fd01 	bl	800014c <strcmp>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d14b      	bne.n	80007e8 <ProcessCommand+0x398>
        if(param_count >= 3) {
 8000750:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000754:	2b02      	cmp	r3, #2
 8000756:	dd10      	ble.n	800077a <ProcessCommand+0x32a>
            u8 id = ParseInt(params[2], 1);
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	2101      	movs	r1, #1
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff fd89 	bl	8000274 <ParseInt>
 8000762:	4603      	mov	r3, r0
 8000764:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
            Cmd_Servo(id);
 8000768:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 800076c:	4618      	mov	r0, r3
 800076e:	f000 f9e5 	bl	8000b3c <Cmd_Servo>
            PC_Send("$ACK,SERVO,OK\n");
 8000772:	481b      	ldr	r0, [pc, #108]	@ (80007e0 <ProcessCommand+0x390>)
 8000774:	f7ff fd6a 	bl	800024c <PC_Send>
 8000778:	e0c3      	b.n	8000902 <ProcessCommand+0x4b2>
        } else {
            PC_Send("$ACK,SERVO,ERROR: PARAMS\n");
 800077a:	481a      	ldr	r0, [pc, #104]	@ (80007e4 <ProcessCommand+0x394>)
 800077c:	f7ff fd66 	bl	800024c <PC_Send>
 8000780:	e0bf      	b.n	8000902 <ProcessCommand+0x4b2>
 8000782:	bf00      	nop
 8000784:	080043c8 	.word	0x080043c8
 8000788:	200000e0 	.word	0x200000e0
 800078c:	080043d4 	.word	0x080043d4
 8000790:	080043dc 	.word	0x080043dc
 8000794:	080043e0 	.word	0x080043e0
 8000798:	080043e8 	.word	0x080043e8
 800079c:	080043f8 	.word	0x080043f8
 80007a0:	08004400 	.word	0x08004400
 80007a4:	08004410 	.word	0x08004410
 80007a8:	08004418 	.word	0x08004418
 80007ac:	08004428 	.word	0x08004428
 80007b0:	08004430 	.word	0x08004430
 80007b4:	08004440 	.word	0x08004440
 80007b8:	08004448 	.word	0x08004448
 80007bc:	0800446c 	.word	0x0800446c
 80007c0:	0800447c 	.word	0x0800447c
 80007c4:	08004480 	.word	0x08004480
 80007c8:	080044a8 	.word	0x080044a8
 80007cc:	080044b8 	.word	0x080044b8
 80007d0:	080044d0 	.word	0x080044d0
 80007d4:	080044d8 	.word	0x080044d8
 80007d8:	080044e8 	.word	0x080044e8
 80007dc:	08004504 	.word	0x08004504
 80007e0:	0800450c 	.word	0x0800450c
 80007e4:	0800451c 	.word	0x0800451c
        }
    }
    // SPEED - Set single servo wheel speed
    // Format: $CMD,SPEED,<id>,<speed>,<acc>
    else if(strcmp(command, "SPEED") == 0) {
 80007e8:	4947      	ldr	r1, [pc, #284]	@ (8000908 <ProcessCommand+0x4b8>)
 80007ea:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80007ee:	f7ff fcad 	bl	800014c <strcmp>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d142      	bne.n	800087e <ProcessCommand+0x42e>
        if(param_count >= 4) {
 80007f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80007fc:	2b03      	cmp	r3, #3
 80007fe:	dd3a      	ble.n	8000876 <ProcessCommand+0x426>
            u8 id   = ParseInt(params[2], 1);
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	2101      	movs	r1, #1
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fd35 	bl	8000274 <ParseInt>
 800080a:	4603      	mov	r3, r0
 800080c:	f887 30c8 	strb.w	r3, [r7, #200]	@ 0xc8
            s16 spd = ParseInt(params[3], 0);
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff fd2d 	bl	8000274 <ParseInt>
 800081a:	4603      	mov	r3, r0
 800081c:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
            u8 acc  = (param_count >= 5) ? ParseInt(params[4], 50) : 50;
 8000820:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000824:	2b04      	cmp	r3, #4
 8000826:	dd07      	ble.n	8000838 <ProcessCommand+0x3e8>
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	2132      	movs	r1, #50	@ 0x32
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff fd21 	bl	8000274 <ParseInt>
 8000832:	4603      	mov	r3, r0
 8000834:	b2db      	uxtb	r3, r3
 8000836:	e000      	b.n	800083a <ProcessCommand+0x3ea>
 8000838:	2332      	movs	r3, #50	@ 0x32
 800083a:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5

            sprintf(tx_buf, "$DBG,SPEED id=%d spd=%d acc=%d\n", id, spd, acc);
 800083e:	f897 20c8 	ldrb.w	r2, [r7, #200]	@ 0xc8
 8000842:	f9b7 10c6 	ldrsh.w	r1, [r7, #198]	@ 0xc6
 8000846:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 800084a:	9300      	str	r3, [sp, #0]
 800084c:	460b      	mov	r3, r1
 800084e:	492f      	ldr	r1, [pc, #188]	@ (800090c <ProcessCommand+0x4bc>)
 8000850:	482f      	ldr	r0, [pc, #188]	@ (8000910 <ProcessCommand+0x4c0>)
 8000852:	f002 fc4f 	bl	80030f4 <siprintf>
            PC_Send(tx_buf);
 8000856:	482e      	ldr	r0, [pc, #184]	@ (8000910 <ProcessCommand+0x4c0>)
 8000858:	f7ff fcf8 	bl	800024c <PC_Send>

            Cmd_Speed(id, spd, acc);
 800085c:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 8000860:	f9b7 10c6 	ldrsh.w	r1, [r7, #198]	@ 0xc6
 8000864:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f921 	bl	8000ab0 <Cmd_Speed>
            PC_Send("$ACK,SPEED,OK\n");
 800086e:	4829      	ldr	r0, [pc, #164]	@ (8000914 <ProcessCommand+0x4c4>)
 8000870:	f7ff fcec 	bl	800024c <PC_Send>
 8000874:	e045      	b.n	8000902 <ProcessCommand+0x4b2>
        } else {
            PC_Send("$ACK,SPEED,ERROR:PARAMS\n");
 8000876:	4828      	ldr	r0, [pc, #160]	@ (8000918 <ProcessCommand+0x4c8>)
 8000878:	f7ff fce8 	bl	800024c <PC_Send>
 800087c:	e041      	b.n	8000902 <ProcessCommand+0x4b2>
        }
    }
    // SPEEDALL - Set all servos wheel speed
    // Format: $CMD,SPEEDALL,<speed>,<acc>
    else if(strcmp(command, "SPEEDALL") == 0) {
 800087e:	4927      	ldr	r1, [pc, #156]	@ (800091c <ProcessCommand+0x4cc>)
 8000880:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8000884:	f7ff fc62 	bl	800014c <strcmp>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d12a      	bne.n	80008e4 <ProcessCommand+0x494>
        if(param_count >= 3) {
 800088e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000892:	2b02      	cmp	r3, #2
 8000894:	dd22      	ble.n	80008dc <ProcessCommand+0x48c>
            s16 spd = ParseInt(params[2], 0);
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fcea 	bl	8000274 <ParseInt>
 80008a0:	4603      	mov	r3, r0
 80008a2:	f8a7 30ca 	strh.w	r3, [r7, #202]	@ 0xca
            u8 acc  = (param_count >= 4) ? ParseInt(params[3], 50) : 50;
 80008a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80008aa:	2b03      	cmp	r3, #3
 80008ac:	dd07      	ble.n	80008be <ProcessCommand+0x46e>
 80008ae:	69bb      	ldr	r3, [r7, #24]
 80008b0:	2132      	movs	r1, #50	@ 0x32
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fcde 	bl	8000274 <ParseInt>
 80008b8:	4603      	mov	r3, r0
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	e000      	b.n	80008c0 <ProcessCommand+0x470>
 80008be:	2332      	movs	r3, #50	@ 0x32
 80008c0:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9

            Cmd_SpeedAll(spd, acc);
 80008c4:	f897 20c9 	ldrb.w	r2, [r7, #201]	@ 0xc9
 80008c8:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	@ 0xca
 80008cc:	4611      	mov	r1, r2
 80008ce:	4618      	mov	r0, r3
 80008d0:	f000 f8b8 	bl	8000a44 <Cmd_SpeedAll>
            PC_Send("$ACK,SPEEDALL,OK\n");
 80008d4:	4812      	ldr	r0, [pc, #72]	@ (8000920 <ProcessCommand+0x4d0>)
 80008d6:	f7ff fcb9 	bl	800024c <PC_Send>
 80008da:	e012      	b.n	8000902 <ProcessCommand+0x4b2>
        } else {
            PC_Send("$ACK,SPEEDALL,ERROR: PARAMS\n");
 80008dc:	4811      	ldr	r0, [pc, #68]	@ (8000924 <ProcessCommand+0x4d4>)
 80008de:	f7ff fcb5 	bl	800024c <PC_Send>
 80008e2:	e00e      	b.n	8000902 <ProcessCommand+0x4b2>
        }
    }
    // Unknown command
    else {
        sprintf(tx_buf, "$ACK,%s,UNKNOWN\n", command);
 80008e4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80008e8:	490f      	ldr	r1, [pc, #60]	@ (8000928 <ProcessCommand+0x4d8>)
 80008ea:	4809      	ldr	r0, [pc, #36]	@ (8000910 <ProcessCommand+0x4c0>)
 80008ec:	f002 fc02 	bl	80030f4 <siprintf>
        PC_Send(tx_buf);
 80008f0:	4807      	ldr	r0, [pc, #28]	@ (8000910 <ProcessCommand+0x4c0>)
 80008f2:	f7ff fcab 	bl	800024c <PC_Send>
 80008f6:	e004      	b.n	8000902 <ProcessCommand+0x4b2>
    if(cmd_copy[0] != '$') return;
 80008f8:	bf00      	nop
 80008fa:	e002      	b.n	8000902 <ProcessCommand+0x4b2>
    if(strstr(cmd_copy, "$CMD,") == NULL) return;
 80008fc:	bf00      	nop
 80008fe:	e000      	b.n	8000902 <ProcessCommand+0x4b2>
    if(param_count < 2) return;
 8000900:	bf00      	nop
    }
}
 8000902:	37d8      	adds	r7, #216	@ 0xd8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	08004538 	.word	0x08004538
 800090c:	08004540 	.word	0x08004540
 8000910:	200000e0 	.word	0x200000e0
 8000914:	08004560 	.word	0x08004560
 8000918:	08004570 	.word	0x08004570
 800091c:	0800458c 	.word	0x0800458c
 8000920:	08004598 	.word	0x08004598
 8000924:	080045ac 	.word	0x080045ac
 8000928:	080045cc 	.word	0x080045cc

0800092c <Cmd_PosAll>:
/*===========================================================================*/
/*                      COMMAND EXECUTION FUNCTIONS                          */
/*===========================================================================*/

void Cmd_PosAll(s16 position, u16 speed, u8 acc)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
 8000932:	4603      	mov	r3, r0
 8000934:	80fb      	strh	r3, [r7, #6]
 8000936:	460b      	mov	r3, r1
 8000938:	80bb      	strh	r3, [r7, #4]
 800093a:	4613      	mov	r3, r2
 800093c:	70fb      	strb	r3, [r7, #3]
    // Clamp position
    if(position < 0) position = 0;
 800093e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000942:	2b00      	cmp	r3, #0
 8000944:	da01      	bge.n	800094a <Cmd_PosAll+0x1e>
 8000946:	2300      	movs	r3, #0
 8000948:	80fb      	strh	r3, [r7, #6]
    if(position > 4095) position = 4095;
 800094a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800094e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000952:	db02      	blt.n	800095a <Cmd_PosAll+0x2e>
 8000954:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000958:	80fb      	strh	r3, [r7, #6]

    sprintf(tx_buf, "$DBG,Executing POSALL:  %d @ spd=%d acc=%d\n", position, speed, acc);
 800095a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800095e:	88b9      	ldrh	r1, [r7, #4]
 8000960:	78fb      	ldrb	r3, [r7, #3]
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	460b      	mov	r3, r1
 8000966:	4912      	ldr	r1, [pc, #72]	@ (80009b0 <Cmd_PosAll+0x84>)
 8000968:	4812      	ldr	r0, [pc, #72]	@ (80009b4 <Cmd_PosAll+0x88>)
 800096a:	f002 fbc3 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 800096e:	4811      	ldr	r0, [pc, #68]	@ (80009b4 <Cmd_PosAll+0x88>)
 8000970:	f7ff fc6c 	bl	800024c <PC_Send>

    for(int i = 0; i < NUM_SERVOS; i++) {
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	e012      	b.n	80009a0 <Cmd_PosAll+0x74>
        STS3215_WritePosEx(&hservo, servo_ids[i], position, speed, acc);
 800097a:	4a0f      	ldr	r2, [pc, #60]	@ (80009b8 <Cmd_PosAll+0x8c>)
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	4413      	add	r3, r2
 8000980:	7819      	ldrb	r1, [r3, #0]
 8000982:	88b8      	ldrh	r0, [r7, #4]
 8000984:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000988:	78fb      	ldrb	r3, [r7, #3]
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	4603      	mov	r3, r0
 800098e:	480b      	ldr	r0, [pc, #44]	@ (80009bc <Cmd_PosAll+0x90>)
 8000990:	f000 fc95 	bl	80012be <STS3215_WritePosEx>
        HAL_Delay(10);
 8000994:	200a      	movs	r0, #10
 8000996:	f000 ffe9 	bl	800196c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	3301      	adds	r3, #1
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	2b04      	cmp	r3, #4
 80009a4:	dde9      	ble.n	800097a <Cmd_PosAll+0x4e>
    }
}
 80009a6:	bf00      	nop
 80009a8:	bf00      	nop
 80009aa:	3710      	adds	r7, #16
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	080045e0 	.word	0x080045e0
 80009b4:	200000e0 	.word	0x200000e0
 80009b8:	20000000 	.word	0x20000000
 80009bc:	2000008c 	.word	0x2000008c

080009c0 <Cmd_Pos>:

void Cmd_Pos(u8 id, s16 position, u16 speed, u8 acc)
{
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af02      	add	r7, sp, #8
 80009c6:	4604      	mov	r4, r0
 80009c8:	4608      	mov	r0, r1
 80009ca:	4611      	mov	r1, r2
 80009cc:	461a      	mov	r2, r3
 80009ce:	4623      	mov	r3, r4
 80009d0:	71fb      	strb	r3, [r7, #7]
 80009d2:	4603      	mov	r3, r0
 80009d4:	80bb      	strh	r3, [r7, #4]
 80009d6:	460b      	mov	r3, r1
 80009d8:	807b      	strh	r3, [r7, #2]
 80009da:	4613      	mov	r3, r2
 80009dc:	71bb      	strb	r3, [r7, #6]
    // Clamp position
    if(position < 0) position = 0;
 80009de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	da01      	bge.n	80009ea <Cmd_Pos+0x2a>
 80009e6:	2300      	movs	r3, #0
 80009e8:	80bb      	strh	r3, [r7, #4]
    if(position > 4095) position = 4095;
 80009ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80009f2:	db02      	blt.n	80009fa <Cmd_Pos+0x3a>
 80009f4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80009f8:	80bb      	strh	r3, [r7, #4]

    sprintf(tx_buf, "$DBG,Executing POS: ID=%d pos=%d spd=%d acc=%d\n", id, position, speed, acc);
 80009fa:	79f9      	ldrb	r1, [r7, #7]
 80009fc:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	79ba      	ldrb	r2, [r7, #6]
 8000a04:	9201      	str	r2, [sp, #4]
 8000a06:	9300      	str	r3, [sp, #0]
 8000a08:	4603      	mov	r3, r0
 8000a0a:	460a      	mov	r2, r1
 8000a0c:	490a      	ldr	r1, [pc, #40]	@ (8000a38 <Cmd_Pos+0x78>)
 8000a0e:	480b      	ldr	r0, [pc, #44]	@ (8000a3c <Cmd_Pos+0x7c>)
 8000a10:	f002 fb70 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000a14:	4809      	ldr	r0, [pc, #36]	@ (8000a3c <Cmd_Pos+0x7c>)
 8000a16:	f7ff fc19 	bl	800024c <PC_Send>

    STS3215_WritePosEx(&hservo, id, position, speed, acc);
 8000a1a:	8878      	ldrh	r0, [r7, #2]
 8000a1c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a20:	79f9      	ldrb	r1, [r7, #7]
 8000a22:	79bb      	ldrb	r3, [r7, #6]
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	4603      	mov	r3, r0
 8000a28:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <Cmd_Pos+0x80>)
 8000a2a:	f000 fc48 	bl	80012be <STS3215_WritePosEx>
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	bf00      	nop
 8000a38:	0800460c 	.word	0x0800460c
 8000a3c:	200000e0 	.word	0x200000e0
 8000a40:	2000008c 	.word	0x2000008c

08000a44 <Cmd_SpeedAll>:

void Cmd_SpeedAll(s16 speed, u8 acc)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	80fb      	strh	r3, [r7, #6]
 8000a50:	4613      	mov	r3, r2
 8000a52:	717b      	strb	r3, [r7, #5]
    sprintf(tx_buf, "$DBG,Executing SPEEDALL:  %d acc=%d\n", speed, acc);
 8000a54:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000a58:	797b      	ldrb	r3, [r7, #5]
 8000a5a:	4911      	ldr	r1, [pc, #68]	@ (8000aa0 <Cmd_SpeedAll+0x5c>)
 8000a5c:	4811      	ldr	r0, [pc, #68]	@ (8000aa4 <Cmd_SpeedAll+0x60>)
 8000a5e:	f002 fb49 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000a62:	4810      	ldr	r0, [pc, #64]	@ (8000aa4 <Cmd_SpeedAll+0x60>)
 8000a64:	f7ff fbf2 	bl	800024c <PC_Send>

    for(int i = 0; i < NUM_SERVOS; i++) {
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	e00f      	b.n	8000a8e <Cmd_SpeedAll+0x4a>
        STS3215_WriteSpe(&hservo, servo_ids[i], speed, acc);
 8000a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa8 <Cmd_SpeedAll+0x64>)
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	4413      	add	r3, r2
 8000a74:	7819      	ldrb	r1, [r3, #0]
 8000a76:	797b      	ldrb	r3, [r7, #5]
 8000a78:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000a7c:	480b      	ldr	r0, [pc, #44]	@ (8000aac <Cmd_SpeedAll+0x68>)
 8000a7e:	f000 fc8a 	bl	8001396 <STS3215_WriteSpe>
        HAL_Delay(10);
 8000a82:	200a      	movs	r0, #10
 8000a84:	f000 ff72 	bl	800196c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	2b04      	cmp	r3, #4
 8000a92:	ddec      	ble.n	8000a6e <Cmd_SpeedAll+0x2a>
    }
}
 8000a94:	bf00      	nop
 8000a96:	bf00      	nop
 8000a98:	3710      	adds	r7, #16
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	0800463c 	.word	0x0800463c
 8000aa4:	200000e0 	.word	0x200000e0
 8000aa8:	20000000 	.word	0x20000000
 8000aac:	2000008c 	.word	0x2000008c

08000ab0 <Cmd_Speed>:

void Cmd_Speed(u8 id, s16 speed, u8 acc)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af02      	add	r7, sp, #8
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
 8000aba:	460b      	mov	r3, r1
 8000abc:	80bb      	strh	r3, [r7, #4]
 8000abe:	4613      	mov	r3, r2
 8000ac0:	71bb      	strb	r3, [r7, #6]
    sprintf(tx_buf, "$DBG,Executing SPEED: ID=%d spd=%d acc=%d\n", id, speed, acc);
 8000ac2:	79fa      	ldrb	r2, [r7, #7]
 8000ac4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000ac8:	79bb      	ldrb	r3, [r7, #6]
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	460b      	mov	r3, r1
 8000ace:	4909      	ldr	r1, [pc, #36]	@ (8000af4 <Cmd_Speed+0x44>)
 8000ad0:	4809      	ldr	r0, [pc, #36]	@ (8000af8 <Cmd_Speed+0x48>)
 8000ad2:	f002 fb0f 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000ad6:	4808      	ldr	r0, [pc, #32]	@ (8000af8 <Cmd_Speed+0x48>)
 8000ad8:	f7ff fbb8 	bl	800024c <PC_Send>

    STS3215_WriteSpe(&hservo, id, speed, acc);
 8000adc:	79bb      	ldrb	r3, [r7, #6]
 8000ade:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ae2:	79f9      	ldrb	r1, [r7, #7]
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <Cmd_Speed+0x4c>)
 8000ae6:	f000 fc56 	bl	8001396 <STS3215_WriteSpe>
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	08004664 	.word	0x08004664
 8000af8:	200000e0 	.word	0x200000e0
 8000afc:	2000008c 	.word	0x2000008c

08000b00 <Cmd_Wheel>:

void Cmd_Wheel(u8 id)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
    sprintf(tx_buf, "$DBG,Setting ID=%d to WHEEL mode\n", id);
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4908      	ldr	r1, [pc, #32]	@ (8000b30 <Cmd_Wheel+0x30>)
 8000b10:	4808      	ldr	r0, [pc, #32]	@ (8000b34 <Cmd_Wheel+0x34>)
 8000b12:	f002 faef 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000b16:	4807      	ldr	r0, [pc, #28]	@ (8000b34 <Cmd_Wheel+0x34>)
 8000b18:	f7ff fb98 	bl	800024c <PC_Send>

    STS3215_WheelMode(&hservo, id);
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4805      	ldr	r0, [pc, #20]	@ (8000b38 <Cmd_Wheel+0x38>)
 8000b22:	f000 fc16 	bl	8001352 <STS3215_WheelMode>
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	08004690 	.word	0x08004690
 8000b34:	200000e0 	.word	0x200000e0
 8000b38:	2000008c 	.word	0x2000008c

08000b3c <Cmd_Servo>:

void Cmd_Servo(u8 id)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
    sprintf(tx_buf, "$DBG,Setting ID=%d to SERVO mode\n", id);
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4908      	ldr	r1, [pc, #32]	@ (8000b6c <Cmd_Servo+0x30>)
 8000b4c:	4808      	ldr	r0, [pc, #32]	@ (8000b70 <Cmd_Servo+0x34>)
 8000b4e:	f002 fad1 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000b52:	4807      	ldr	r0, [pc, #28]	@ (8000b70 <Cmd_Servo+0x34>)
 8000b54:	f7ff fb7a 	bl	800024c <PC_Send>

    STS3215_ServoMode(&hservo, id);
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4805      	ldr	r0, [pc, #20]	@ (8000b74 <Cmd_Servo+0x38>)
 8000b5e:	f000 fc09 	bl	8001374 <STS3215_ServoMode>
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	080046b4 	.word	0x080046b4
 8000b70:	200000e0 	.word	0x200000e0
 8000b74:	2000008c 	.word	0x2000008c

08000b78 <Cmd_Torque>:

void Cmd_Torque(u8 enable)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	71fb      	strb	r3, [r7, #7]
    sprintf(tx_buf, "$DBG,Setting torque:  %s\n", enable ? "ON" : "OFF");
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <Cmd_Torque+0x14>
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <Cmd_Torque+0x5c>)
 8000b8a:	e000      	b.n	8000b8e <Cmd_Torque+0x16>
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <Cmd_Torque+0x60>)
 8000b8e:	461a      	mov	r2, r3
 8000b90:	4912      	ldr	r1, [pc, #72]	@ (8000bdc <Cmd_Torque+0x64>)
 8000b92:	4813      	ldr	r0, [pc, #76]	@ (8000be0 <Cmd_Torque+0x68>)
 8000b94:	f002 faae 	bl	80030f4 <siprintf>
    PC_Send(tx_buf);
 8000b98:	4811      	ldr	r0, [pc, #68]	@ (8000be0 <Cmd_Torque+0x68>)
 8000b9a:	f7ff fb57 	bl	800024c <PC_Send>

    for(int i = 0; i < NUM_SERVOS; i++) {
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	e00e      	b.n	8000bc2 <Cmd_Torque+0x4a>
        STS3215_EnableTorque(&hservo, servo_ids[i], enable);
 8000ba4:	4a0f      	ldr	r2, [pc, #60]	@ (8000be4 <Cmd_Torque+0x6c>)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4413      	add	r3, r2
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	79fa      	ldrb	r2, [r7, #7]
 8000bae:	4619      	mov	r1, r3
 8000bb0:	480d      	ldr	r0, [pc, #52]	@ (8000be8 <Cmd_Torque+0x70>)
 8000bb2:	f000 fc2d 	bl	8001410 <STS3215_EnableTorque>
        HAL_Delay(10);
 8000bb6:	200a      	movs	r0, #10
 8000bb8:	f000 fed8 	bl	800196c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	2b04      	cmp	r3, #4
 8000bc6:	dded      	ble.n	8000ba4 <Cmd_Torque+0x2c>
    }
}
 8000bc8:	bf00      	nop
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	080046d8 	.word	0x080046d8
 8000bd8:	080046dc 	.word	0x080046dc
 8000bdc:	080046e0 	.word	0x080046e0
 8000be0:	200000e0 	.word	0x200000e0
 8000be4:	20000000 	.word	0x20000000
 8000be8:	2000008c 	.word	0x2000008c

08000bec <Cmd_Stop>:

void Cmd_Stop(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
    PC_Send("$DBG,EMERGENCY STOP\n");
 8000bf2:	480e      	ldr	r0, [pc, #56]	@ (8000c2c <Cmd_Stop+0x40>)
 8000bf4:	f7ff fb2a 	bl	800024c <PC_Send>

    for(int i = 0; i < NUM_SERVOS; i++) {
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	e00e      	b.n	8000c1c <Cmd_Stop+0x30>
        STS3215_WriteSpe(&hservo, servo_ids[i], 0, 0);
 8000bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8000c30 <Cmd_Stop+0x44>)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4413      	add	r3, r2
 8000c04:	7819      	ldrb	r1, [r3, #0]
 8000c06:	2300      	movs	r3, #0
 8000c08:	2200      	movs	r2, #0
 8000c0a:	480a      	ldr	r0, [pc, #40]	@ (8000c34 <Cmd_Stop+0x48>)
 8000c0c:	f000 fbc3 	bl	8001396 <STS3215_WriteSpe>
        HAL_Delay(5);
 8000c10:	2005      	movs	r0, #5
 8000c12:	f000 feab 	bl	800196c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b04      	cmp	r3, #4
 8000c20:	dded      	ble.n	8000bfe <Cmd_Stop+0x12>
    }
}
 8000c22:	bf00      	nop
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	080046fc 	.word	0x080046fc
 8000c30:	20000000 	.word	0x20000000
 8000c34:	2000008c 	.word	0x2000008c

08000c38 <main>:
/*===========================================================================*/
/*                              MAIN FUNCTION                                */
/*===========================================================================*/

int main(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
    HAL_Init();
 8000c3c:	f000 fe34 	bl	80018a8 <HAL_Init>
    SystemClock_Config();
 8000c40:	f000 f84e 	bl	8000ce0 <SystemClock_Config>

    MX_GPIO_Init();
 8000c44:	f7ff fa94 	bl	8000170 <MX_GPIO_Init>
    MX_USART1_UART_Init();  // Servo (PA9, 1Mbps)
 8000c48:	f000 fd3c 	bl	80016c4 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();  // PC Communication (PA2, 115200)
 8000c4c:	f000 fd64 	bl	8001718 <MX_USART2_UART_Init>

    /* USER CODE BEGIN 2 */

    // Startup delay
    HAL_Delay(500);
 8000c50:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c54:	f000 fe8a 	bl	800196c <HAL_Delay>

    // Startup message
    PC_Send("\n\n");
 8000c58:	4819      	ldr	r0, [pc, #100]	@ (8000cc0 <main+0x88>)
 8000c5a:	f7ff faf7 	bl	800024c <PC_Send>
    PC_Send("$READY,5\n");
 8000c5e:	4819      	ldr	r0, [pc, #100]	@ (8000cc4 <main+0x8c>)
 8000c60:	f7ff faf4 	bl	800024c <PC_Send>
    PC_Send("$DBG,ST3215 Controller v2.0\n");
 8000c64:	4818      	ldr	r0, [pc, #96]	@ (8000cc8 <main+0x90>)
 8000c66:	f7ff faf1 	bl	800024c <PC_Send>

    // Initialize servo library
    STS3215_Init(&hservo, &huart1);
 8000c6a:	4918      	ldr	r1, [pc, #96]	@ (8000ccc <main+0x94>)
 8000c6c:	4818      	ldr	r0, [pc, #96]	@ (8000cd0 <main+0x98>)
 8000c6e:	f000 f8e5 	bl	8000e3c <STS3215_Init>
    STS3215_SetLevel(&hservo, 0);  // Silent mode
 8000c72:	2100      	movs	r1, #0
 8000c74:	4816      	ldr	r0, [pc, #88]	@ (8000cd0 <main+0x98>)
 8000c76:	f000 f8fa 	bl	8000e6e <STS3215_SetLevel>

    PC_Send("$DBG,Servo library initialized\n");
 8000c7a:	4816      	ldr	r0, [pc, #88]	@ (8000cd4 <main+0x9c>)
 8000c7c:	f7ff fae6 	bl	800024c <PC_Send>

    // Enable torque on all servos
    Cmd_Torque(1);
 8000c80:	2001      	movs	r0, #1
 8000c82:	f7ff ff79 	bl	8000b78 <Cmd_Torque>

    PC_Send("$DBG,Ready for commands!\n");
 8000c86:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <main+0xa0>)
 8000c88:	f7ff fae0 	bl	800024c <PC_Send>

    last_feedback_time = HAL_GetTick();
 8000c8c:	f000 fe64 	bl	8001958 <HAL_GetTick>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4a12      	ldr	r2, [pc, #72]	@ (8000cdc <main+0xa4>)
 8000c94:	6013      	str	r3, [r2, #0]

    /* Infinite loop */
    while (1)
    {
        // Check for incoming commands
        CheckForCommand();
 8000c96:	f7ff fb9d 	bl	80003d4 <CheckForCommand>

        // Send feedback periodically
        if((HAL_GetTick() - last_feedback_time) >= FEEDBACK_INTERVAL_MS) {
 8000c9a:	f000 fe5d 	bl	8001958 <HAL_GetTick>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cdc <main+0xa4>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2bc7      	cmp	r3, #199	@ 0xc7
 8000ca8:	d906      	bls.n	8000cb8 <main+0x80>
            last_feedback_time = HAL_GetTick();
 8000caa:	f000 fe55 	bl	8001958 <HAL_GetTick>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000cdc <main+0xa4>)
 8000cb2:	6013      	str	r3, [r2, #0]
            SendFeedbackToPC();
 8000cb4:	f7ff faf4 	bl	80002a0 <SendFeedbackToPC>
        }

        HAL_Delay(1);
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f000 fe57 	bl	800196c <HAL_Delay>
        CheckForCommand();
 8000cbe:	e7ea      	b.n	8000c96 <main+0x5e>
 8000cc0:	08004714 	.word	0x08004714
 8000cc4:	08004718 	.word	0x08004718
 8000cc8:	08004724 	.word	0x08004724
 8000ccc:	200001ec 	.word	0x200001ec
 8000cd0:	2000008c 	.word	0x2000008c
 8000cd4:	08004744 	.word	0x08004744
 8000cd8:	08004764 	.word	0x08004764
 8000cdc:	200001e4 	.word	0x200001e4

08000ce0 <SystemClock_Config>:
/*===========================================================================*/
/*                         SYSTEM CONFIGURATION                              */
/*===========================================================================*/

void SystemClock_Config(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b090      	sub	sp, #64	@ 0x40
 8000ce4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce6:	f107 0318 	add.w	r3, r7, #24
 8000cea:	2228      	movs	r2, #40	@ 0x28
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f002 fa65 	bl	80031be <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
 8000d00:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d02:	2302      	movs	r3, #2
 8000d04:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d06:	2301      	movs	r3, #1
 8000d08:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct. HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0a:	2310      	movs	r3, #16
 8000d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL. PLLState = RCC_PLL_ON;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000d12:	2300      	movs	r3, #0
 8000d14:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL. PLLMUL = RCC_PLL_MUL16;
 8000d16:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d1c:	f107 0318 	add.w	r3, r7, #24
 8000d20:	4618      	mov	r0, r3
 8000d22:	f001 f913 	bl	8001f4c <HAL_RCC_OscConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0x50>
        Error_Handler();
 8000d2c:	f000 f819 	bl	8000d62 <Error_Handler>
    }

    RCC_ClkInitStruct. ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d30:	230f      	movs	r3, #15
 8000d32:	607b      	str	r3, [r7, #4]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d34:	2302      	movs	r3, #2
 8000d36:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d40:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2102      	movs	r1, #2
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f001 fb80 	bl	8002450 <HAL_RCC_ClockConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <SystemClock_Config+0x7a>
        Error_Handler();
 8000d56:	f000 f804 	bl	8000d62 <Error_Handler>
    }
}
 8000d5a:	bf00      	nop
 8000d5c:	3740      	adds	r7, #64	@ 0x40
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <Error_Handler>:

void Error_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d66:	b672      	cpsid	i
}
 8000d68:	bf00      	nop
    __disable_irq();
    while (1) {}
 8000d6a:	bf00      	nop
 8000d6c:	e7fd      	b.n	8000d6a <Error_Handler+0x8>
	...

08000d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d76:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <HAL_MspInit+0x5c>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	4a14      	ldr	r2, [pc, #80]	@ (8000dcc <HAL_MspInit+0x5c>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6193      	str	r3, [r2, #24]
 8000d82:	4b12      	ldr	r3, [pc, #72]	@ (8000dcc <HAL_MspInit+0x5c>)
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dcc <HAL_MspInit+0x5c>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	4a0e      	ldr	r2, [pc, #56]	@ (8000dcc <HAL_MspInit+0x5c>)
 8000d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d98:	61d3      	str	r3, [r2, #28]
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <HAL_MspInit+0x5c>)
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da2:	607b      	str	r3, [r7, #4]
 8000da4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000da6:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd0 <HAL_MspInit+0x60>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	4a04      	ldr	r2, [pc, #16]	@ (8000dd0 <HAL_MspInit+0x60>)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	3714      	adds	r7, #20
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	40010000 	.word	0x40010000

08000dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <NMI_Handler+0x4>

08000ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <HardFault_Handler+0x4>

08000de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <MemManage_Handler+0x4>

08000dec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <BusFault_Handler+0x4>

08000df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <UsageFault_Handler+0x4>

08000dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr

08000e08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr

08000e14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr

08000e20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e24:	f000 fd86 	bl	8001934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e30:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e34:	f001 f868 	bl	8001f08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <STS3215_Init>:
/*===========================================================================*/
/*                      INITIALIZATION FUNCTIONS                             */
/*===========================================================================*/

void STS3215_Init(STS3215_HandleTypeDef *hservo, UART_HandleTypeDef *huart)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
    hservo->huart = huart;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	601a      	str	r2, [r3, #0]
    hservo->Level = 1;          // All commands respond by default
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2201      	movs	r2, #1
 8000e50:	711a      	strb	r2, [r3, #4]
    hservo->End = 0;            // Little endian for STS series
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2200      	movs	r2, #0
 8000e56:	715a      	strb	r2, [r3, #5]
    hservo->Error = 0;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	719a      	strb	r2, [r3, #6]
    hservo->IOTimeOut = 100;    // 100ms timeout
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2264      	movs	r2, #100	@ 0x64
 8000e62:	609a      	str	r2, [r3, #8]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr

08000e6e <STS3215_SetLevel>:

void STS3215_SetLevel(STS3215_HandleTypeDef *hservo, u8 level)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
 8000e76:	460b      	mov	r3, r1
 8000e78:	70fb      	strb	r3, [r7, #3]
    hservo->Level = level;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	78fa      	ldrb	r2, [r7, #3]
 8000e7e:	711a      	strb	r2, [r3, #4]
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr

08000e8a <Host2SCS>:
/*                      PRIVATE HELPER FUNCTIONS                             */
/*===========================================================================*/

// Convert 16-bit value to two 8-bit values (endianness aware)
static void Host2SCS(STS3215_HandleTypeDef *hservo, u8 *DataL, u8 *DataH, u16 Data)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b085      	sub	sp, #20
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	60f8      	str	r0, [r7, #12]
 8000e92:	60b9      	str	r1, [r7, #8]
 8000e94:	607a      	str	r2, [r7, #4]
 8000e96:	807b      	strh	r3, [r7, #2]
    if(hservo->End) {
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	795b      	ldrb	r3, [r3, #5]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d00a      	beq.n	8000eb6 <Host2SCS+0x2c>
        *DataL = (Data >> 8);
 8000ea0:	887b      	ldrh	r3, [r7, #2]
 8000ea2:	0a1b      	lsrs	r3, r3, #8
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	701a      	strb	r2, [r3, #0]
        *DataH = (Data & 0xFF);
 8000eac:	887b      	ldrh	r3, [r7, #2]
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	701a      	strb	r2, [r3, #0]
    } else {
        *DataH = (Data >> 8);
        *DataL = (Data & 0xFF);
    }
}
 8000eb4:	e009      	b.n	8000eca <Host2SCS+0x40>
        *DataH = (Data >> 8);
 8000eb6:	887b      	ldrh	r3, [r7, #2]
 8000eb8:	0a1b      	lsrs	r3, r3, #8
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	701a      	strb	r2, [r3, #0]
        *DataL = (Data & 0xFF);
 8000ec2:	887b      	ldrh	r3, [r7, #2]
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	701a      	strb	r2, [r3, #0]
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr

08000ed4 <SCS2Host>:

// Convert two 8-bit values to 16-bit value (endianness aware)
static u16 SCS2Host(STS3215_HandleTypeDef *hservo, u8 DataL, u8 DataH)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	70fb      	strb	r3, [r7, #3]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	70bb      	strb	r3, [r7, #2]
    u16 Data;
    if(hservo->End) {
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	795b      	ldrb	r3, [r3, #5]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00a      	beq.n	8000f02 <SCS2Host+0x2e>
        Data = DataL;
 8000eec:	78fb      	ldrb	r3, [r7, #3]
 8000eee:	81fb      	strh	r3, [r7, #14]
        Data <<= 8;
 8000ef0:	89fb      	ldrh	r3, [r7, #14]
 8000ef2:	021b      	lsls	r3, r3, #8
 8000ef4:	81fb      	strh	r3, [r7, #14]
        Data |= DataH;
 8000ef6:	78bb      	ldrb	r3, [r7, #2]
 8000ef8:	b29a      	uxth	r2, r3
 8000efa:	89fb      	ldrh	r3, [r7, #14]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	81fb      	strh	r3, [r7, #14]
 8000f00:	e009      	b.n	8000f16 <SCS2Host+0x42>
    } else {
        Data = DataH;
 8000f02:	78bb      	ldrb	r3, [r7, #2]
 8000f04:	81fb      	strh	r3, [r7, #14]
        Data <<= 8;
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	021b      	lsls	r3, r3, #8
 8000f0a:	81fb      	strh	r3, [r7, #14]
        Data |= DataL;
 8000f0c:	78fb      	ldrb	r3, [r7, #3]
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	89fb      	ldrh	r3, [r7, #14]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	81fb      	strh	r3, [r7, #14]
    }
    return Data;
 8000f16:	89fb      	ldrh	r3, [r7, #14]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr

08000f22 <FlushRx>:

// Flush RX buffer
static void FlushRx(STS3215_HandleTypeDef *hservo)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b084      	sub	sp, #16
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
    u8 dummy;
    HAL_HalfDuplex_EnableReceiver(hservo->huart);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 fe19 	bl	8002b66 <HAL_HalfDuplex_EnableReceiver>
    while(HAL_UART_Receive(hservo->huart, &dummy, 1, 1) == HAL_OK);
 8000f34:	bf00      	nop
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6818      	ldr	r0, [r3, #0]
 8000f3a:	f107 010f 	add.w	r1, r7, #15
 8000f3e:	2301      	movs	r3, #1
 8000f40:	2201      	movs	r2, #1
 8000f42:	f001 fd46 	bl	80029d2 <HAL_UART_Receive>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0f4      	beq.n	8000f36 <FlushRx+0x14>
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <WriteBuf>:

// Write command buffer to servo
static void WriteBuf(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nDat, u8 nLen, u8 Fun)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b088      	sub	sp, #32
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	72fb      	strb	r3, [r7, #11]
 8000f64:	4613      	mov	r3, r2
 8000f66:	72bb      	strb	r3, [r7, #10]
    u8 msgLen = 2;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	77fb      	strb	r3, [r7, #31]
    u8 bBuf[7];
    u8 CheckSum = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	74fb      	strb	r3, [r7, #19]

    bBuf[0] = 0xFF;
 8000f70:	23ff      	movs	r3, #255	@ 0xff
 8000f72:	753b      	strb	r3, [r7, #20]
    bBuf[1] = 0xFF;
 8000f74:	23ff      	movs	r3, #255	@ 0xff
 8000f76:	757b      	strb	r3, [r7, #21]
    bBuf[2] = ID;
 8000f78:	7afb      	ldrb	r3, [r7, #11]
 8000f7a:	75bb      	strb	r3, [r7, #22]
    bBuf[4] = Fun;
 8000f7c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f80:	763b      	strb	r3, [r7, #24]

    if(nDat) {
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d021      	beq.n	8000fcc <WriteBuf+0x76>
        msgLen += nLen + 1;
 8000f88:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f8c:	7ffb      	ldrb	r3, [r7, #31]
 8000f8e:	4413      	add	r3, r2
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	3301      	adds	r3, #1
 8000f94:	77fb      	strb	r3, [r7, #31]
        bBuf[3] = msgLen;
 8000f96:	7ffb      	ldrb	r3, [r7, #31]
 8000f98:	75fb      	strb	r3, [r7, #23]
        bBuf[5] = MemAddr;
 8000f9a:	7abb      	ldrb	r3, [r7, #10]
 8000f9c:	767b      	strb	r3, [r7, #25]

        HAL_HalfDuplex_EnableTransmitter(hservo->huart);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f001 fdac 	bl	8002b00 <HAL_HalfDuplex_EnableTransmitter>
        HAL_UART_Transmit(hservo->huart, bBuf, 6, 100);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	f107 0114 	add.w	r1, r7, #20
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	2206      	movs	r2, #6
 8000fb4:	f001 fc82 	bl	80028bc <HAL_UART_Transmit>
        HAL_UART_Transmit(hservo->huart, nDat, nLen, 100);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	2364      	movs	r3, #100	@ 0x64
 8000fc4:	6879      	ldr	r1, [r7, #4]
 8000fc6:	f001 fc79 	bl	80028bc <HAL_UART_Transmit>
 8000fca:	e00e      	b.n	8000fea <WriteBuf+0x94>
    } else {
        bBuf[3] = msgLen;
 8000fcc:	7ffb      	ldrb	r3, [r7, #31]
 8000fce:	75fb      	strb	r3, [r7, #23]
        HAL_HalfDuplex_EnableTransmitter(hservo->huart);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f001 fd93 	bl	8002b00 <HAL_HalfDuplex_EnableTransmitter>
        HAL_UART_Transmit(hservo->huart, bBuf, 5, 100);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	6818      	ldr	r0, [r3, #0]
 8000fde:	f107 0114 	add.w	r1, r7, #20
 8000fe2:	2364      	movs	r3, #100	@ 0x64
 8000fe4:	2205      	movs	r2, #5
 8000fe6:	f001 fc69 	bl	80028bc <HAL_UART_Transmit>
    }

    // Calculate checksum
    CheckSum = ID + msgLen + Fun + MemAddr;
 8000fea:	7afa      	ldrb	r2, [r7, #11]
 8000fec:	7ffb      	ldrb	r3, [r7, #31]
 8000fee:	4413      	add	r3, r2
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ff6:	4413      	add	r3, r2
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	7abb      	ldrb	r3, [r7, #10]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	74fb      	strb	r3, [r7, #19]
    if(nDat) {
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d012      	beq.n	800102e <WriteBuf+0xd8>
        for(u8 i = 0; i < nLen; i++) {
 8001008:	2300      	movs	r3, #0
 800100a:	77bb      	strb	r3, [r7, #30]
 800100c:	e00a      	b.n	8001024 <WriteBuf+0xce>
            CheckSum += nDat[i];
 800100e:	7fbb      	ldrb	r3, [r7, #30]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	4413      	add	r3, r2
 8001014:	781a      	ldrb	r2, [r3, #0]
 8001016:	7cfb      	ldrb	r3, [r7, #19]
 8001018:	4413      	add	r3, r2
 800101a:	b2db      	uxtb	r3, r3
 800101c:	74fb      	strb	r3, [r7, #19]
        for(u8 i = 0; i < nLen; i++) {
 800101e:	7fbb      	ldrb	r3, [r7, #30]
 8001020:	3301      	adds	r3, #1
 8001022:	77bb      	strb	r3, [r7, #30]
 8001024:	7fba      	ldrb	r2, [r7, #30]
 8001026:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800102a:	429a      	cmp	r2, r3
 800102c:	d3ef      	bcc.n	800100e <WriteBuf+0xb8>
        }
    }
    CheckSum = ~CheckSum;
 800102e:	7cfb      	ldrb	r3, [r7, #19]
 8001030:	43db      	mvns	r3, r3
 8001032:	b2db      	uxtb	r3, r3
 8001034:	74fb      	strb	r3, [r7, #19]
    HAL_UART_Transmit(hservo->huart, &CheckSum, 1, 100);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	6818      	ldr	r0, [r3, #0]
 800103a:	f107 0113 	add.w	r1, r7, #19
 800103e:	2364      	movs	r3, #100	@ 0x64
 8001040:	2201      	movs	r2, #1
 8001042:	f001 fc3b 	bl	80028bc <HAL_UART_Transmit>
}
 8001046:	bf00      	nop
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <CheckHead>:

// Check for response header (0xFF 0xFF)
static int CheckHead(STS3215_HandleTypeDef *hservo)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b084      	sub	sp, #16
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
    u8 bDat;
    u8 bBuf[2] = {0, 0};
 8001056:	2300      	movs	r3, #0
 8001058:	81bb      	strh	r3, [r7, #12]
    u8 Cnt = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	73fb      	strb	r3, [r7, #15]

    HAL_HalfDuplex_EnableReceiver(hservo->huart);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fd7f 	bl	8002b66 <HAL_HalfDuplex_EnableReceiver>

    while(1) {
        if(HAL_UART_Receive(hservo->huart, &bDat, 1, hservo->IOTimeOut) != HAL_OK) {
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6818      	ldr	r0, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f107 010e 	add.w	r1, r7, #14
 8001074:	2201      	movs	r2, #1
 8001076:	f001 fcac 	bl	80029d2 <HAL_UART_Receive>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <CheckHead+0x36>
            return 0;
 8001080:	2300      	movs	r3, #0
 8001082:	e013      	b.n	80010ac <CheckHead+0x5e>
        }
        bBuf[1] = bBuf[0];
 8001084:	7b3b      	ldrb	r3, [r7, #12]
 8001086:	737b      	strb	r3, [r7, #13]
        bBuf[0] = bDat;
 8001088:	7bbb      	ldrb	r3, [r7, #14]
 800108a:	733b      	strb	r3, [r7, #12]
        if(bBuf[0] == 0xFF && bBuf[1] == 0xFF) {
 800108c:	7b3b      	ldrb	r3, [r7, #12]
 800108e:	2bff      	cmp	r3, #255	@ 0xff
 8001090:	d102      	bne.n	8001098 <CheckHead+0x4a>
 8001092:	7b7b      	ldrb	r3, [r7, #13]
 8001094:	2bff      	cmp	r3, #255	@ 0xff
 8001096:	d007      	beq.n	80010a8 <CheckHead+0x5a>
            break;
        }
        Cnt++;
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	3301      	adds	r3, #1
 800109c:	73fb      	strb	r3, [r7, #15]
        if(Cnt > 10) {
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	2b0a      	cmp	r3, #10
 80010a2:	d9e1      	bls.n	8001068 <CheckHead+0x1a>
            return 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	e001      	b.n	80010ac <CheckHead+0x5e>
            break;
 80010a8:	bf00      	nop
        }
    }
    return 1;
 80010aa:	2301      	movs	r3, #1
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <Ack>:

// Wait for and validate acknowledgment
static int Ack(STS3215_HandleTypeDef *hservo, u8 ID)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	460b      	mov	r3, r1
 80010be:	70fb      	strb	r3, [r7, #3]
    hservo->Error = 0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	719a      	strb	r2, [r3, #6]

    if(ID != STS_BROADCAST_ID && hservo->Level) {
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	2bfe      	cmp	r3, #254	@ 0xfe
 80010ca:	d036      	beq.n	800113a <Ack+0x86>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	791b      	ldrb	r3, [r3, #4]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d032      	beq.n	800113a <Ack+0x86>
        if(! CheckHead(hservo)) {
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff ffba 	bl	800104e <CheckHead>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d101      	bne.n	80010e4 <Ack+0x30>
            return 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	e02b      	b.n	800113c <Ack+0x88>
        }

        u8 bBuf[4];
        if(HAL_UART_Receive(hservo->huart, bBuf, 4, hservo->IOTimeOut) != HAL_OK) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f107 0108 	add.w	r1, r7, #8
 80010f0:	2204      	movs	r2, #4
 80010f2:	f001 fc6e 	bl	80029d2 <HAL_UART_Receive>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <Ack+0x4c>
            return 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	e01d      	b.n	800113c <Ack+0x88>
        }

        if(bBuf[0] != ID) {
 8001100:	7a3b      	ldrb	r3, [r7, #8]
 8001102:	78fa      	ldrb	r2, [r7, #3]
 8001104:	429a      	cmp	r2, r3
 8001106:	d001      	beq.n	800110c <Ack+0x58>
            return 0;
 8001108:	2300      	movs	r3, #0
 800110a:	e017      	b.n	800113c <Ack+0x88>
        }
        if(bBuf[1] != 2) {
 800110c:	7a7b      	ldrb	r3, [r7, #9]
 800110e:	2b02      	cmp	r3, #2
 8001110:	d001      	beq.n	8001116 <Ack+0x62>
            return 0;
 8001112:	2300      	movs	r3, #0
 8001114:	e012      	b.n	800113c <Ack+0x88>
        }

        u8 calSum = ~(bBuf[0] + bBuf[1] + bBuf[2]);
 8001116:	7a3a      	ldrb	r2, [r7, #8]
 8001118:	7a7b      	ldrb	r3, [r7, #9]
 800111a:	4413      	add	r3, r2
 800111c:	b2da      	uxtb	r2, r3
 800111e:	7abb      	ldrb	r3, [r7, #10]
 8001120:	4413      	add	r3, r2
 8001122:	b2db      	uxtb	r3, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	73fb      	strb	r3, [r7, #15]
        if(calSum != bBuf[3]) {
 8001128:	7afb      	ldrb	r3, [r7, #11]
 800112a:	7bfa      	ldrb	r2, [r7, #15]
 800112c:	429a      	cmp	r2, r3
 800112e:	d001      	beq.n	8001134 <Ack+0x80>
            return 0;
 8001130:	2300      	movs	r3, #0
 8001132:	e003      	b.n	800113c <Ack+0x88>
        }
        hservo->Error = bBuf[2];
 8001134:	7aba      	ldrb	r2, [r7, #10]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	719a      	strb	r2, [r3, #6]
    }
    return 1;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <STS3215_GenWrite>:
/*===========================================================================*/
/*                    LOW-LEVEL READ/WRITE FUNCTIONS                         */
/*===========================================================================*/

int STS3215_GenWrite(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nDat, u8 nLen)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af02      	add	r7, sp, #8
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	72fb      	strb	r3, [r7, #11]
 8001152:	4613      	mov	r3, r2
 8001154:	72bb      	strb	r3, [r7, #10]
    FlushRx(hservo);
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f7ff fee3 	bl	8000f22 <FlushRx>
    WriteBuf(hservo, ID, MemAddr, nDat, nLen, INST_WRITE);
 800115c:	7aba      	ldrb	r2, [r7, #10]
 800115e:	7af9      	ldrb	r1, [r7, #11]
 8001160:	2303      	movs	r3, #3
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	7e3b      	ldrb	r3, [r7, #24]
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68f8      	ldr	r0, [r7, #12]
 800116c:	f7ff fef3 	bl	8000f56 <WriteBuf>
    return Ack(hservo, ID);
 8001170:	7afb      	ldrb	r3, [r7, #11]
 8001172:	4619      	mov	r1, r3
 8001174:	68f8      	ldr	r0, [r7, #12]
 8001176:	f7ff ff9d 	bl	80010b4 <Ack>
 800117a:	4603      	mov	r3, r0
}
 800117c:	4618      	mov	r0, r3
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <STS3215_WriteByte>:
    WriteBuf(hservo, ID, 0, NULL, 0, INST_REG_ACTION);
    return Ack(hservo, ID);
}

int STS3215_WriteByte(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 bDat)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af02      	add	r7, sp, #8
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	4608      	mov	r0, r1
 800118e:	4611      	mov	r1, r2
 8001190:	461a      	mov	r2, r3
 8001192:	4603      	mov	r3, r0
 8001194:	70fb      	strb	r3, [r7, #3]
 8001196:	460b      	mov	r3, r1
 8001198:	70bb      	strb	r3, [r7, #2]
 800119a:	4613      	mov	r3, r2
 800119c:	707b      	strb	r3, [r7, #1]
    FlushRx(hservo);
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff febf 	bl	8000f22 <FlushRx>
    WriteBuf(hservo, ID, MemAddr, &bDat, 1, INST_WRITE);
 80011a4:	1c7b      	adds	r3, r7, #1
 80011a6:	78ba      	ldrb	r2, [r7, #2]
 80011a8:	78f9      	ldrb	r1, [r7, #3]
 80011aa:	2003      	movs	r0, #3
 80011ac:	9001      	str	r0, [sp, #4]
 80011ae:	2001      	movs	r0, #1
 80011b0:	9000      	str	r0, [sp, #0]
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fecf 	bl	8000f56 <WriteBuf>
    return Ack(hservo, ID);
 80011b8:	78fb      	ldrb	r3, [r7, #3]
 80011ba:	4619      	mov	r1, r3
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff79 	bl	80010b4 <Ack>
 80011c2:	4603      	mov	r3, r0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <STS3215_Read>:
    WriteBuf(hservo, ID, MemAddr, bBuf, 2, INST_WRITE);
    return Ack(hservo, ID);
}

int STS3215_Read(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nData, u8 nLen)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	72fb      	strb	r3, [r7, #11]
 80011da:	4613      	mov	r3, r2
 80011dc:	72bb      	strb	r3, [r7, #10]
    FlushRx(hservo);
 80011de:	68f8      	ldr	r0, [r7, #12]
 80011e0:	f7ff fe9f 	bl	8000f22 <FlushRx>
    WriteBuf(hservo, ID, MemAddr, &nLen, 1, INST_READ);
 80011e4:	7aba      	ldrb	r2, [r7, #10]
 80011e6:	7af9      	ldrb	r1, [r7, #11]
 80011e8:	2302      	movs	r3, #2
 80011ea:	9301      	str	r3, [sp, #4]
 80011ec:	2301      	movs	r3, #1
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	f107 0320 	add.w	r3, r7, #32
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff feae 	bl	8000f56 <WriteBuf>

    if(! CheckHead(hservo)) {
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f7ff ff27 	bl	800104e <CheckHead>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <STS3215_Read+0x3e>
        return 0;
 8001206:	2300      	movs	r3, #0
 8001208:	e055      	b.n	80012b6 <STS3215_Read+0xea>
    }

    u8 bBuf[4];
    hservo->Error = 0;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	2200      	movs	r2, #0
 800120e:	719a      	strb	r2, [r3, #6]

    if(HAL_UART_Receive(hservo->huart, bBuf, 3, hservo->IOTimeOut) != HAL_OK) {
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f107 0110 	add.w	r1, r7, #16
 800121c:	2203      	movs	r2, #3
 800121e:	f001 fbd8 	bl	80029d2 <HAL_UART_Receive>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <STS3215_Read+0x60>
        return 0;
 8001228:	2300      	movs	r3, #0
 800122a:	e044      	b.n	80012b6 <STS3215_Read+0xea>
    }

    if(HAL_UART_Receive(hservo->huart, nData, nLen, hservo->IOTimeOut) != HAL_OK) {
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001234:	461a      	mov	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	6879      	ldr	r1, [r7, #4]
 800123c:	f001 fbc9 	bl	80029d2 <HAL_UART_Receive>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <STS3215_Read+0x7e>
        return 0;
 8001246:	2300      	movs	r3, #0
 8001248:	e035      	b.n	80012b6 <STS3215_Read+0xea>
    }

    if(HAL_UART_Receive(hservo->huart, bBuf+3, 1, hservo->IOTimeOut) != HAL_OK) {
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	f107 0110 	add.w	r1, r7, #16
 8001252:	3103      	adds	r1, #3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2201      	movs	r2, #1
 800125a:	f001 fbba 	bl	80029d2 <HAL_UART_Receive>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <STS3215_Read+0x9c>
        return 0;
 8001264:	2300      	movs	r3, #0
 8001266:	e026      	b.n	80012b6 <STS3215_Read+0xea>
    }

    // Verify checksum
    u8 calSum = bBuf[0] + bBuf[1] + bBuf[2];
 8001268:	7c3a      	ldrb	r2, [r7, #16]
 800126a:	7c7b      	ldrb	r3, [r7, #17]
 800126c:	4413      	add	r3, r2
 800126e:	b2da      	uxtb	r2, r3
 8001270:	7cbb      	ldrb	r3, [r7, #18]
 8001272:	4413      	add	r3, r2
 8001274:	75fb      	strb	r3, [r7, #23]
    for(u8 i = 0; i < nLen; i++) {
 8001276:	2300      	movs	r3, #0
 8001278:	75bb      	strb	r3, [r7, #22]
 800127a:	e009      	b.n	8001290 <STS3215_Read+0xc4>
        calSum += nData[i];
 800127c:	7dbb      	ldrb	r3, [r7, #22]
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	781a      	ldrb	r2, [r3, #0]
 8001284:	7dfb      	ldrb	r3, [r7, #23]
 8001286:	4413      	add	r3, r2
 8001288:	75fb      	strb	r3, [r7, #23]
    for(u8 i = 0; i < nLen; i++) {
 800128a:	7dbb      	ldrb	r3, [r7, #22]
 800128c:	3301      	adds	r3, #1
 800128e:	75bb      	strb	r3, [r7, #22]
 8001290:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001294:	7dba      	ldrb	r2, [r7, #22]
 8001296:	429a      	cmp	r2, r3
 8001298:	d3f0      	bcc.n	800127c <STS3215_Read+0xb0>
    }
    calSum = ~calSum;
 800129a:	7dfb      	ldrb	r3, [r7, #23]
 800129c:	43db      	mvns	r3, r3
 800129e:	75fb      	strb	r3, [r7, #23]

    if(calSum != bBuf[3]) {
 80012a0:	7cfb      	ldrb	r3, [r7, #19]
 80012a2:	7dfa      	ldrb	r2, [r7, #23]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d001      	beq.n	80012ac <STS3215_Read+0xe0>
        return 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	e004      	b.n	80012b6 <STS3215_Read+0xea>
    }

    hservo->Error = bBuf[2];
 80012ac:	7cba      	ldrb	r2, [r7, #18]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	719a      	strb	r2, [r3, #6]
    return nLen;
 80012b2:	f897 3020 	ldrb.w	r3, [r7, #32]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <STS3215_WritePosEx>:
/*===========================================================================*/
/*                      POSITION CONTROL FUNCTIONS                           */
/*===========================================================================*/

int STS3215_WritePosEx(STS3215_HandleTypeDef *hservo, u8 ID, s16 Position, u16 Speed, u8 ACC)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b088      	sub	sp, #32
 80012c2:	af02      	add	r7, sp, #8
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	4608      	mov	r0, r1
 80012c8:	4611      	mov	r1, r2
 80012ca:	461a      	mov	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	72fb      	strb	r3, [r7, #11]
 80012d0:	460b      	mov	r3, r1
 80012d2:	813b      	strh	r3, [r7, #8]
 80012d4:	4613      	mov	r3, r2
 80012d6:	80fb      	strh	r3, [r7, #6]
    if(Position < 0) {
 80012d8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	da09      	bge.n	80012f4 <STS3215_WritePosEx+0x36>
        Position = -Position;
 80012e0:	893b      	ldrh	r3, [r7, #8]
 80012e2:	425b      	negs	r3, r3
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	813b      	strh	r3, [r7, #8]
        Position |= (1 << 15);
 80012e8:	893b      	ldrh	r3, [r7, #8]
 80012ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80012ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80012f2:	813b      	strh	r3, [r7, #8]
    }

    u8 bBuf[7];
    bBuf[0] = ACC;
 80012f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012f8:	743b      	strb	r3, [r7, #16]
    Host2SCS(hservo, bBuf+1, bBuf+2, Position);
 80012fa:	f107 0110 	add.w	r1, r7, #16
 80012fe:	3101      	adds	r1, #1
 8001300:	f107 0210 	add.w	r2, r7, #16
 8001304:	3202      	adds	r2, #2
 8001306:	893b      	ldrh	r3, [r7, #8]
 8001308:	68f8      	ldr	r0, [r7, #12]
 800130a:	f7ff fdbe 	bl	8000e8a <Host2SCS>
    Host2SCS(hservo, bBuf+3, bBuf+4, 0);  // Time = 0
 800130e:	f107 0110 	add.w	r1, r7, #16
 8001312:	3103      	adds	r1, #3
 8001314:	f107 0210 	add.w	r2, r7, #16
 8001318:	3204      	adds	r2, #4
 800131a:	2300      	movs	r3, #0
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f7ff fdb4 	bl	8000e8a <Host2SCS>
    Host2SCS(hservo, bBuf+5, bBuf+6, Speed);
 8001322:	f107 0110 	add.w	r1, r7, #16
 8001326:	3105      	adds	r1, #5
 8001328:	f107 0210 	add.w	r2, r7, #16
 800132c:	3206      	adds	r2, #6
 800132e:	88fb      	ldrh	r3, [r7, #6]
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f7ff fdaa 	bl	8000e8a <Host2SCS>

    return STS3215_GenWrite(hservo, ID, STS_ACC, bBuf, 7);
 8001336:	f107 0310 	add.w	r3, r7, #16
 800133a:	7af9      	ldrb	r1, [r7, #11]
 800133c:	2207      	movs	r2, #7
 800133e:	9200      	str	r2, [sp, #0]
 8001340:	2229      	movs	r2, #41	@ 0x29
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f7ff fefe 	bl	8001144 <STS3215_GenWrite>
 8001348:	4603      	mov	r3, r0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3718      	adds	r7, #24
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <STS3215_WheelMode>:
/*===========================================================================*/
/*                        WHEEL MODE FUNCTIONS                               */
/*===========================================================================*/

int STS3215_WheelMode(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	460b      	mov	r3, r1
 800135c:	70fb      	strb	r3, [r7, #3]
    return STS3215_WriteByte(hservo, ID, STS_MODE, 1);
 800135e:	78f9      	ldrb	r1, [r7, #3]
 8001360:	2301      	movs	r3, #1
 8001362:	2221      	movs	r2, #33	@ 0x21
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff ff0d 	bl	8001184 <STS3215_WriteByte>
 800136a:	4603      	mov	r3, r0
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <STS3215_ServoMode>:

int STS3215_ServoMode(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	70fb      	strb	r3, [r7, #3]
    return STS3215_WriteByte(hservo, ID, STS_MODE, 0);
 8001380:	78f9      	ldrb	r1, [r7, #3]
 8001382:	2300      	movs	r3, #0
 8001384:	2221      	movs	r2, #33	@ 0x21
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff fefc 	bl	8001184 <STS3215_WriteByte>
 800138c:	4603      	mov	r3, r0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <STS3215_WriteSpe>:

int STS3215_WriteSpe(STS3215_HandleTypeDef *hservo, u8 ID, s16 Speed, u8 ACC)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b086      	sub	sp, #24
 800139a:	af02      	add	r7, sp, #8
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	4608      	mov	r0, r1
 80013a0:	4611      	mov	r1, r2
 80013a2:	461a      	mov	r2, r3
 80013a4:	4603      	mov	r3, r0
 80013a6:	70fb      	strb	r3, [r7, #3]
 80013a8:	460b      	mov	r3, r1
 80013aa:	803b      	strh	r3, [r7, #0]
 80013ac:	4613      	mov	r3, r2
 80013ae:	70bb      	strb	r3, [r7, #2]
    if(Speed < 0) {
 80013b0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	da09      	bge.n	80013cc <STS3215_WriteSpe+0x36>
        Speed = -Speed;
 80013b8:	883b      	ldrh	r3, [r7, #0]
 80013ba:	425b      	negs	r3, r3
 80013bc:	b29b      	uxth	r3, r3
 80013be:	803b      	strh	r3, [r7, #0]
        Speed |= (1 << 15);
 80013c0:	883b      	ldrh	r3, [r7, #0]
 80013c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80013c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80013ca:	803b      	strh	r3, [r7, #0]
    }

    u8 bBuf[1] = {ACC};
 80013cc:	78bb      	ldrb	r3, [r7, #2]
 80013ce:	733b      	strb	r3, [r7, #12]
    STS3215_GenWrite(hservo, ID, STS_ACC, bBuf, 1);
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	78f9      	ldrb	r1, [r7, #3]
 80013d6:	2201      	movs	r2, #1
 80013d8:	9200      	str	r2, [sp, #0]
 80013da:	2229      	movs	r2, #41	@ 0x29
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff feb1 	bl	8001144 <STS3215_GenWrite>

    u8 sBuf[2];
    Host2SCS(hservo, sBuf+0, sBuf+1, Speed);
 80013e2:	f107 0208 	add.w	r2, r7, #8
 80013e6:	3201      	adds	r2, #1
 80013e8:	883b      	ldrh	r3, [r7, #0]
 80013ea:	f107 0108 	add.w	r1, r7, #8
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f7ff fd4b 	bl	8000e8a <Host2SCS>

    return STS3215_GenWrite(hservo, ID, STS_GOAL_SPEED_L, sBuf, 2);
 80013f4:	f107 0308 	add.w	r3, r7, #8
 80013f8:	78f9      	ldrb	r1, [r7, #3]
 80013fa:	2202      	movs	r2, #2
 80013fc:	9200      	str	r2, [sp, #0]
 80013fe:	222e      	movs	r2, #46	@ 0x2e
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fe9f 	bl	8001144 <STS3215_GenWrite>
 8001406:	4603      	mov	r3, r0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <STS3215_EnableTorque>:
/*===========================================================================*/
/*                        TORQUE CONTROL FUNCTIONS                           */
/*===========================================================================*/

int STS3215_EnableTorque(STS3215_HandleTypeDef *hservo, u8 ID, u8 Enable)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	70fb      	strb	r3, [r7, #3]
 800141c:	4613      	mov	r3, r2
 800141e:	70bb      	strb	r3, [r7, #2]
    return STS3215_WriteByte(hservo, ID, STS_TORQUE_ENABLE, Enable);
 8001420:	78bb      	ldrb	r3, [r7, #2]
 8001422:	78f9      	ldrb	r1, [r7, #3]
 8001424:	2228      	movs	r2, #40	@ 0x28
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff feac 	bl	8001184 <STS3215_WriteByte>
 800142c:	4603      	mov	r3, r0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <STS3215_FeedBack>:
    hservo->Error = bBuf[2];
    return bBuf[0];
}

int STS3215_FeedBack(STS3215_HandleTypeDef *hservo, u8 ID, STS3215_FeedbackTypeDef *feedback)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b08e      	sub	sp, #56	@ 0x38
 800143a:	af02      	add	r7, sp, #8
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	460b      	mov	r3, r1
 8001440:	607a      	str	r2, [r7, #4]
 8001442:	72fb      	strb	r3, [r7, #11]
    u8 Mem[STS_PRESENT_CURRENT_H - STS_PRESENT_POSITION_L + 1];

    int nLen = STS3215_Read(hservo, ID, STS_PRESENT_POSITION_L, Mem, sizeof(Mem));
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	7af9      	ldrb	r1, [r7, #11]
 800144a:	220f      	movs	r2, #15
 800144c:	9200      	str	r2, [sp, #0]
 800144e:	2238      	movs	r2, #56	@ 0x38
 8001450:	68f8      	ldr	r0, [r7, #12]
 8001452:	f7ff febb 	bl	80011cc <STS3215_Read>
 8001456:	6278      	str	r0, [r7, #36]	@ 0x24
    if(nLen != sizeof(Mem)) {
 8001458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145a:	2b0f      	cmp	r3, #15
 800145c:	d002      	beq.n	8001464 <STS3215_FeedBack+0x2e>
        return -1;
 800145e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001462:	e064      	b.n	800152e <STS3215_FeedBack+0xf8>
    }

    // Parse position
    s16 pos = SCS2Host(hservo, Mem[0], Mem[1]);
 8001464:	7d3b      	ldrb	r3, [r7, #20]
 8001466:	7d7a      	ldrb	r2, [r7, #21]
 8001468:	4619      	mov	r1, r3
 800146a:	68f8      	ldr	r0, [r7, #12]
 800146c:	f7ff fd32 	bl	8000ed4 <SCS2Host>
 8001470:	4603      	mov	r3, r0
 8001472:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if(pos & (1 << 15)) {
 8001474:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001478:	2b00      	cmp	r3, #0
 800147a:	da06      	bge.n	800148a <STS3215_FeedBack+0x54>
        pos = -(pos & ~(1 << 15));
 800147c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800147e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001482:	b29b      	uxth	r3, r3
 8001484:	425b      	negs	r3, r3
 8001486:	b29b      	uxth	r3, r3
 8001488:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }
    feedback->Position = pos;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800148e:	801a      	strh	r2, [r3, #0]

    // Parse speed
    s16 spd = SCS2Host(hservo, Mem[2], Mem[3]);
 8001490:	7dbb      	ldrb	r3, [r7, #22]
 8001492:	7dfa      	ldrb	r2, [r7, #23]
 8001494:	4619      	mov	r1, r3
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7ff fd1c 	bl	8000ed4 <SCS2Host>
 800149c:	4603      	mov	r3, r0
 800149e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if(spd & (1 << 15)) {
 80014a0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	da06      	bge.n	80014b6 <STS3215_FeedBack+0x80>
        spd = -(spd & ~(1 << 15));
 80014a8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80014aa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	425b      	negs	r3, r3
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }
    feedback->Speed = spd;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80014ba:	805a      	strh	r2, [r3, #2]

    // Parse load
    s16 load = SCS2Host(hservo, Mem[4], Mem[5]);
 80014bc:	7e3b      	ldrb	r3, [r7, #24]
 80014be:	7e7a      	ldrb	r2, [r7, #25]
 80014c0:	4619      	mov	r1, r3
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	f7ff fd06 	bl	8000ed4 <SCS2Host>
 80014c8:	4603      	mov	r3, r0
 80014ca:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if(load & (1 << 10)) {
 80014cc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80014ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d006      	beq.n	80014e4 <STS3215_FeedBack+0xae>
        load = -(load & ~(1 << 10));
 80014d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80014d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80014dc:	b29b      	uxth	r3, r3
 80014de:	425b      	negs	r3, r3
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }
    feedback->Load = load;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80014e8:	809a      	strh	r2, [r3, #4]

    // Voltage and temperature
    feedback->Voltage = Mem[STS_PRESENT_VOLTAGE - STS_PRESENT_POSITION_L];
 80014ea:	7eba      	ldrb	r2, [r7, #26]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	719a      	strb	r2, [r3, #6]
    feedback->Temperature = Mem[STS_PRESENT_TEMPERATURE - STS_PRESENT_POSITION_L];
 80014f0:	7efa      	ldrb	r2, [r7, #27]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	71da      	strb	r2, [r3, #7]

    // Moving status
    feedback->Moving = Mem[STS_MOVING - STS_PRESENT_POSITION_L];
 80014f6:	7fba      	ldrb	r2, [r7, #30]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	721a      	strb	r2, [r3, #8]

    // Current
    s16 curr = SCS2Host(hservo, Mem[STS_PRESENT_CURRENT_L - STS_PRESENT_POSITION_L],
 80014fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001500:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001504:	4619      	mov	r1, r3
 8001506:	68f8      	ldr	r0, [r7, #12]
 8001508:	f7ff fce4 	bl	8000ed4 <SCS2Host>
 800150c:	4603      	mov	r3, r0
 800150e:	853b      	strh	r3, [r7, #40]	@ 0x28
                                Mem[STS_PRESENT_CURRENT_H - STS_PRESENT_POSITION_L]);
    if(curr & (1 << 15)) {
 8001510:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001514:	2b00      	cmp	r3, #0
 8001516:	da06      	bge.n	8001526 <STS3215_FeedBack+0xf0>
        curr = -(curr & ~(1 << 15));
 8001518:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800151a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800151e:	b29b      	uxth	r3, r3
 8001520:	425b      	negs	r3, r3
 8001522:	b29b      	uxth	r3, r3
 8001524:	853b      	strh	r3, [r7, #40]	@ 0x28
    }
    feedback->Current = curr;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800152a:	815a      	strh	r2, [r3, #10]

    return nLen;
 800152c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800152e:	4618      	mov	r0, r3
 8001530:	3730      	adds	r7, #48	@ 0x30
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0
  return 1;
 800153a:	2301      	movs	r3, #1
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <_kill>:

int _kill(int pid, int sig)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800154e:	f001 ff09 	bl	8003364 <__errno>
 8001552:	4603      	mov	r3, r0
 8001554:	2216      	movs	r2, #22
 8001556:	601a      	str	r2, [r3, #0]
  return -1;
 8001558:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800155c:	4618      	mov	r0, r3
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <_exit>:

void _exit (int status)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800156c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ffe7 	bl	8001544 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001576:	bf00      	nop
 8001578:	e7fd      	b.n	8001576 <_exit+0x12>

0800157a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b086      	sub	sp, #24
 800157e:	af00      	add	r7, sp, #0
 8001580:	60f8      	str	r0, [r7, #12]
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
 800158a:	e00a      	b.n	80015a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800158c:	f3af 8000 	nop.w
 8001590:	4601      	mov	r1, r0
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	60ba      	str	r2, [r7, #8]
 8001598:	b2ca      	uxtb	r2, r1
 800159a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	3301      	adds	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	dbf0      	blt.n	800158c <_read+0x12>
  }

  return len;
 80015aa:	687b      	ldr	r3, [r7, #4]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	e009      	b.n	80015da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	60ba      	str	r2, [r7, #8]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	3301      	adds	r3, #1
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	429a      	cmp	r2, r3
 80015e0:	dbf1      	blt.n	80015c6 <_write+0x12>
  }
  return len;
 80015e2:	687b      	ldr	r3, [r7, #4]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_close>:

int _close(int file)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr

08001602 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
 800160a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001612:	605a      	str	r2, [r3, #4]
  return 0;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr

08001620 <_isatty>:

int _isatty(int file)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001628:	2301      	movs	r3, #1
}
 800162a:	4618      	mov	r0, r3
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001654:	4a14      	ldr	r2, [pc, #80]	@ (80016a8 <_sbrk+0x5c>)
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <_sbrk+0x60>)
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001660:	4b13      	ldr	r3, [pc, #76]	@ (80016b0 <_sbrk+0x64>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d102      	bne.n	800166e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001668:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <_sbrk+0x64>)
 800166a:	4a12      	ldr	r2, [pc, #72]	@ (80016b4 <_sbrk+0x68>)
 800166c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800166e:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <_sbrk+0x64>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4413      	add	r3, r2
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	429a      	cmp	r2, r3
 800167a:	d207      	bcs.n	800168c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800167c:	f001 fe72 	bl	8003364 <__errno>
 8001680:	4603      	mov	r3, r0
 8001682:	220c      	movs	r2, #12
 8001684:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001686:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800168a:	e009      	b.n	80016a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <_sbrk+0x64>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001692:	4b07      	ldr	r3, [pc, #28]	@ (80016b0 <_sbrk+0x64>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	4a05      	ldr	r2, [pc, #20]	@ (80016b0 <_sbrk+0x64>)
 800169c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800169e:	68fb      	ldr	r3, [r7, #12]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20005000 	.word	0x20005000
 80016ac:	00000400 	.word	0x00000400
 80016b0:	200001e8 	.word	0x200001e8
 80016b4:	200003d0 	.word	0x200003d0

080016b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;  // Servo communication (PA9, 1Mbps, half-duplex)
UART_HandleTypeDef huart2;  // Debug output (PA2, 115200, normal)

/* USART1 init function - FOR SERVO */
void MX_USART1_UART_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 80016c8:	4b10      	ldr	r3, [pc, #64]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016ca:	4a11      	ldr	r2, [pc, #68]	@ (8001710 <MX_USART1_UART_Init+0x4c>)
 80016cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 80016ce:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016d0:	4a10      	ldr	r2, [pc, #64]	@ (8001714 <MX_USART1_UART_Init+0x50>)
 80016d2:	605a      	str	r2, [r3, #4]
  huart1.Init. WordLength = UART_WORDLENGTH_8B;
 80016d4:	4b0d      	ldr	r3, [pc, #52]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016dc:	2200      	movs	r2, #0
 80016de:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016e8:	220c      	movs	r2, #12
 80016ea:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
  huart1.Init. OverSampling = UART_OVERSAMPLING_16;
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <MX_USART1_UART_Init+0x48>)
 80016fa:	f001 f887 	bl	800280c <HAL_HalfDuplex_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001704:	f7ff fb2d 	bl	8000d62 <Error_Handler>
  }
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	200001ec 	.word	0x200001ec
 8001710:	40013800 	.word	0x40013800
 8001714:	000f4240 	.word	0x000f4240

08001718 <MX_USART2_UART_Init>:

/* USART2 init function - FOR DEBUG */
void MX_USART2_UART_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 800171e:	4a12      	ldr	r2, [pc, #72]	@ (8001768 <MX_USART2_UART_Init+0x50>)
 8001720:	601a      	str	r2, [r3, #0]
  huart2.Init. BaudRate = 115200;
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 8001724:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001728:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800172a:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001730:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001736:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800173c:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 800173e:	220c      	movs	r2, #12
 8001740:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  huart2.Init. OverSampling = UART_OVERSAMPLING_16;
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 800174a:	2200      	movs	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800174e:	4805      	ldr	r0, [pc, #20]	@ (8001764 <MX_USART2_UART_Init+0x4c>)
 8001750:	f001 f80c 	bl	800276c <HAL_UART_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800175a:	f7ff fb02 	bl	8000d62 <Error_Handler>
  }
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000234 	.word	0x20000234
 8001768:	40004400 	.word	0x40004400

0800176c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08a      	sub	sp, #40	@ 0x28
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	f107 0318 	add.w	r3, r7, #24
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]

  if(uartHandle->Instance == USART1)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a31      	ldr	r2, [pc, #196]	@ (800184c <HAL_UART_MspInit+0xe0>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d125      	bne.n	80017d8 <HAL_UART_MspInit+0x6c>
  {
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800178c:	4b30      	ldr	r3, [pc, #192]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a2f      	ldr	r2, [pc, #188]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 8001792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b2d      	ldr	r3, [pc, #180]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	4a29      	ldr	r2, [pc, #164]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	6193      	str	r3, [r2, #24]
 80017b0:	4b27      	ldr	r3, [pc, #156]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	693b      	ldr	r3, [r7, #16]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX (Half-duplex for servo)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017c2:	2312      	movs	r3, #18
 80017c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	f107 0318 	add.w	r3, r7, #24
 80017ce:	4619      	mov	r1, r3
 80017d0:	4820      	ldr	r0, [pc, #128]	@ (8001854 <HAL_UART_MspInit+0xe8>)
 80017d2:	f000 f9fd 	bl	8001bd0 <HAL_GPIO_Init>
    GPIO_InitStruct. Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 80017d6:	e034      	b.n	8001842 <HAL_UART_MspInit+0xd6>
  else if(uartHandle->Instance == USART2)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001858 <HAL_UART_MspInit+0xec>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d12f      	bne.n	8001842 <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	4a1a      	ldr	r2, [pc, #104]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017ec:	61d3      	str	r3, [r2, #28]
 80017ee:	4b18      	ldr	r3, [pc, #96]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	4a14      	ldr	r2, [pc, #80]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	6193      	str	r3, [r2, #24]
 8001806:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <HAL_UART_MspInit+0xe4>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct. Pin = GPIO_PIN_2;
 8001812:	2304      	movs	r3, #4
 8001814:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800181a:	2303      	movs	r3, #3
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181e:	f107 0318 	add.w	r3, r7, #24
 8001822:	4619      	mov	r1, r3
 8001824:	480b      	ldr	r0, [pc, #44]	@ (8001854 <HAL_UART_MspInit+0xe8>)
 8001826:	f000 f9d3 	bl	8001bd0 <HAL_GPIO_Init>
    GPIO_InitStruct. Pin = GPIO_PIN_3;
 800182a:	2308      	movs	r3, #8
 800182c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	f107 0318 	add.w	r3, r7, #24
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <HAL_UART_MspInit+0xe8>)
 800183e:	f000 f9c7 	bl	8001bd0 <HAL_GPIO_Init>
}
 8001842:	bf00      	nop
 8001844:	3728      	adds	r7, #40	@ 0x28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40013800 	.word	0x40013800
 8001850:	40021000 	.word	0x40021000
 8001854:	40010800 	.word	0x40010800
 8001858:	40004400 	.word	0x40004400

0800185c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800185c:	f7ff ff2c 	bl	80016b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001860:	480b      	ldr	r0, [pc, #44]	@ (8001890 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001862:	490c      	ldr	r1, [pc, #48]	@ (8001894 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001864:	4a0c      	ldr	r2, [pc, #48]	@ (8001898 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001868:	e002      	b.n	8001870 <LoopCopyDataInit>

0800186a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800186a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800186c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800186e:	3304      	adds	r3, #4

08001870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001874:	d3f9      	bcc.n	800186a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001876:	4a09      	ldr	r2, [pc, #36]	@ (800189c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001878:	4c09      	ldr	r4, [pc, #36]	@ (80018a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800187a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800187c:	e001      	b.n	8001882 <LoopFillZerobss>

0800187e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800187e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001880:	3204      	adds	r2, #4

08001882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001884:	d3fb      	bcc.n	800187e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001886:	f001 fd73 	bl	8003370 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800188a:	f7ff f9d5 	bl	8000c38 <main>
  bx lr
 800188e:	4770      	bx	lr
  ldr r0, =_sdata
 8001890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001894:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001898:	0800499c 	.word	0x0800499c
  ldr r2, =_sbss
 800189c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80018a0:	200003cc 	.word	0x200003cc

080018a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018a4:	e7fe      	b.n	80018a4 <ADC1_2_IRQHandler>
	...

080018a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <HAL_Init+0x28>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a07      	ldr	r2, [pc, #28]	@ (80018d0 <HAL_Init+0x28>)
 80018b2:	f043 0310 	orr.w	r3, r3, #16
 80018b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b8:	2003      	movs	r0, #3
 80018ba:	f000 f947 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018be:	2000      	movs	r0, #0
 80018c0:	f000 f808 	bl	80018d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018c4:	f7ff fa54 	bl	8000d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40022000 	.word	0x40022000

080018d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018dc:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <HAL_InitTick+0x54>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b12      	ldr	r3, [pc, #72]	@ (800192c <HAL_InitTick+0x58>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	4619      	mov	r1, r3
 80018e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f95f 	bl	8001bb6 <HAL_SYSTICK_Config>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e00e      	b.n	8001920 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b0f      	cmp	r3, #15
 8001906:	d80a      	bhi.n	800191e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001908:	2200      	movs	r2, #0
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001910:	f000 f927 	bl	8001b62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001914:	4a06      	ldr	r2, [pc, #24]	@ (8001930 <HAL_InitTick+0x5c>)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800191a:	2300      	movs	r3, #0
 800191c:	e000      	b.n	8001920 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000008 	.word	0x20000008
 800192c:	20000010 	.word	0x20000010
 8001930:	2000000c 	.word	0x2000000c

08001934 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001938:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <HAL_IncTick+0x1c>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	4b05      	ldr	r3, [pc, #20]	@ (8001954 <HAL_IncTick+0x20>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4413      	add	r3, r2
 8001944:	4a03      	ldr	r2, [pc, #12]	@ (8001954 <HAL_IncTick+0x20>)
 8001946:	6013      	str	r3, [r2, #0]
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	20000010 	.word	0x20000010
 8001954:	2000027c 	.word	0x2000027c

08001958 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return uwTick;
 800195c:	4b02      	ldr	r3, [pc, #8]	@ (8001968 <HAL_GetTick+0x10>)
 800195e:	681b      	ldr	r3, [r3, #0]
}
 8001960:	4618      	mov	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr
 8001968:	2000027c 	.word	0x2000027c

0800196c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001974:	f7ff fff0 	bl	8001958 <HAL_GetTick>
 8001978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001984:	d005      	beq.n	8001992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001986:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <HAL_Delay+0x44>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4413      	add	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001992:	bf00      	nop
 8001994:	f7ff ffe0 	bl	8001958 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d8f7      	bhi.n	8001994 <HAL_Delay+0x28>
  {
  }
}
 80019a4:	bf00      	nop
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000010 	.word	0x20000010

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	db0b      	blt.n	8001a42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	f003 021f 	and.w	r2, r3, #31
 8001a30:	4906      	ldr	r1, [pc, #24]	@ (8001a4c <__NVIC_EnableIRQ+0x34>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	095b      	lsrs	r3, r3, #5
 8001a38:	2001      	movs	r0, #1
 8001a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	e000e100 	.word	0xe000e100

08001a50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	6039      	str	r1, [r7, #0]
 8001a5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	db0a      	blt.n	8001a7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	490c      	ldr	r1, [pc, #48]	@ (8001a9c <__NVIC_SetPriority+0x4c>)
 8001a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6e:	0112      	lsls	r2, r2, #4
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	440b      	add	r3, r1
 8001a74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a78:	e00a      	b.n	8001a90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	4908      	ldr	r1, [pc, #32]	@ (8001aa0 <__NVIC_SetPriority+0x50>)
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	f003 030f 	and.w	r3, r3, #15
 8001a86:	3b04      	subs	r3, #4
 8001a88:	0112      	lsls	r2, r2, #4
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	761a      	strb	r2, [r3, #24]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000e100 	.word	0xe000e100
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b089      	sub	sp, #36	@ 0x24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	f1c3 0307 	rsb	r3, r3, #7
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	bf28      	it	cs
 8001ac2:	2304      	movcs	r3, #4
 8001ac4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3304      	adds	r3, #4
 8001aca:	2b06      	cmp	r3, #6
 8001acc:	d902      	bls.n	8001ad4 <NVIC_EncodePriority+0x30>
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3b03      	subs	r3, #3
 8001ad2:	e000      	b.n	8001ad6 <NVIC_EncodePriority+0x32>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43da      	mvns	r2, r3
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	fa01 f303 	lsl.w	r3, r1, r3
 8001af6:	43d9      	mvns	r1, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001afc:	4313      	orrs	r3, r2
         );
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3724      	adds	r7, #36	@ 0x24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b18:	d301      	bcc.n	8001b1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e00f      	b.n	8001b3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <SysTick_Config+0x40>)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b26:	210f      	movs	r1, #15
 8001b28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b2c:	f7ff ff90 	bl	8001a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b30:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <SysTick_Config+0x40>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b36:	4b04      	ldr	r3, [pc, #16]	@ (8001b48 <SysTick_Config+0x40>)
 8001b38:	2207      	movs	r2, #7
 8001b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	e000e010 	.word	0xe000e010

08001b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ff2d 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b086      	sub	sp, #24
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4603      	mov	r3, r0
 8001b6a:	60b9      	str	r1, [r7, #8]
 8001b6c:	607a      	str	r2, [r7, #4]
 8001b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b74:	f7ff ff42 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001b78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	6978      	ldr	r0, [r7, #20]
 8001b80:	f7ff ff90 	bl	8001aa4 <NVIC_EncodePriority>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff5f 	bl	8001a50 <__NVIC_SetPriority>
}
 8001b92:	bf00      	nop
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff35 	bl	8001a18 <__NVIC_EnableIRQ>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffa2 	bl	8001b08 <SysTick_Config>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b08b      	sub	sp, #44	@ 0x2c
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001be2:	e169      	b.n	8001eb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001be4:	2201      	movs	r2, #1
 8001be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	69fa      	ldr	r2, [r7, #28]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	f040 8158 	bne.w	8001eb2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	4a9a      	ldr	r2, [pc, #616]	@ (8001e70 <HAL_GPIO_Init+0x2a0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d05e      	beq.n	8001cca <HAL_GPIO_Init+0xfa>
 8001c0c:	4a98      	ldr	r2, [pc, #608]	@ (8001e70 <HAL_GPIO_Init+0x2a0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d875      	bhi.n	8001cfe <HAL_GPIO_Init+0x12e>
 8001c12:	4a98      	ldr	r2, [pc, #608]	@ (8001e74 <HAL_GPIO_Init+0x2a4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d058      	beq.n	8001cca <HAL_GPIO_Init+0xfa>
 8001c18:	4a96      	ldr	r2, [pc, #600]	@ (8001e74 <HAL_GPIO_Init+0x2a4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d86f      	bhi.n	8001cfe <HAL_GPIO_Init+0x12e>
 8001c1e:	4a96      	ldr	r2, [pc, #600]	@ (8001e78 <HAL_GPIO_Init+0x2a8>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d052      	beq.n	8001cca <HAL_GPIO_Init+0xfa>
 8001c24:	4a94      	ldr	r2, [pc, #592]	@ (8001e78 <HAL_GPIO_Init+0x2a8>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d869      	bhi.n	8001cfe <HAL_GPIO_Init+0x12e>
 8001c2a:	4a94      	ldr	r2, [pc, #592]	@ (8001e7c <HAL_GPIO_Init+0x2ac>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d04c      	beq.n	8001cca <HAL_GPIO_Init+0xfa>
 8001c30:	4a92      	ldr	r2, [pc, #584]	@ (8001e7c <HAL_GPIO_Init+0x2ac>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d863      	bhi.n	8001cfe <HAL_GPIO_Init+0x12e>
 8001c36:	4a92      	ldr	r2, [pc, #584]	@ (8001e80 <HAL_GPIO_Init+0x2b0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d046      	beq.n	8001cca <HAL_GPIO_Init+0xfa>
 8001c3c:	4a90      	ldr	r2, [pc, #576]	@ (8001e80 <HAL_GPIO_Init+0x2b0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d85d      	bhi.n	8001cfe <HAL_GPIO_Init+0x12e>
 8001c42:	2b12      	cmp	r3, #18
 8001c44:	d82a      	bhi.n	8001c9c <HAL_GPIO_Init+0xcc>
 8001c46:	2b12      	cmp	r3, #18
 8001c48:	d859      	bhi.n	8001cfe <HAL_GPIO_Init+0x12e>
 8001c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c50 <HAL_GPIO_Init+0x80>)
 8001c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c50:	08001ccb 	.word	0x08001ccb
 8001c54:	08001ca5 	.word	0x08001ca5
 8001c58:	08001cb7 	.word	0x08001cb7
 8001c5c:	08001cf9 	.word	0x08001cf9
 8001c60:	08001cff 	.word	0x08001cff
 8001c64:	08001cff 	.word	0x08001cff
 8001c68:	08001cff 	.word	0x08001cff
 8001c6c:	08001cff 	.word	0x08001cff
 8001c70:	08001cff 	.word	0x08001cff
 8001c74:	08001cff 	.word	0x08001cff
 8001c78:	08001cff 	.word	0x08001cff
 8001c7c:	08001cff 	.word	0x08001cff
 8001c80:	08001cff 	.word	0x08001cff
 8001c84:	08001cff 	.word	0x08001cff
 8001c88:	08001cff 	.word	0x08001cff
 8001c8c:	08001cff 	.word	0x08001cff
 8001c90:	08001cff 	.word	0x08001cff
 8001c94:	08001cad 	.word	0x08001cad
 8001c98:	08001cc1 	.word	0x08001cc1
 8001c9c:	4a79      	ldr	r2, [pc, #484]	@ (8001e84 <HAL_GPIO_Init+0x2b4>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d013      	beq.n	8001cca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ca2:	e02c      	b.n	8001cfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	623b      	str	r3, [r7, #32]
          break;
 8001caa:	e029      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	623b      	str	r3, [r7, #32]
          break;
 8001cb4:	e024      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	3308      	adds	r3, #8
 8001cbc:	623b      	str	r3, [r7, #32]
          break;
 8001cbe:	e01f      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	330c      	adds	r3, #12
 8001cc6:	623b      	str	r3, [r7, #32]
          break;
 8001cc8:	e01a      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d102      	bne.n	8001cd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	623b      	str	r3, [r7, #32]
          break;
 8001cd6:	e013      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d105      	bne.n	8001cec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	611a      	str	r2, [r3, #16]
          break;
 8001cea:	e009      	b.n	8001d00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cec:	2308      	movs	r3, #8
 8001cee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69fa      	ldr	r2, [r7, #28]
 8001cf4:	615a      	str	r2, [r3, #20]
          break;
 8001cf6:	e003      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
          break;
 8001cfc:	e000      	b.n	8001d00 <HAL_GPIO_Init+0x130>
          break;
 8001cfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	2bff      	cmp	r3, #255	@ 0xff
 8001d04:	d801      	bhi.n	8001d0a <HAL_GPIO_Init+0x13a>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	e001      	b.n	8001d0e <HAL_GPIO_Init+0x13e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	2bff      	cmp	r3, #255	@ 0xff
 8001d14:	d802      	bhi.n	8001d1c <HAL_GPIO_Init+0x14c>
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	e002      	b.n	8001d22 <HAL_GPIO_Init+0x152>
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1e:	3b08      	subs	r3, #8
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	210f      	movs	r1, #15
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	401a      	ands	r2, r3
 8001d34:	6a39      	ldr	r1, [r7, #32]
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 80b1 	beq.w	8001eb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d50:	4b4d      	ldr	r3, [pc, #308]	@ (8001e88 <HAL_GPIO_Init+0x2b8>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	4a4c      	ldr	r2, [pc, #304]	@ (8001e88 <HAL_GPIO_Init+0x2b8>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	6193      	str	r3, [r2, #24]
 8001d5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e88 <HAL_GPIO_Init+0x2b8>)
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d68:	4a48      	ldr	r2, [pc, #288]	@ (8001e8c <HAL_GPIO_Init+0x2bc>)
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6c:	089b      	lsrs	r3, r3, #2
 8001d6e:	3302      	adds	r3, #2
 8001d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	220f      	movs	r2, #15
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a40      	ldr	r2, [pc, #256]	@ (8001e90 <HAL_GPIO_Init+0x2c0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d013      	beq.n	8001dbc <HAL_GPIO_Init+0x1ec>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a3f      	ldr	r2, [pc, #252]	@ (8001e94 <HAL_GPIO_Init+0x2c4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d00d      	beq.n	8001db8 <HAL_GPIO_Init+0x1e8>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a3e      	ldr	r2, [pc, #248]	@ (8001e98 <HAL_GPIO_Init+0x2c8>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d007      	beq.n	8001db4 <HAL_GPIO_Init+0x1e4>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a3d      	ldr	r2, [pc, #244]	@ (8001e9c <HAL_GPIO_Init+0x2cc>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d101      	bne.n	8001db0 <HAL_GPIO_Init+0x1e0>
 8001dac:	2303      	movs	r3, #3
 8001dae:	e006      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001db0:	2304      	movs	r3, #4
 8001db2:	e004      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001db4:	2302      	movs	r3, #2
 8001db6:	e002      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001db8:	2301      	movs	r3, #1
 8001dba:	e000      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dc0:	f002 0203 	and.w	r2, r2, #3
 8001dc4:	0092      	lsls	r2, r2, #2
 8001dc6:	4093      	lsls	r3, r2
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dce:	492f      	ldr	r1, [pc, #188]	@ (8001e8c <HAL_GPIO_Init+0x2bc>)
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd2:	089b      	lsrs	r3, r3, #2
 8001dd4:	3302      	adds	r3, #2
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d006      	beq.n	8001df6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001de8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	492c      	ldr	r1, [pc, #176]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	608b      	str	r3, [r1, #8]
 8001df4:	e006      	b.n	8001e04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001df6:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001df8:	689a      	ldr	r2, [r3, #8]
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	4928      	ldr	r1, [pc, #160]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d006      	beq.n	8001e1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e10:	4b23      	ldr	r3, [pc, #140]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	4922      	ldr	r1, [pc, #136]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	60cb      	str	r3, [r1, #12]
 8001e1c:	e006      	b.n	8001e2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	43db      	mvns	r3, r3
 8001e26:	491e      	ldr	r1, [pc, #120]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d006      	beq.n	8001e46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e3a:	685a      	ldr	r2, [r3, #4]
 8001e3c:	4918      	ldr	r1, [pc, #96]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	604b      	str	r3, [r1, #4]
 8001e44:	e006      	b.n	8001e54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e46:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	4914      	ldr	r1, [pc, #80]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e50:	4013      	ands	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d021      	beq.n	8001ea4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	490e      	ldr	r1, [pc, #56]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	600b      	str	r3, [r1, #0]
 8001e6c:	e021      	b.n	8001eb2 <HAL_GPIO_Init+0x2e2>
 8001e6e:	bf00      	nop
 8001e70:	10320000 	.word	0x10320000
 8001e74:	10310000 	.word	0x10310000
 8001e78:	10220000 	.word	0x10220000
 8001e7c:	10210000 	.word	0x10210000
 8001e80:	10120000 	.word	0x10120000
 8001e84:	10110000 	.word	0x10110000
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40010000 	.word	0x40010000
 8001e90:	40010800 	.word	0x40010800
 8001e94:	40010c00 	.word	0x40010c00
 8001e98:	40011000 	.word	0x40011000
 8001e9c:	40011400 	.word	0x40011400
 8001ea0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_GPIO_Init+0x304>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	4909      	ldr	r1, [pc, #36]	@ (8001ed4 <HAL_GPIO_Init+0x304>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f47f ae8e 	bne.w	8001be4 <HAL_GPIO_Init+0x14>
  }
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	372c      	adds	r7, #44	@ 0x2c
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	40010400 	.word	0x40010400

08001ed8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	807b      	strh	r3, [r7, #2]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ee8:	787b      	ldrb	r3, [r7, #1]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eee:	887a      	ldrh	r2, [r7, #2]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ef4:	e003      	b.n	8001efe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ef6:	887b      	ldrh	r3, [r7, #2]
 8001ef8:	041a      	lsls	r2, r3, #16
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	611a      	str	r2, [r3, #16]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f12:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f14:	695a      	ldr	r2, [r3, #20]
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d006      	beq.n	8001f2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f1e:	4a05      	ldr	r2, [pc, #20]	@ (8001f34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 f806 	bl	8001f38 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40010400 	.word	0x40010400

08001f38 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e272      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f000 8087 	beq.w	800207a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f6c:	4b92      	ldr	r3, [pc, #584]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 030c 	and.w	r3, r3, #12
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d00c      	beq.n	8001f92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f78:	4b8f      	ldr	r3, [pc, #572]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 030c 	and.w	r3, r3, #12
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d112      	bne.n	8001faa <HAL_RCC_OscConfig+0x5e>
 8001f84:	4b8c      	ldr	r3, [pc, #560]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f90:	d10b      	bne.n	8001faa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f92:	4b89      	ldr	r3, [pc, #548]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d06c      	beq.n	8002078 <HAL_RCC_OscConfig+0x12c>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d168      	bne.n	8002078 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e24c      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fb2:	d106      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x76>
 8001fb4:	4b80      	ldr	r3, [pc, #512]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a7f      	ldr	r2, [pc, #508]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001fba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fbe:	6013      	str	r3, [r2, #0]
 8001fc0:	e02e      	b.n	8002020 <HAL_RCC_OscConfig+0xd4>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10c      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x98>
 8001fca:	4b7b      	ldr	r3, [pc, #492]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a7a      	ldr	r2, [pc, #488]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	4b78      	ldr	r3, [pc, #480]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a77      	ldr	r2, [pc, #476]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fe0:	6013      	str	r3, [r2, #0]
 8001fe2:	e01d      	b.n	8002020 <HAL_RCC_OscConfig+0xd4>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0xbc>
 8001fee:	4b72      	ldr	r3, [pc, #456]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a71      	ldr	r2, [pc, #452]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ff8:	6013      	str	r3, [r2, #0]
 8001ffa:	4b6f      	ldr	r3, [pc, #444]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a6e      	ldr	r2, [pc, #440]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e00b      	b.n	8002020 <HAL_RCC_OscConfig+0xd4>
 8002008:	4b6b      	ldr	r3, [pc, #428]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a6a      	ldr	r2, [pc, #424]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 800200e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002012:	6013      	str	r3, [r2, #0]
 8002014:	4b68      	ldr	r3, [pc, #416]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a67      	ldr	r2, [pc, #412]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 800201a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800201e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d013      	beq.n	8002050 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002028:	f7ff fc96 	bl	8001958 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002030:	f7ff fc92 	bl	8001958 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b64      	cmp	r3, #100	@ 0x64
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e200      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002042:	4b5d      	ldr	r3, [pc, #372]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0f0      	beq.n	8002030 <HAL_RCC_OscConfig+0xe4>
 800204e:	e014      	b.n	800207a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002050:	f7ff fc82 	bl	8001958 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002058:	f7ff fc7e 	bl	8001958 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b64      	cmp	r3, #100	@ 0x64
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e1ec      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800206a:	4b53      	ldr	r3, [pc, #332]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f0      	bne.n	8002058 <HAL_RCC_OscConfig+0x10c>
 8002076:	e000      	b.n	800207a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d063      	beq.n	800214e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002086:	4b4c      	ldr	r3, [pc, #304]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f003 030c 	and.w	r3, r3, #12
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00b      	beq.n	80020aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002092:	4b49      	ldr	r3, [pc, #292]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f003 030c 	and.w	r3, r3, #12
 800209a:	2b08      	cmp	r3, #8
 800209c:	d11c      	bne.n	80020d8 <HAL_RCC_OscConfig+0x18c>
 800209e:	4b46      	ldr	r3, [pc, #280]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d116      	bne.n	80020d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020aa:	4b43      	ldr	r3, [pc, #268]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d005      	beq.n	80020c2 <HAL_RCC_OscConfig+0x176>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d001      	beq.n	80020c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e1c0      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c2:	4b3d      	ldr	r3, [pc, #244]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	4939      	ldr	r1, [pc, #228]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020d6:	e03a      	b.n	800214e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	691b      	ldr	r3, [r3, #16]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d020      	beq.n	8002122 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020e0:	4b36      	ldr	r3, [pc, #216]	@ (80021bc <HAL_RCC_OscConfig+0x270>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e6:	f7ff fc37 	bl	8001958 <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ee:	f7ff fc33 	bl	8001958 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e1a1      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002100:	4b2d      	ldr	r3, [pc, #180]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210c:	4b2a      	ldr	r3, [pc, #168]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4927      	ldr	r1, [pc, #156]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 800211c:	4313      	orrs	r3, r2
 800211e:	600b      	str	r3, [r1, #0]
 8002120:	e015      	b.n	800214e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002122:	4b26      	ldr	r3, [pc, #152]	@ (80021bc <HAL_RCC_OscConfig+0x270>)
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002128:	f7ff fc16 	bl	8001958 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002130:	f7ff fc12 	bl	8001958 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e180      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002142:	4b1d      	ldr	r3, [pc, #116]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1f0      	bne.n	8002130 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	2b00      	cmp	r3, #0
 8002158:	d03a      	beq.n	80021d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d019      	beq.n	8002196 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002162:	4b17      	ldr	r3, [pc, #92]	@ (80021c0 <HAL_RCC_OscConfig+0x274>)
 8002164:	2201      	movs	r2, #1
 8002166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002168:	f7ff fbf6 	bl	8001958 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002170:	f7ff fbf2 	bl	8001958 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e160      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002182:	4b0d      	ldr	r3, [pc, #52]	@ (80021b8 <HAL_RCC_OscConfig+0x26c>)
 8002184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800218e:	2001      	movs	r0, #1
 8002190:	f000 face 	bl	8002730 <RCC_Delay>
 8002194:	e01c      	b.n	80021d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002196:	4b0a      	ldr	r3, [pc, #40]	@ (80021c0 <HAL_RCC_OscConfig+0x274>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219c:	f7ff fbdc 	bl	8001958 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a2:	e00f      	b.n	80021c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a4:	f7ff fbd8 	bl	8001958 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d908      	bls.n	80021c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e146      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
 80021b6:	bf00      	nop
 80021b8:	40021000 	.word	0x40021000
 80021bc:	42420000 	.word	0x42420000
 80021c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c4:	4b92      	ldr	r3, [pc, #584]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80021c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1e9      	bne.n	80021a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f000 80a6 	beq.w	800232a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021de:	2300      	movs	r3, #0
 80021e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10d      	bne.n	800220a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ee:	4b88      	ldr	r3, [pc, #544]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	4a87      	ldr	r2, [pc, #540]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80021f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f8:	61d3      	str	r3, [r2, #28]
 80021fa:	4b85      	ldr	r3, [pc, #532]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002206:	2301      	movs	r3, #1
 8002208:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800220a:	4b82      	ldr	r3, [pc, #520]	@ (8002414 <HAL_RCC_OscConfig+0x4c8>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002212:	2b00      	cmp	r3, #0
 8002214:	d118      	bne.n	8002248 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002216:	4b7f      	ldr	r3, [pc, #508]	@ (8002414 <HAL_RCC_OscConfig+0x4c8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a7e      	ldr	r2, [pc, #504]	@ (8002414 <HAL_RCC_OscConfig+0x4c8>)
 800221c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002222:	f7ff fb99 	bl	8001958 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800222a:	f7ff fb95 	bl	8001958 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b64      	cmp	r3, #100	@ 0x64
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e103      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223c:	4b75      	ldr	r3, [pc, #468]	@ (8002414 <HAL_RCC_OscConfig+0x4c8>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d106      	bne.n	800225e <HAL_RCC_OscConfig+0x312>
 8002250:	4b6f      	ldr	r3, [pc, #444]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a6e      	ldr	r2, [pc, #440]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6213      	str	r3, [r2, #32]
 800225c:	e02d      	b.n	80022ba <HAL_RCC_OscConfig+0x36e>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0x334>
 8002266:	4b6a      	ldr	r3, [pc, #424]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	4a69      	ldr	r2, [pc, #420]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800226c:	f023 0301 	bic.w	r3, r3, #1
 8002270:	6213      	str	r3, [r2, #32]
 8002272:	4b67      	ldr	r3, [pc, #412]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	4a66      	ldr	r2, [pc, #408]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	f023 0304 	bic.w	r3, r3, #4
 800227c:	6213      	str	r3, [r2, #32]
 800227e:	e01c      	b.n	80022ba <HAL_RCC_OscConfig+0x36e>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	2b05      	cmp	r3, #5
 8002286:	d10c      	bne.n	80022a2 <HAL_RCC_OscConfig+0x356>
 8002288:	4b61      	ldr	r3, [pc, #388]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	4a60      	ldr	r2, [pc, #384]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800228e:	f043 0304 	orr.w	r3, r3, #4
 8002292:	6213      	str	r3, [r2, #32]
 8002294:	4b5e      	ldr	r3, [pc, #376]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	4a5d      	ldr	r2, [pc, #372]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	6213      	str	r3, [r2, #32]
 80022a0:	e00b      	b.n	80022ba <HAL_RCC_OscConfig+0x36e>
 80022a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	6213      	str	r3, [r2, #32]
 80022ae:	4b58      	ldr	r3, [pc, #352]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	4a57      	ldr	r2, [pc, #348]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80022b4:	f023 0304 	bic.w	r3, r3, #4
 80022b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d015      	beq.n	80022ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022c2:	f7ff fb49 	bl	8001958 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c8:	e00a      	b.n	80022e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ca:	f7ff fb45 	bl	8001958 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022d8:	4293      	cmp	r3, r2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e0b1      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0ee      	beq.n	80022ca <HAL_RCC_OscConfig+0x37e>
 80022ec:	e014      	b.n	8002318 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ee:	f7ff fb33 	bl	8001958 <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f4:	e00a      	b.n	800230c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f6:	f7ff fb2f 	bl	8001958 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002304:	4293      	cmp	r3, r2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e09b      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800230c:	4b40      	ldr	r3, [pc, #256]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1ee      	bne.n	80022f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002318:	7dfb      	ldrb	r3, [r7, #23]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d105      	bne.n	800232a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800231e:	4b3c      	ldr	r3, [pc, #240]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	4a3b      	ldr	r2, [pc, #236]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002324:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002328:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	2b00      	cmp	r3, #0
 8002330:	f000 8087 	beq.w	8002442 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002334:	4b36      	ldr	r3, [pc, #216]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 030c 	and.w	r3, r3, #12
 800233c:	2b08      	cmp	r3, #8
 800233e:	d061      	beq.n	8002404 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d146      	bne.n	80023d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002348:	4b33      	ldr	r3, [pc, #204]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234e:	f7ff fb03 	bl	8001958 <HAL_GetTick>
 8002352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002356:	f7ff faff 	bl	8001958 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e06d      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002368:	4b29      	ldr	r3, [pc, #164]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1f0      	bne.n	8002356 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800237c:	d108      	bne.n	8002390 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800237e:	4b24      	ldr	r3, [pc, #144]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	4921      	ldr	r1, [pc, #132]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 800238c:	4313      	orrs	r3, r2
 800238e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002390:	4b1f      	ldr	r3, [pc, #124]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a19      	ldr	r1, [r3, #32]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	430b      	orrs	r3, r1
 80023a2:	491b      	ldr	r1, [pc, #108]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ae:	f7ff fad3 	bl	8001958 <HAL_GetTick>
 80023b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b6:	f7ff facf 	bl	8001958 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e03d      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023c8:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0f0      	beq.n	80023b6 <HAL_RCC_OscConfig+0x46a>
 80023d4:	e035      	b.n	8002442 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d6:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023dc:	f7ff fabc 	bl	8001958 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e4:	f7ff fab8 	bl	8001958 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e026      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023f6:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x498>
 8002402:	e01e      	b.n	8002442 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d107      	bne.n	800241c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e019      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
 8002410:	40021000 	.word	0x40021000
 8002414:	40007000 	.word	0x40007000
 8002418:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800241c:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_RCC_OscConfig+0x500>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	429a      	cmp	r2, r3
 800242e:	d106      	bne.n	800243e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800243a:	429a      	cmp	r2, r3
 800243c:	d001      	beq.n	8002442 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40021000 	.word	0x40021000

08002450 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e0d0      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002464:	4b6a      	ldr	r3, [pc, #424]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d910      	bls.n	8002494 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002472:	4b67      	ldr	r3, [pc, #412]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f023 0207 	bic.w	r2, r3, #7
 800247a:	4965      	ldr	r1, [pc, #404]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	4313      	orrs	r3, r2
 8002480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002482:	4b63      	ldr	r3, [pc, #396]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	429a      	cmp	r2, r3
 800248e:	d001      	beq.n	8002494 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e0b8      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d020      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024ac:	4b59      	ldr	r3, [pc, #356]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	4a58      	ldr	r2, [pc, #352]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d005      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024c4:	4b53      	ldr	r3, [pc, #332]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	4a52      	ldr	r2, [pc, #328]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80024ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024d0:	4b50      	ldr	r3, [pc, #320]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	494d      	ldr	r1, [pc, #308]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d040      	beq.n	8002570 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d107      	bne.n	8002506 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f6:	4b47      	ldr	r3, [pc, #284]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d115      	bne.n	800252e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e07f      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d107      	bne.n	800251e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800250e:	4b41      	ldr	r3, [pc, #260]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d109      	bne.n	800252e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e073      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800251e:	4b3d      	ldr	r3, [pc, #244]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e06b      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800252e:	4b39      	ldr	r3, [pc, #228]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f023 0203 	bic.w	r2, r3, #3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	4936      	ldr	r1, [pc, #216]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 800253c:	4313      	orrs	r3, r2
 800253e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002540:	f7ff fa0a 	bl	8001958 <HAL_GetTick>
 8002544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002546:	e00a      	b.n	800255e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002548:	f7ff fa06 	bl	8001958 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002556:	4293      	cmp	r3, r2
 8002558:	d901      	bls.n	800255e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e053      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255e:	4b2d      	ldr	r3, [pc, #180]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f003 020c 	and.w	r2, r3, #12
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	429a      	cmp	r2, r3
 800256e:	d1eb      	bne.n	8002548 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002570:	4b27      	ldr	r3, [pc, #156]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d210      	bcs.n	80025a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257e:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 0207 	bic.w	r2, r3, #7
 8002586:	4922      	ldr	r1, [pc, #136]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	4313      	orrs	r3, r2
 800258c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800258e:	4b20      	ldr	r3, [pc, #128]	@ (8002610 <HAL_RCC_ClockConfig+0x1c0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	429a      	cmp	r2, r3
 800259a:	d001      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e032      	b.n	8002606 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0304 	and.w	r3, r3, #4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d008      	beq.n	80025be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025ac:	4b19      	ldr	r3, [pc, #100]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	4916      	ldr	r1, [pc, #88]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0308 	and.w	r3, r3, #8
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d009      	beq.n	80025de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025ca:	4b12      	ldr	r3, [pc, #72]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	490e      	ldr	r1, [pc, #56]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025de:	f000 f821 	bl	8002624 <HAL_RCC_GetSysClockFreq>
 80025e2:	4602      	mov	r2, r0
 80025e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002614 <HAL_RCC_ClockConfig+0x1c4>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	091b      	lsrs	r3, r3, #4
 80025ea:	f003 030f 	and.w	r3, r3, #15
 80025ee:	490a      	ldr	r1, [pc, #40]	@ (8002618 <HAL_RCC_ClockConfig+0x1c8>)
 80025f0:	5ccb      	ldrb	r3, [r1, r3]
 80025f2:	fa22 f303 	lsr.w	r3, r2, r3
 80025f6:	4a09      	ldr	r2, [pc, #36]	@ (800261c <HAL_RCC_ClockConfig+0x1cc>)
 80025f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025fa:	4b09      	ldr	r3, [pc, #36]	@ (8002620 <HAL_RCC_ClockConfig+0x1d0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff f968 	bl	80018d4 <HAL_InitTick>

  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	40022000 	.word	0x40022000
 8002614:	40021000 	.word	0x40021000
 8002618:	08004780 	.word	0x08004780
 800261c:	20000008 	.word	0x20000008
 8002620:	2000000c 	.word	0x2000000c

08002624 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002624:	b480      	push	{r7}
 8002626:	b087      	sub	sp, #28
 8002628:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	2300      	movs	r3, #0
 8002638:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800263e:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 030c 	and.w	r3, r3, #12
 800264a:	2b04      	cmp	r3, #4
 800264c:	d002      	beq.n	8002654 <HAL_RCC_GetSysClockFreq+0x30>
 800264e:	2b08      	cmp	r3, #8
 8002650:	d003      	beq.n	800265a <HAL_RCC_GetSysClockFreq+0x36>
 8002652:	e027      	b.n	80026a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002654:	4b19      	ldr	r3, [pc, #100]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002656:	613b      	str	r3, [r7, #16]
      break;
 8002658:	e027      	b.n	80026aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	0c9b      	lsrs	r3, r3, #18
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	4a17      	ldr	r2, [pc, #92]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002664:	5cd3      	ldrb	r3, [r2, r3]
 8002666:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d010      	beq.n	8002694 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002672:	4b11      	ldr	r3, [pc, #68]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	0c5b      	lsrs	r3, r3, #17
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	4a11      	ldr	r2, [pc, #68]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800267e:	5cd3      	ldrb	r3, [r2, r3]
 8002680:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a0d      	ldr	r2, [pc, #52]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002686:	fb03 f202 	mul.w	r2, r3, r2
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	e004      	b.n	800269e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a0c      	ldr	r2, [pc, #48]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002698:	fb02 f303 	mul.w	r3, r2, r3
 800269c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	613b      	str	r3, [r7, #16]
      break;
 80026a2:	e002      	b.n	80026aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026a4:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x98>)
 80026a6:	613b      	str	r3, [r7, #16]
      break;
 80026a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026aa:	693b      	ldr	r3, [r7, #16]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000
 80026bc:	007a1200 	.word	0x007a1200
 80026c0:	08004798 	.word	0x08004798
 80026c4:	080047a8 	.word	0x080047a8
 80026c8:	003d0900 	.word	0x003d0900

080026cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026d0:	4b02      	ldr	r3, [pc, #8]	@ (80026dc <HAL_RCC_GetHCLKFreq+0x10>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	20000008 	.word	0x20000008

080026e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026e4:	f7ff fff2 	bl	80026cc <HAL_RCC_GetHCLKFreq>
 80026e8:	4602      	mov	r2, r0
 80026ea:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	0a1b      	lsrs	r3, r3, #8
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	4903      	ldr	r1, [pc, #12]	@ (8002704 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026f6:	5ccb      	ldrb	r3, [r1, r3]
 80026f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40021000 	.word	0x40021000
 8002704:	08004790 	.word	0x08004790

08002708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800270c:	f7ff ffde 	bl	80026cc <HAL_RCC_GetHCLKFreq>
 8002710:	4602      	mov	r2, r0
 8002712:	4b05      	ldr	r3, [pc, #20]	@ (8002728 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	0adb      	lsrs	r3, r3, #11
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	4903      	ldr	r1, [pc, #12]	@ (800272c <HAL_RCC_GetPCLK2Freq+0x24>)
 800271e:	5ccb      	ldrb	r3, [r1, r3]
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002724:	4618      	mov	r0, r3
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40021000 	.word	0x40021000
 800272c:	08004790 	.word	0x08004790

08002730 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002738:	4b0a      	ldr	r3, [pc, #40]	@ (8002764 <RCC_Delay+0x34>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a0a      	ldr	r2, [pc, #40]	@ (8002768 <RCC_Delay+0x38>)
 800273e:	fba2 2303 	umull	r2, r3, r2, r3
 8002742:	0a5b      	lsrs	r3, r3, #9
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	fb02 f303 	mul.w	r3, r2, r3
 800274a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800274c:	bf00      	nop
  }
  while (Delay --);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1e5a      	subs	r2, r3, #1
 8002752:	60fa      	str	r2, [r7, #12]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1f9      	bne.n	800274c <RCC_Delay+0x1c>
}
 8002758:	bf00      	nop
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	20000008 	.word	0x20000008
 8002768:	10624dd3 	.word	0x10624dd3

0800276c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e042      	b.n	8002804 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d106      	bne.n	8002798 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7fe ffea 	bl	800176c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2224      	movs	r2, #36	@ 0x24
 800279c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 fac7 	bl	8002d44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695a      	ldr	r2, [r3, #20]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2220      	movs	r2, #32
 80027f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e04a      	b.n	80028b4 <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d106      	bne.n	8002838 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7fe ff9a 	bl	800176c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2224      	movs	r2, #36	@ 0x24
 800283c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800284e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 fa77 	bl	8002d44 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002864:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	695a      	ldr	r2, [r3, #20]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8002874:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695a      	ldr	r2, [r3, #20]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0208 	orr.w	r2, r2, #8
 8002884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68da      	ldr	r2, [r3, #12]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2220      	movs	r2, #32
 80028a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	@ 0x28
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	4613      	mov	r3, r2
 80028ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d175      	bne.n	80029c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d002      	beq.n	80028e8 <HAL_UART_Transmit+0x2c>
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e06e      	b.n	80029ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2221      	movs	r2, #33	@ 0x21
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028fa:	f7ff f82d 	bl	8001958 <HAL_GetTick>
 80028fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	88fa      	ldrh	r2, [r7, #6]
 8002904:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	88fa      	ldrh	r2, [r7, #6]
 800290a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002914:	d108      	bne.n	8002928 <HAL_UART_Transmit+0x6c>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d104      	bne.n	8002928 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	e003      	b.n	8002930 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800292c:	2300      	movs	r3, #0
 800292e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002930:	e02e      	b.n	8002990 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2200      	movs	r2, #0
 800293a:	2180      	movs	r1, #128	@ 0x80
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f945 	bl	8002bcc <UART_WaitOnFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e03a      	b.n	80029ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002968:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	3302      	adds	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	e007      	b.n	8002982 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	3301      	adds	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002994:	b29b      	uxth	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1cb      	bne.n	8002932 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2200      	movs	r2, #0
 80029a2:	2140      	movs	r1, #64	@ 0x40
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f911 	bl	8002bcc <UART_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e006      	b.n	80029ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2220      	movs	r2, #32
 80029c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b08a      	sub	sp, #40	@ 0x28
 80029d6:	af02      	add	r7, sp, #8
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	603b      	str	r3, [r7, #0]
 80029de:	4613      	mov	r3, r2
 80029e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	f040 8081 	bne.w	8002af6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_UART_Receive+0x2e>
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e079      	b.n	8002af8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2200      	movs	r2, #0
 8002a08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2222      	movs	r2, #34	@ 0x22
 8002a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a18:	f7fe ff9e 	bl	8001958 <HAL_GetTick>
 8002a1c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	88fa      	ldrh	r2, [r7, #6]
 8002a22:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	88fa      	ldrh	r2, [r7, #6]
 8002a28:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a32:	d108      	bne.n	8002a46 <HAL_UART_Receive+0x74>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d104      	bne.n	8002a46 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	61bb      	str	r3, [r7, #24]
 8002a44:	e003      	b.n	8002a4e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002a4e:	e047      	b.n	8002ae0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2200      	movs	r2, #0
 8002a58:	2120      	movs	r1, #32
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f8b6 	bl	8002bcc <UART_WaitOnFlagUntilTimeout>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2220      	movs	r2, #32
 8002a6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e042      	b.n	8002af8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d10c      	bne.n	8002a92 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	3302      	adds	r3, #2
 8002a8e:	61bb      	str	r3, [r7, #24]
 8002a90:	e01f      	b.n	8002ad2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a9a:	d007      	beq.n	8002aac <HAL_UART_Receive+0xda>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10a      	bne.n	8002aba <HAL_UART_Receive+0xe8>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d106      	bne.n	8002aba <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	701a      	strb	r2, [r3, #0]
 8002ab8:	e008      	b.n	8002acc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1b2      	bne.n	8002a50 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e000      	b.n	8002af8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
  }
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d101      	bne.n	8002b1a <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8002b16:	2302      	movs	r3, #2
 8002b18:	e020      	b.n	8002b5c <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2224      	movs	r2, #36	@ 0x24
 8002b26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f023 030c 	bic.w	r3, r3, #12
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f043 0308 	orr.w	r3, r3, #8
 8002b40:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b085      	sub	sp, #20
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <HAL_HalfDuplex_EnableReceiver+0x1a>
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	e020      	b.n	8002bc2 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2224      	movs	r2, #36	@ 0x24
 8002b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f023 030c 	bic.w	r3, r3, #12
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f043 0304 	orr.w	r3, r3, #4
 8002ba6:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr

08002bcc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	603b      	str	r3, [r7, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bdc:	e03b      	b.n	8002c56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002be4:	d037      	beq.n	8002c56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be6:	f7fe feb7 	bl	8001958 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	6a3a      	ldr	r2, [r7, #32]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d302      	bcc.n	8002bfc <UART_WaitOnFlagUntilTimeout+0x30>
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e03a      	b.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d023      	beq.n	8002c56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b80      	cmp	r3, #128	@ 0x80
 8002c12:	d020      	beq.n	8002c56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2b40      	cmp	r3, #64	@ 0x40
 8002c18:	d01d      	beq.n	8002c56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b08      	cmp	r3, #8
 8002c26:	d116      	bne.n	8002c56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	617b      	str	r3, [r7, #20]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	617b      	str	r3, [r7, #20]
 8002c3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f81d 	bl	8002c7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2208      	movs	r2, #8
 8002c48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e00f      	b.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	bf0c      	ite	eq
 8002c66:	2301      	moveq	r3, #1
 8002c68:	2300      	movne	r3, #0
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d0b4      	beq.n	8002bde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3718      	adds	r7, #24
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b095      	sub	sp, #84	@ 0x54
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	330c      	adds	r3, #12
 8002c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c90:	e853 3f00 	ldrex	r3, [r3]
 8002c94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	330c      	adds	r3, #12
 8002ca4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ca6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002caa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002cac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002cae:	e841 2300 	strex	r3, r2, [r1]
 8002cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1e5      	bne.n	8002c86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3314      	adds	r3, #20
 8002cc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	e853 3f00 	ldrex	r3, [r3]
 8002cc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	3314      	adds	r3, #20
 8002cd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ce0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ce2:	e841 2300 	strex	r3, r2, [r1]
 8002ce6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1e5      	bne.n	8002cba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d119      	bne.n	8002d2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	330c      	adds	r3, #12
 8002cfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	e853 3f00 	ldrex	r3, [r3]
 8002d04:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	f023 0310 	bic.w	r3, r3, #16
 8002d0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	330c      	adds	r3, #12
 8002d14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d16:	61ba      	str	r2, [r7, #24]
 8002d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1a:	6979      	ldr	r1, [r7, #20]
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	e841 2300 	strex	r3, r2, [r1]
 8002d22:	613b      	str	r3, [r7, #16]
   return(result);
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1e5      	bne.n	8002cf6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002d38:	bf00      	nop
 8002d3a:	3754      	adds	r7, #84	@ 0x54
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr
	...

08002d44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002d7e:	f023 030c 	bic.w	r3, r3, #12
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6812      	ldr	r2, [r2, #0]
 8002d86:	68b9      	ldr	r1, [r7, #8]
 8002d88:	430b      	orrs	r3, r1
 8002d8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699a      	ldr	r2, [r3, #24]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a2c      	ldr	r2, [pc, #176]	@ (8002e58 <UART_SetConfig+0x114>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d103      	bne.n	8002db4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002dac:	f7ff fcac 	bl	8002708 <HAL_RCC_GetPCLK2Freq>
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	e002      	b.n	8002dba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002db4:	f7ff fc94 	bl	80026e0 <HAL_RCC_GetPCLK1Freq>
 8002db8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009a      	lsls	r2, r3, #2
 8002dc4:	441a      	add	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd0:	4a22      	ldr	r2, [pc, #136]	@ (8002e5c <UART_SetConfig+0x118>)
 8002dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	0119      	lsls	r1, r3, #4
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	009a      	lsls	r2, r3, #2
 8002de4:	441a      	add	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002df0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e5c <UART_SetConfig+0x118>)
 8002df2:	fba3 0302 	umull	r0, r3, r3, r2
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	2064      	movs	r0, #100	@ 0x64
 8002dfa:	fb00 f303 	mul.w	r3, r0, r3
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	3332      	adds	r3, #50	@ 0x32
 8002e04:	4a15      	ldr	r2, [pc, #84]	@ (8002e5c <UART_SetConfig+0x118>)
 8002e06:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e10:	4419      	add	r1, r3
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	009a      	lsls	r2, r3, #2
 8002e1c:	441a      	add	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <UART_SetConfig+0x118>)
 8002e2a:	fba3 0302 	umull	r0, r3, r3, r2
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	2064      	movs	r0, #100	@ 0x64
 8002e32:	fb00 f303 	mul.w	r3, r0, r3
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	3332      	adds	r3, #50	@ 0x32
 8002e3c:	4a07      	ldr	r2, [pc, #28]	@ (8002e5c <UART_SetConfig+0x118>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	095b      	lsrs	r3, r3, #5
 8002e44:	f003 020f 	and.w	r2, r3, #15
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	440a      	add	r2, r1
 8002e4e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40013800 	.word	0x40013800
 8002e5c:	51eb851f 	.word	0x51eb851f

08002e60 <atoi>:
 8002e60:	220a      	movs	r2, #10
 8002e62:	2100      	movs	r1, #0
 8002e64:	f000 b87a 	b.w	8002f5c <strtol>

08002e68 <_strtol_l.isra.0>:
 8002e68:	2b24      	cmp	r3, #36	@ 0x24
 8002e6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e6e:	4686      	mov	lr, r0
 8002e70:	4690      	mov	r8, r2
 8002e72:	d801      	bhi.n	8002e78 <_strtol_l.isra.0+0x10>
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d106      	bne.n	8002e86 <_strtol_l.isra.0+0x1e>
 8002e78:	f000 fa74 	bl	8003364 <__errno>
 8002e7c:	2316      	movs	r3, #22
 8002e7e:	6003      	str	r3, [r0, #0]
 8002e80:	2000      	movs	r0, #0
 8002e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e86:	460d      	mov	r5, r1
 8002e88:	4833      	ldr	r0, [pc, #204]	@ (8002f58 <_strtol_l.isra.0+0xf0>)
 8002e8a:	462a      	mov	r2, r5
 8002e8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002e90:	5d06      	ldrb	r6, [r0, r4]
 8002e92:	f016 0608 	ands.w	r6, r6, #8
 8002e96:	d1f8      	bne.n	8002e8a <_strtol_l.isra.0+0x22>
 8002e98:	2c2d      	cmp	r4, #45	@ 0x2d
 8002e9a:	d110      	bne.n	8002ebe <_strtol_l.isra.0+0x56>
 8002e9c:	2601      	movs	r6, #1
 8002e9e:	782c      	ldrb	r4, [r5, #0]
 8002ea0:	1c95      	adds	r5, r2, #2
 8002ea2:	f033 0210 	bics.w	r2, r3, #16
 8002ea6:	d115      	bne.n	8002ed4 <_strtol_l.isra.0+0x6c>
 8002ea8:	2c30      	cmp	r4, #48	@ 0x30
 8002eaa:	d10d      	bne.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002eac:	782a      	ldrb	r2, [r5, #0]
 8002eae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8002eb2:	2a58      	cmp	r2, #88	@ 0x58
 8002eb4:	d108      	bne.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002eb6:	786c      	ldrb	r4, [r5, #1]
 8002eb8:	3502      	adds	r5, #2
 8002eba:	2310      	movs	r3, #16
 8002ebc:	e00a      	b.n	8002ed4 <_strtol_l.isra.0+0x6c>
 8002ebe:	2c2b      	cmp	r4, #43	@ 0x2b
 8002ec0:	bf04      	itt	eq
 8002ec2:	782c      	ldrbeq	r4, [r5, #0]
 8002ec4:	1c95      	addeq	r5, r2, #2
 8002ec6:	e7ec      	b.n	8002ea2 <_strtol_l.isra.0+0x3a>
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1f6      	bne.n	8002eba <_strtol_l.isra.0+0x52>
 8002ecc:	2c30      	cmp	r4, #48	@ 0x30
 8002ece:	bf14      	ite	ne
 8002ed0:	230a      	movne	r3, #10
 8002ed2:	2308      	moveq	r3, #8
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8002eda:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8002ede:	fbbc f9f3 	udiv	r9, ip, r3
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	fb03 ca19 	mls	sl, r3, r9, ip
 8002ee8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8002eec:	2f09      	cmp	r7, #9
 8002eee:	d80f      	bhi.n	8002f10 <_strtol_l.isra.0+0xa8>
 8002ef0:	463c      	mov	r4, r7
 8002ef2:	42a3      	cmp	r3, r4
 8002ef4:	dd1b      	ble.n	8002f2e <_strtol_l.isra.0+0xc6>
 8002ef6:	1c57      	adds	r7, r2, #1
 8002ef8:	d007      	beq.n	8002f0a <_strtol_l.isra.0+0xa2>
 8002efa:	4581      	cmp	r9, r0
 8002efc:	d314      	bcc.n	8002f28 <_strtol_l.isra.0+0xc0>
 8002efe:	d101      	bne.n	8002f04 <_strtol_l.isra.0+0x9c>
 8002f00:	45a2      	cmp	sl, r4
 8002f02:	db11      	blt.n	8002f28 <_strtol_l.isra.0+0xc0>
 8002f04:	2201      	movs	r2, #1
 8002f06:	fb00 4003 	mla	r0, r0, r3, r4
 8002f0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002f0e:	e7eb      	b.n	8002ee8 <_strtol_l.isra.0+0x80>
 8002f10:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8002f14:	2f19      	cmp	r7, #25
 8002f16:	d801      	bhi.n	8002f1c <_strtol_l.isra.0+0xb4>
 8002f18:	3c37      	subs	r4, #55	@ 0x37
 8002f1a:	e7ea      	b.n	8002ef2 <_strtol_l.isra.0+0x8a>
 8002f1c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8002f20:	2f19      	cmp	r7, #25
 8002f22:	d804      	bhi.n	8002f2e <_strtol_l.isra.0+0xc6>
 8002f24:	3c57      	subs	r4, #87	@ 0x57
 8002f26:	e7e4      	b.n	8002ef2 <_strtol_l.isra.0+0x8a>
 8002f28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f2c:	e7ed      	b.n	8002f0a <_strtol_l.isra.0+0xa2>
 8002f2e:	1c53      	adds	r3, r2, #1
 8002f30:	d108      	bne.n	8002f44 <_strtol_l.isra.0+0xdc>
 8002f32:	2322      	movs	r3, #34	@ 0x22
 8002f34:	4660      	mov	r0, ip
 8002f36:	f8ce 3000 	str.w	r3, [lr]
 8002f3a:	f1b8 0f00 	cmp.w	r8, #0
 8002f3e:	d0a0      	beq.n	8002e82 <_strtol_l.isra.0+0x1a>
 8002f40:	1e69      	subs	r1, r5, #1
 8002f42:	e006      	b.n	8002f52 <_strtol_l.isra.0+0xea>
 8002f44:	b106      	cbz	r6, 8002f48 <_strtol_l.isra.0+0xe0>
 8002f46:	4240      	negs	r0, r0
 8002f48:	f1b8 0f00 	cmp.w	r8, #0
 8002f4c:	d099      	beq.n	8002e82 <_strtol_l.isra.0+0x1a>
 8002f4e:	2a00      	cmp	r2, #0
 8002f50:	d1f6      	bne.n	8002f40 <_strtol_l.isra.0+0xd8>
 8002f52:	f8c8 1000 	str.w	r1, [r8]
 8002f56:	e794      	b.n	8002e82 <_strtol_l.isra.0+0x1a>
 8002f58:	080047ab 	.word	0x080047ab

08002f5c <strtol>:
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	460a      	mov	r2, r1
 8002f60:	4601      	mov	r1, r0
 8002f62:	4802      	ldr	r0, [pc, #8]	@ (8002f6c <strtol+0x10>)
 8002f64:	6800      	ldr	r0, [r0, #0]
 8002f66:	f7ff bf7f 	b.w	8002e68 <_strtol_l.isra.0>
 8002f6a:	bf00      	nop
 8002f6c:	20000020 	.word	0x20000020

08002f70 <std>:
 8002f70:	2300      	movs	r3, #0
 8002f72:	b510      	push	{r4, lr}
 8002f74:	4604      	mov	r4, r0
 8002f76:	e9c0 3300 	strd	r3, r3, [r0]
 8002f7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f7e:	6083      	str	r3, [r0, #8]
 8002f80:	8181      	strh	r1, [r0, #12]
 8002f82:	6643      	str	r3, [r0, #100]	@ 0x64
 8002f84:	81c2      	strh	r2, [r0, #14]
 8002f86:	6183      	str	r3, [r0, #24]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	2208      	movs	r2, #8
 8002f8c:	305c      	adds	r0, #92	@ 0x5c
 8002f8e:	f000 f916 	bl	80031be <memset>
 8002f92:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc8 <std+0x58>)
 8002f94:	6224      	str	r4, [r4, #32]
 8002f96:	6263      	str	r3, [r4, #36]	@ 0x24
 8002f98:	4b0c      	ldr	r3, [pc, #48]	@ (8002fcc <std+0x5c>)
 8002f9a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd0 <std+0x60>)
 8002f9e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd4 <std+0x64>)
 8002fa2:	6323      	str	r3, [r4, #48]	@ 0x30
 8002fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd8 <std+0x68>)
 8002fa6:	429c      	cmp	r4, r3
 8002fa8:	d006      	beq.n	8002fb8 <std+0x48>
 8002faa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002fae:	4294      	cmp	r4, r2
 8002fb0:	d002      	beq.n	8002fb8 <std+0x48>
 8002fb2:	33d0      	adds	r3, #208	@ 0xd0
 8002fb4:	429c      	cmp	r4, r3
 8002fb6:	d105      	bne.n	8002fc4 <std+0x54>
 8002fb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fc0:	f000 b9fa 	b.w	80033b8 <__retarget_lock_init_recursive>
 8002fc4:	bd10      	pop	{r4, pc}
 8002fc6:	bf00      	nop
 8002fc8:	08003139 	.word	0x08003139
 8002fcc:	0800315b 	.word	0x0800315b
 8002fd0:	08003193 	.word	0x08003193
 8002fd4:	080031b7 	.word	0x080031b7
 8002fd8:	20000280 	.word	0x20000280

08002fdc <stdio_exit_handler>:
 8002fdc:	4a02      	ldr	r2, [pc, #8]	@ (8002fe8 <stdio_exit_handler+0xc>)
 8002fde:	4903      	ldr	r1, [pc, #12]	@ (8002fec <stdio_exit_handler+0x10>)
 8002fe0:	4803      	ldr	r0, [pc, #12]	@ (8002ff0 <stdio_exit_handler+0x14>)
 8002fe2:	f000 b869 	b.w	80030b8 <_fwalk_sglue>
 8002fe6:	bf00      	nop
 8002fe8:	20000014 	.word	0x20000014
 8002fec:	08003cc9 	.word	0x08003cc9
 8002ff0:	20000024 	.word	0x20000024

08002ff4 <cleanup_stdio>:
 8002ff4:	6841      	ldr	r1, [r0, #4]
 8002ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8003028 <cleanup_stdio+0x34>)
 8002ff8:	b510      	push	{r4, lr}
 8002ffa:	4299      	cmp	r1, r3
 8002ffc:	4604      	mov	r4, r0
 8002ffe:	d001      	beq.n	8003004 <cleanup_stdio+0x10>
 8003000:	f000 fe62 	bl	8003cc8 <_fflush_r>
 8003004:	68a1      	ldr	r1, [r4, #8]
 8003006:	4b09      	ldr	r3, [pc, #36]	@ (800302c <cleanup_stdio+0x38>)
 8003008:	4299      	cmp	r1, r3
 800300a:	d002      	beq.n	8003012 <cleanup_stdio+0x1e>
 800300c:	4620      	mov	r0, r4
 800300e:	f000 fe5b 	bl	8003cc8 <_fflush_r>
 8003012:	68e1      	ldr	r1, [r4, #12]
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <cleanup_stdio+0x3c>)
 8003016:	4299      	cmp	r1, r3
 8003018:	d004      	beq.n	8003024 <cleanup_stdio+0x30>
 800301a:	4620      	mov	r0, r4
 800301c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003020:	f000 be52 	b.w	8003cc8 <_fflush_r>
 8003024:	bd10      	pop	{r4, pc}
 8003026:	bf00      	nop
 8003028:	20000280 	.word	0x20000280
 800302c:	200002e8 	.word	0x200002e8
 8003030:	20000350 	.word	0x20000350

08003034 <global_stdio_init.part.0>:
 8003034:	b510      	push	{r4, lr}
 8003036:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <global_stdio_init.part.0+0x30>)
 8003038:	4c0b      	ldr	r4, [pc, #44]	@ (8003068 <global_stdio_init.part.0+0x34>)
 800303a:	4a0c      	ldr	r2, [pc, #48]	@ (800306c <global_stdio_init.part.0+0x38>)
 800303c:	4620      	mov	r0, r4
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	2104      	movs	r1, #4
 8003042:	2200      	movs	r2, #0
 8003044:	f7ff ff94 	bl	8002f70 <std>
 8003048:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800304c:	2201      	movs	r2, #1
 800304e:	2109      	movs	r1, #9
 8003050:	f7ff ff8e 	bl	8002f70 <std>
 8003054:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003058:	2202      	movs	r2, #2
 800305a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800305e:	2112      	movs	r1, #18
 8003060:	f7ff bf86 	b.w	8002f70 <std>
 8003064:	200003b8 	.word	0x200003b8
 8003068:	20000280 	.word	0x20000280
 800306c:	08002fdd 	.word	0x08002fdd

08003070 <__sfp_lock_acquire>:
 8003070:	4801      	ldr	r0, [pc, #4]	@ (8003078 <__sfp_lock_acquire+0x8>)
 8003072:	f000 b9a2 	b.w	80033ba <__retarget_lock_acquire_recursive>
 8003076:	bf00      	nop
 8003078:	200003c1 	.word	0x200003c1

0800307c <__sfp_lock_release>:
 800307c:	4801      	ldr	r0, [pc, #4]	@ (8003084 <__sfp_lock_release+0x8>)
 800307e:	f000 b99d 	b.w	80033bc <__retarget_lock_release_recursive>
 8003082:	bf00      	nop
 8003084:	200003c1 	.word	0x200003c1

08003088 <__sinit>:
 8003088:	b510      	push	{r4, lr}
 800308a:	4604      	mov	r4, r0
 800308c:	f7ff fff0 	bl	8003070 <__sfp_lock_acquire>
 8003090:	6a23      	ldr	r3, [r4, #32]
 8003092:	b11b      	cbz	r3, 800309c <__sinit+0x14>
 8003094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003098:	f7ff bff0 	b.w	800307c <__sfp_lock_release>
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <__sinit+0x28>)
 800309e:	6223      	str	r3, [r4, #32]
 80030a0:	4b04      	ldr	r3, [pc, #16]	@ (80030b4 <__sinit+0x2c>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f5      	bne.n	8003094 <__sinit+0xc>
 80030a8:	f7ff ffc4 	bl	8003034 <global_stdio_init.part.0>
 80030ac:	e7f2      	b.n	8003094 <__sinit+0xc>
 80030ae:	bf00      	nop
 80030b0:	08002ff5 	.word	0x08002ff5
 80030b4:	200003b8 	.word	0x200003b8

080030b8 <_fwalk_sglue>:
 80030b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030bc:	4607      	mov	r7, r0
 80030be:	4688      	mov	r8, r1
 80030c0:	4614      	mov	r4, r2
 80030c2:	2600      	movs	r6, #0
 80030c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030c8:	f1b9 0901 	subs.w	r9, r9, #1
 80030cc:	d505      	bpl.n	80030da <_fwalk_sglue+0x22>
 80030ce:	6824      	ldr	r4, [r4, #0]
 80030d0:	2c00      	cmp	r4, #0
 80030d2:	d1f7      	bne.n	80030c4 <_fwalk_sglue+0xc>
 80030d4:	4630      	mov	r0, r6
 80030d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030da:	89ab      	ldrh	r3, [r5, #12]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d907      	bls.n	80030f0 <_fwalk_sglue+0x38>
 80030e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030e4:	3301      	adds	r3, #1
 80030e6:	d003      	beq.n	80030f0 <_fwalk_sglue+0x38>
 80030e8:	4629      	mov	r1, r5
 80030ea:	4638      	mov	r0, r7
 80030ec:	47c0      	blx	r8
 80030ee:	4306      	orrs	r6, r0
 80030f0:	3568      	adds	r5, #104	@ 0x68
 80030f2:	e7e9      	b.n	80030c8 <_fwalk_sglue+0x10>

080030f4 <siprintf>:
 80030f4:	b40e      	push	{r1, r2, r3}
 80030f6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80030fa:	b510      	push	{r4, lr}
 80030fc:	2400      	movs	r4, #0
 80030fe:	b09d      	sub	sp, #116	@ 0x74
 8003100:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003102:	9002      	str	r0, [sp, #8]
 8003104:	9006      	str	r0, [sp, #24]
 8003106:	9107      	str	r1, [sp, #28]
 8003108:	9104      	str	r1, [sp, #16]
 800310a:	4809      	ldr	r0, [pc, #36]	@ (8003130 <siprintf+0x3c>)
 800310c:	4909      	ldr	r1, [pc, #36]	@ (8003134 <siprintf+0x40>)
 800310e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003112:	9105      	str	r1, [sp, #20]
 8003114:	6800      	ldr	r0, [r0, #0]
 8003116:	a902      	add	r1, sp, #8
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800311c:	f000 fac8 	bl	80036b0 <_svfiprintf_r>
 8003120:	9b02      	ldr	r3, [sp, #8]
 8003122:	701c      	strb	r4, [r3, #0]
 8003124:	b01d      	add	sp, #116	@ 0x74
 8003126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800312a:	b003      	add	sp, #12
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000020 	.word	0x20000020
 8003134:	ffff0208 	.word	0xffff0208

08003138 <__sread>:
 8003138:	b510      	push	{r4, lr}
 800313a:	460c      	mov	r4, r1
 800313c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003140:	f000 f8ec 	bl	800331c <_read_r>
 8003144:	2800      	cmp	r0, #0
 8003146:	bfab      	itete	ge
 8003148:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800314a:	89a3      	ldrhlt	r3, [r4, #12]
 800314c:	181b      	addge	r3, r3, r0
 800314e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003152:	bfac      	ite	ge
 8003154:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003156:	81a3      	strhlt	r3, [r4, #12]
 8003158:	bd10      	pop	{r4, pc}

0800315a <__swrite>:
 800315a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800315e:	461f      	mov	r7, r3
 8003160:	898b      	ldrh	r3, [r1, #12]
 8003162:	4605      	mov	r5, r0
 8003164:	05db      	lsls	r3, r3, #23
 8003166:	460c      	mov	r4, r1
 8003168:	4616      	mov	r6, r2
 800316a:	d505      	bpl.n	8003178 <__swrite+0x1e>
 800316c:	2302      	movs	r3, #2
 800316e:	2200      	movs	r2, #0
 8003170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003174:	f000 f8c0 	bl	80032f8 <_lseek_r>
 8003178:	89a3      	ldrh	r3, [r4, #12]
 800317a:	4632      	mov	r2, r6
 800317c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003180:	81a3      	strh	r3, [r4, #12]
 8003182:	4628      	mov	r0, r5
 8003184:	463b      	mov	r3, r7
 8003186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800318a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800318e:	f000 b8d7 	b.w	8003340 <_write_r>

08003192 <__sseek>:
 8003192:	b510      	push	{r4, lr}
 8003194:	460c      	mov	r4, r1
 8003196:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800319a:	f000 f8ad 	bl	80032f8 <_lseek_r>
 800319e:	1c43      	adds	r3, r0, #1
 80031a0:	89a3      	ldrh	r3, [r4, #12]
 80031a2:	bf15      	itete	ne
 80031a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80031a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80031aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80031ae:	81a3      	strheq	r3, [r4, #12]
 80031b0:	bf18      	it	ne
 80031b2:	81a3      	strhne	r3, [r4, #12]
 80031b4:	bd10      	pop	{r4, pc}

080031b6 <__sclose>:
 80031b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ba:	f000 b88d 	b.w	80032d8 <_close_r>

080031be <memset>:
 80031be:	4603      	mov	r3, r0
 80031c0:	4402      	add	r2, r0
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d100      	bne.n	80031c8 <memset+0xa>
 80031c6:	4770      	bx	lr
 80031c8:	f803 1b01 	strb.w	r1, [r3], #1
 80031cc:	e7f9      	b.n	80031c2 <memset+0x4>

080031ce <strncpy>:
 80031ce:	4603      	mov	r3, r0
 80031d0:	b510      	push	{r4, lr}
 80031d2:	3901      	subs	r1, #1
 80031d4:	b132      	cbz	r2, 80031e4 <strncpy+0x16>
 80031d6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80031da:	3a01      	subs	r2, #1
 80031dc:	f803 4b01 	strb.w	r4, [r3], #1
 80031e0:	2c00      	cmp	r4, #0
 80031e2:	d1f7      	bne.n	80031d4 <strncpy+0x6>
 80031e4:	2100      	movs	r1, #0
 80031e6:	441a      	add	r2, r3
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d100      	bne.n	80031ee <strncpy+0x20>
 80031ec:	bd10      	pop	{r4, pc}
 80031ee:	f803 1b01 	strb.w	r1, [r3], #1
 80031f2:	e7f9      	b.n	80031e8 <strncpy+0x1a>

080031f4 <strtok>:
 80031f4:	4b16      	ldr	r3, [pc, #88]	@ (8003250 <strtok+0x5c>)
 80031f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031fa:	681f      	ldr	r7, [r3, #0]
 80031fc:	4605      	mov	r5, r0
 80031fe:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003200:	460e      	mov	r6, r1
 8003202:	b9ec      	cbnz	r4, 8003240 <strtok+0x4c>
 8003204:	2050      	movs	r0, #80	@ 0x50
 8003206:	f000 f941 	bl	800348c <malloc>
 800320a:	4602      	mov	r2, r0
 800320c:	6478      	str	r0, [r7, #68]	@ 0x44
 800320e:	b920      	cbnz	r0, 800321a <strtok+0x26>
 8003210:	215b      	movs	r1, #91	@ 0x5b
 8003212:	4b10      	ldr	r3, [pc, #64]	@ (8003254 <strtok+0x60>)
 8003214:	4810      	ldr	r0, [pc, #64]	@ (8003258 <strtok+0x64>)
 8003216:	f000 f8d3 	bl	80033c0 <__assert_func>
 800321a:	e9c0 4400 	strd	r4, r4, [r0]
 800321e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003222:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003226:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800322a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800322e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8003232:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8003236:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800323a:	6184      	str	r4, [r0, #24]
 800323c:	7704      	strb	r4, [r0, #28]
 800323e:	6244      	str	r4, [r0, #36]	@ 0x24
 8003240:	4631      	mov	r1, r6
 8003242:	4628      	mov	r0, r5
 8003244:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003246:	2301      	movs	r3, #1
 8003248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800324c:	f000 b806 	b.w	800325c <__strtok_r>
 8003250:	20000020 	.word	0x20000020
 8003254:	080048ab 	.word	0x080048ab
 8003258:	080048c2 	.word	0x080048c2

0800325c <__strtok_r>:
 800325c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800325e:	4604      	mov	r4, r0
 8003260:	b908      	cbnz	r0, 8003266 <__strtok_r+0xa>
 8003262:	6814      	ldr	r4, [r2, #0]
 8003264:	b144      	cbz	r4, 8003278 <__strtok_r+0x1c>
 8003266:	460f      	mov	r7, r1
 8003268:	4620      	mov	r0, r4
 800326a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800326e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003272:	b91e      	cbnz	r6, 800327c <__strtok_r+0x20>
 8003274:	b965      	cbnz	r5, 8003290 <__strtok_r+0x34>
 8003276:	6015      	str	r5, [r2, #0]
 8003278:	2000      	movs	r0, #0
 800327a:	e005      	b.n	8003288 <__strtok_r+0x2c>
 800327c:	42b5      	cmp	r5, r6
 800327e:	d1f6      	bne.n	800326e <__strtok_r+0x12>
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1f0      	bne.n	8003266 <__strtok_r+0xa>
 8003284:	6014      	str	r4, [r2, #0]
 8003286:	7003      	strb	r3, [r0, #0]
 8003288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800328a:	461c      	mov	r4, r3
 800328c:	e00c      	b.n	80032a8 <__strtok_r+0x4c>
 800328e:	b91d      	cbnz	r5, 8003298 <__strtok_r+0x3c>
 8003290:	460e      	mov	r6, r1
 8003292:	4627      	mov	r7, r4
 8003294:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003298:	f816 5b01 	ldrb.w	r5, [r6], #1
 800329c:	42ab      	cmp	r3, r5
 800329e:	d1f6      	bne.n	800328e <__strtok_r+0x32>
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0f2      	beq.n	800328a <__strtok_r+0x2e>
 80032a4:	2300      	movs	r3, #0
 80032a6:	703b      	strb	r3, [r7, #0]
 80032a8:	6014      	str	r4, [r2, #0]
 80032aa:	e7ed      	b.n	8003288 <__strtok_r+0x2c>

080032ac <strstr>:
 80032ac:	780a      	ldrb	r2, [r1, #0]
 80032ae:	b570      	push	{r4, r5, r6, lr}
 80032b0:	b96a      	cbnz	r2, 80032ce <strstr+0x22>
 80032b2:	bd70      	pop	{r4, r5, r6, pc}
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d109      	bne.n	80032cc <strstr+0x20>
 80032b8:	460c      	mov	r4, r1
 80032ba:	4605      	mov	r5, r0
 80032bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0f6      	beq.n	80032b2 <strstr+0x6>
 80032c4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80032c8:	429e      	cmp	r6, r3
 80032ca:	d0f7      	beq.n	80032bc <strstr+0x10>
 80032cc:	3001      	adds	r0, #1
 80032ce:	7803      	ldrb	r3, [r0, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1ef      	bne.n	80032b4 <strstr+0x8>
 80032d4:	4618      	mov	r0, r3
 80032d6:	e7ec      	b.n	80032b2 <strstr+0x6>

080032d8 <_close_r>:
 80032d8:	b538      	push	{r3, r4, r5, lr}
 80032da:	2300      	movs	r3, #0
 80032dc:	4d05      	ldr	r5, [pc, #20]	@ (80032f4 <_close_r+0x1c>)
 80032de:	4604      	mov	r4, r0
 80032e0:	4608      	mov	r0, r1
 80032e2:	602b      	str	r3, [r5, #0]
 80032e4:	f7fe f982 	bl	80015ec <_close>
 80032e8:	1c43      	adds	r3, r0, #1
 80032ea:	d102      	bne.n	80032f2 <_close_r+0x1a>
 80032ec:	682b      	ldr	r3, [r5, #0]
 80032ee:	b103      	cbz	r3, 80032f2 <_close_r+0x1a>
 80032f0:	6023      	str	r3, [r4, #0]
 80032f2:	bd38      	pop	{r3, r4, r5, pc}
 80032f4:	200003bc 	.word	0x200003bc

080032f8 <_lseek_r>:
 80032f8:	b538      	push	{r3, r4, r5, lr}
 80032fa:	4604      	mov	r4, r0
 80032fc:	4608      	mov	r0, r1
 80032fe:	4611      	mov	r1, r2
 8003300:	2200      	movs	r2, #0
 8003302:	4d05      	ldr	r5, [pc, #20]	@ (8003318 <_lseek_r+0x20>)
 8003304:	602a      	str	r2, [r5, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	f7fe f994 	bl	8001634 <_lseek>
 800330c:	1c43      	adds	r3, r0, #1
 800330e:	d102      	bne.n	8003316 <_lseek_r+0x1e>
 8003310:	682b      	ldr	r3, [r5, #0]
 8003312:	b103      	cbz	r3, 8003316 <_lseek_r+0x1e>
 8003314:	6023      	str	r3, [r4, #0]
 8003316:	bd38      	pop	{r3, r4, r5, pc}
 8003318:	200003bc 	.word	0x200003bc

0800331c <_read_r>:
 800331c:	b538      	push	{r3, r4, r5, lr}
 800331e:	4604      	mov	r4, r0
 8003320:	4608      	mov	r0, r1
 8003322:	4611      	mov	r1, r2
 8003324:	2200      	movs	r2, #0
 8003326:	4d05      	ldr	r5, [pc, #20]	@ (800333c <_read_r+0x20>)
 8003328:	602a      	str	r2, [r5, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	f7fe f925 	bl	800157a <_read>
 8003330:	1c43      	adds	r3, r0, #1
 8003332:	d102      	bne.n	800333a <_read_r+0x1e>
 8003334:	682b      	ldr	r3, [r5, #0]
 8003336:	b103      	cbz	r3, 800333a <_read_r+0x1e>
 8003338:	6023      	str	r3, [r4, #0]
 800333a:	bd38      	pop	{r3, r4, r5, pc}
 800333c:	200003bc 	.word	0x200003bc

08003340 <_write_r>:
 8003340:	b538      	push	{r3, r4, r5, lr}
 8003342:	4604      	mov	r4, r0
 8003344:	4608      	mov	r0, r1
 8003346:	4611      	mov	r1, r2
 8003348:	2200      	movs	r2, #0
 800334a:	4d05      	ldr	r5, [pc, #20]	@ (8003360 <_write_r+0x20>)
 800334c:	602a      	str	r2, [r5, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	f7fe f930 	bl	80015b4 <_write>
 8003354:	1c43      	adds	r3, r0, #1
 8003356:	d102      	bne.n	800335e <_write_r+0x1e>
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	b103      	cbz	r3, 800335e <_write_r+0x1e>
 800335c:	6023      	str	r3, [r4, #0]
 800335e:	bd38      	pop	{r3, r4, r5, pc}
 8003360:	200003bc 	.word	0x200003bc

08003364 <__errno>:
 8003364:	4b01      	ldr	r3, [pc, #4]	@ (800336c <__errno+0x8>)
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000020 	.word	0x20000020

08003370 <__libc_init_array>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	2600      	movs	r6, #0
 8003374:	4d0c      	ldr	r5, [pc, #48]	@ (80033a8 <__libc_init_array+0x38>)
 8003376:	4c0d      	ldr	r4, [pc, #52]	@ (80033ac <__libc_init_array+0x3c>)
 8003378:	1b64      	subs	r4, r4, r5
 800337a:	10a4      	asrs	r4, r4, #2
 800337c:	42a6      	cmp	r6, r4
 800337e:	d109      	bne.n	8003394 <__libc_init_array+0x24>
 8003380:	f000 fffa 	bl	8004378 <_init>
 8003384:	2600      	movs	r6, #0
 8003386:	4d0a      	ldr	r5, [pc, #40]	@ (80033b0 <__libc_init_array+0x40>)
 8003388:	4c0a      	ldr	r4, [pc, #40]	@ (80033b4 <__libc_init_array+0x44>)
 800338a:	1b64      	subs	r4, r4, r5
 800338c:	10a4      	asrs	r4, r4, #2
 800338e:	42a6      	cmp	r6, r4
 8003390:	d105      	bne.n	800339e <__libc_init_array+0x2e>
 8003392:	bd70      	pop	{r4, r5, r6, pc}
 8003394:	f855 3b04 	ldr.w	r3, [r5], #4
 8003398:	4798      	blx	r3
 800339a:	3601      	adds	r6, #1
 800339c:	e7ee      	b.n	800337c <__libc_init_array+0xc>
 800339e:	f855 3b04 	ldr.w	r3, [r5], #4
 80033a2:	4798      	blx	r3
 80033a4:	3601      	adds	r6, #1
 80033a6:	e7f2      	b.n	800338e <__libc_init_array+0x1e>
 80033a8:	08004994 	.word	0x08004994
 80033ac:	08004994 	.word	0x08004994
 80033b0:	08004994 	.word	0x08004994
 80033b4:	08004998 	.word	0x08004998

080033b8 <__retarget_lock_init_recursive>:
 80033b8:	4770      	bx	lr

080033ba <__retarget_lock_acquire_recursive>:
 80033ba:	4770      	bx	lr

080033bc <__retarget_lock_release_recursive>:
 80033bc:	4770      	bx	lr
	...

080033c0 <__assert_func>:
 80033c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80033c2:	4614      	mov	r4, r2
 80033c4:	461a      	mov	r2, r3
 80033c6:	4b09      	ldr	r3, [pc, #36]	@ (80033ec <__assert_func+0x2c>)
 80033c8:	4605      	mov	r5, r0
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68d8      	ldr	r0, [r3, #12]
 80033ce:	b14c      	cbz	r4, 80033e4 <__assert_func+0x24>
 80033d0:	4b07      	ldr	r3, [pc, #28]	@ (80033f0 <__assert_func+0x30>)
 80033d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80033d6:	9100      	str	r1, [sp, #0]
 80033d8:	462b      	mov	r3, r5
 80033da:	4906      	ldr	r1, [pc, #24]	@ (80033f4 <__assert_func+0x34>)
 80033dc:	f000 fc9c 	bl	8003d18 <fiprintf>
 80033e0:	f000 fcf2 	bl	8003dc8 <abort>
 80033e4:	4b04      	ldr	r3, [pc, #16]	@ (80033f8 <__assert_func+0x38>)
 80033e6:	461c      	mov	r4, r3
 80033e8:	e7f3      	b.n	80033d2 <__assert_func+0x12>
 80033ea:	bf00      	nop
 80033ec:	20000020 	.word	0x20000020
 80033f0:	0800491c 	.word	0x0800491c
 80033f4:	08004929 	.word	0x08004929
 80033f8:	08004957 	.word	0x08004957

080033fc <_free_r>:
 80033fc:	b538      	push	{r3, r4, r5, lr}
 80033fe:	4605      	mov	r5, r0
 8003400:	2900      	cmp	r1, #0
 8003402:	d040      	beq.n	8003486 <_free_r+0x8a>
 8003404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003408:	1f0c      	subs	r4, r1, #4
 800340a:	2b00      	cmp	r3, #0
 800340c:	bfb8      	it	lt
 800340e:	18e4      	addlt	r4, r4, r3
 8003410:	f000 f8e6 	bl	80035e0 <__malloc_lock>
 8003414:	4a1c      	ldr	r2, [pc, #112]	@ (8003488 <_free_r+0x8c>)
 8003416:	6813      	ldr	r3, [r2, #0]
 8003418:	b933      	cbnz	r3, 8003428 <_free_r+0x2c>
 800341a:	6063      	str	r3, [r4, #4]
 800341c:	6014      	str	r4, [r2, #0]
 800341e:	4628      	mov	r0, r5
 8003420:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003424:	f000 b8e2 	b.w	80035ec <__malloc_unlock>
 8003428:	42a3      	cmp	r3, r4
 800342a:	d908      	bls.n	800343e <_free_r+0x42>
 800342c:	6820      	ldr	r0, [r4, #0]
 800342e:	1821      	adds	r1, r4, r0
 8003430:	428b      	cmp	r3, r1
 8003432:	bf01      	itttt	eq
 8003434:	6819      	ldreq	r1, [r3, #0]
 8003436:	685b      	ldreq	r3, [r3, #4]
 8003438:	1809      	addeq	r1, r1, r0
 800343a:	6021      	streq	r1, [r4, #0]
 800343c:	e7ed      	b.n	800341a <_free_r+0x1e>
 800343e:	461a      	mov	r2, r3
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	b10b      	cbz	r3, 8003448 <_free_r+0x4c>
 8003444:	42a3      	cmp	r3, r4
 8003446:	d9fa      	bls.n	800343e <_free_r+0x42>
 8003448:	6811      	ldr	r1, [r2, #0]
 800344a:	1850      	adds	r0, r2, r1
 800344c:	42a0      	cmp	r0, r4
 800344e:	d10b      	bne.n	8003468 <_free_r+0x6c>
 8003450:	6820      	ldr	r0, [r4, #0]
 8003452:	4401      	add	r1, r0
 8003454:	1850      	adds	r0, r2, r1
 8003456:	4283      	cmp	r3, r0
 8003458:	6011      	str	r1, [r2, #0]
 800345a:	d1e0      	bne.n	800341e <_free_r+0x22>
 800345c:	6818      	ldr	r0, [r3, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4408      	add	r0, r1
 8003462:	6010      	str	r0, [r2, #0]
 8003464:	6053      	str	r3, [r2, #4]
 8003466:	e7da      	b.n	800341e <_free_r+0x22>
 8003468:	d902      	bls.n	8003470 <_free_r+0x74>
 800346a:	230c      	movs	r3, #12
 800346c:	602b      	str	r3, [r5, #0]
 800346e:	e7d6      	b.n	800341e <_free_r+0x22>
 8003470:	6820      	ldr	r0, [r4, #0]
 8003472:	1821      	adds	r1, r4, r0
 8003474:	428b      	cmp	r3, r1
 8003476:	bf01      	itttt	eq
 8003478:	6819      	ldreq	r1, [r3, #0]
 800347a:	685b      	ldreq	r3, [r3, #4]
 800347c:	1809      	addeq	r1, r1, r0
 800347e:	6021      	streq	r1, [r4, #0]
 8003480:	6063      	str	r3, [r4, #4]
 8003482:	6054      	str	r4, [r2, #4]
 8003484:	e7cb      	b.n	800341e <_free_r+0x22>
 8003486:	bd38      	pop	{r3, r4, r5, pc}
 8003488:	200003c8 	.word	0x200003c8

0800348c <malloc>:
 800348c:	4b02      	ldr	r3, [pc, #8]	@ (8003498 <malloc+0xc>)
 800348e:	4601      	mov	r1, r0
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	f000 b825 	b.w	80034e0 <_malloc_r>
 8003496:	bf00      	nop
 8003498:	20000020 	.word	0x20000020

0800349c <sbrk_aligned>:
 800349c:	b570      	push	{r4, r5, r6, lr}
 800349e:	4e0f      	ldr	r6, [pc, #60]	@ (80034dc <sbrk_aligned+0x40>)
 80034a0:	460c      	mov	r4, r1
 80034a2:	6831      	ldr	r1, [r6, #0]
 80034a4:	4605      	mov	r5, r0
 80034a6:	b911      	cbnz	r1, 80034ae <sbrk_aligned+0x12>
 80034a8:	f000 fc62 	bl	8003d70 <_sbrk_r>
 80034ac:	6030      	str	r0, [r6, #0]
 80034ae:	4621      	mov	r1, r4
 80034b0:	4628      	mov	r0, r5
 80034b2:	f000 fc5d 	bl	8003d70 <_sbrk_r>
 80034b6:	1c43      	adds	r3, r0, #1
 80034b8:	d103      	bne.n	80034c2 <sbrk_aligned+0x26>
 80034ba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80034be:	4620      	mov	r0, r4
 80034c0:	bd70      	pop	{r4, r5, r6, pc}
 80034c2:	1cc4      	adds	r4, r0, #3
 80034c4:	f024 0403 	bic.w	r4, r4, #3
 80034c8:	42a0      	cmp	r0, r4
 80034ca:	d0f8      	beq.n	80034be <sbrk_aligned+0x22>
 80034cc:	1a21      	subs	r1, r4, r0
 80034ce:	4628      	mov	r0, r5
 80034d0:	f000 fc4e 	bl	8003d70 <_sbrk_r>
 80034d4:	3001      	adds	r0, #1
 80034d6:	d1f2      	bne.n	80034be <sbrk_aligned+0x22>
 80034d8:	e7ef      	b.n	80034ba <sbrk_aligned+0x1e>
 80034da:	bf00      	nop
 80034dc:	200003c4 	.word	0x200003c4

080034e0 <_malloc_r>:
 80034e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034e4:	1ccd      	adds	r5, r1, #3
 80034e6:	f025 0503 	bic.w	r5, r5, #3
 80034ea:	3508      	adds	r5, #8
 80034ec:	2d0c      	cmp	r5, #12
 80034ee:	bf38      	it	cc
 80034f0:	250c      	movcc	r5, #12
 80034f2:	2d00      	cmp	r5, #0
 80034f4:	4606      	mov	r6, r0
 80034f6:	db01      	blt.n	80034fc <_malloc_r+0x1c>
 80034f8:	42a9      	cmp	r1, r5
 80034fa:	d904      	bls.n	8003506 <_malloc_r+0x26>
 80034fc:	230c      	movs	r3, #12
 80034fe:	6033      	str	r3, [r6, #0]
 8003500:	2000      	movs	r0, #0
 8003502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003506:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80035dc <_malloc_r+0xfc>
 800350a:	f000 f869 	bl	80035e0 <__malloc_lock>
 800350e:	f8d8 3000 	ldr.w	r3, [r8]
 8003512:	461c      	mov	r4, r3
 8003514:	bb44      	cbnz	r4, 8003568 <_malloc_r+0x88>
 8003516:	4629      	mov	r1, r5
 8003518:	4630      	mov	r0, r6
 800351a:	f7ff ffbf 	bl	800349c <sbrk_aligned>
 800351e:	1c43      	adds	r3, r0, #1
 8003520:	4604      	mov	r4, r0
 8003522:	d158      	bne.n	80035d6 <_malloc_r+0xf6>
 8003524:	f8d8 4000 	ldr.w	r4, [r8]
 8003528:	4627      	mov	r7, r4
 800352a:	2f00      	cmp	r7, #0
 800352c:	d143      	bne.n	80035b6 <_malloc_r+0xd6>
 800352e:	2c00      	cmp	r4, #0
 8003530:	d04b      	beq.n	80035ca <_malloc_r+0xea>
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	4639      	mov	r1, r7
 8003536:	4630      	mov	r0, r6
 8003538:	eb04 0903 	add.w	r9, r4, r3
 800353c:	f000 fc18 	bl	8003d70 <_sbrk_r>
 8003540:	4581      	cmp	r9, r0
 8003542:	d142      	bne.n	80035ca <_malloc_r+0xea>
 8003544:	6821      	ldr	r1, [r4, #0]
 8003546:	4630      	mov	r0, r6
 8003548:	1a6d      	subs	r5, r5, r1
 800354a:	4629      	mov	r1, r5
 800354c:	f7ff ffa6 	bl	800349c <sbrk_aligned>
 8003550:	3001      	adds	r0, #1
 8003552:	d03a      	beq.n	80035ca <_malloc_r+0xea>
 8003554:	6823      	ldr	r3, [r4, #0]
 8003556:	442b      	add	r3, r5
 8003558:	6023      	str	r3, [r4, #0]
 800355a:	f8d8 3000 	ldr.w	r3, [r8]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	bb62      	cbnz	r2, 80035bc <_malloc_r+0xdc>
 8003562:	f8c8 7000 	str.w	r7, [r8]
 8003566:	e00f      	b.n	8003588 <_malloc_r+0xa8>
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	1b52      	subs	r2, r2, r5
 800356c:	d420      	bmi.n	80035b0 <_malloc_r+0xd0>
 800356e:	2a0b      	cmp	r2, #11
 8003570:	d917      	bls.n	80035a2 <_malloc_r+0xc2>
 8003572:	1961      	adds	r1, r4, r5
 8003574:	42a3      	cmp	r3, r4
 8003576:	6025      	str	r5, [r4, #0]
 8003578:	bf18      	it	ne
 800357a:	6059      	strne	r1, [r3, #4]
 800357c:	6863      	ldr	r3, [r4, #4]
 800357e:	bf08      	it	eq
 8003580:	f8c8 1000 	streq.w	r1, [r8]
 8003584:	5162      	str	r2, [r4, r5]
 8003586:	604b      	str	r3, [r1, #4]
 8003588:	4630      	mov	r0, r6
 800358a:	f000 f82f 	bl	80035ec <__malloc_unlock>
 800358e:	f104 000b 	add.w	r0, r4, #11
 8003592:	1d23      	adds	r3, r4, #4
 8003594:	f020 0007 	bic.w	r0, r0, #7
 8003598:	1ac2      	subs	r2, r0, r3
 800359a:	bf1c      	itt	ne
 800359c:	1a1b      	subne	r3, r3, r0
 800359e:	50a3      	strne	r3, [r4, r2]
 80035a0:	e7af      	b.n	8003502 <_malloc_r+0x22>
 80035a2:	6862      	ldr	r2, [r4, #4]
 80035a4:	42a3      	cmp	r3, r4
 80035a6:	bf0c      	ite	eq
 80035a8:	f8c8 2000 	streq.w	r2, [r8]
 80035ac:	605a      	strne	r2, [r3, #4]
 80035ae:	e7eb      	b.n	8003588 <_malloc_r+0xa8>
 80035b0:	4623      	mov	r3, r4
 80035b2:	6864      	ldr	r4, [r4, #4]
 80035b4:	e7ae      	b.n	8003514 <_malloc_r+0x34>
 80035b6:	463c      	mov	r4, r7
 80035b8:	687f      	ldr	r7, [r7, #4]
 80035ba:	e7b6      	b.n	800352a <_malloc_r+0x4a>
 80035bc:	461a      	mov	r2, r3
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	42a3      	cmp	r3, r4
 80035c2:	d1fb      	bne.n	80035bc <_malloc_r+0xdc>
 80035c4:	2300      	movs	r3, #0
 80035c6:	6053      	str	r3, [r2, #4]
 80035c8:	e7de      	b.n	8003588 <_malloc_r+0xa8>
 80035ca:	230c      	movs	r3, #12
 80035cc:	4630      	mov	r0, r6
 80035ce:	6033      	str	r3, [r6, #0]
 80035d0:	f000 f80c 	bl	80035ec <__malloc_unlock>
 80035d4:	e794      	b.n	8003500 <_malloc_r+0x20>
 80035d6:	6005      	str	r5, [r0, #0]
 80035d8:	e7d6      	b.n	8003588 <_malloc_r+0xa8>
 80035da:	bf00      	nop
 80035dc:	200003c8 	.word	0x200003c8

080035e0 <__malloc_lock>:
 80035e0:	4801      	ldr	r0, [pc, #4]	@ (80035e8 <__malloc_lock+0x8>)
 80035e2:	f7ff beea 	b.w	80033ba <__retarget_lock_acquire_recursive>
 80035e6:	bf00      	nop
 80035e8:	200003c0 	.word	0x200003c0

080035ec <__malloc_unlock>:
 80035ec:	4801      	ldr	r0, [pc, #4]	@ (80035f4 <__malloc_unlock+0x8>)
 80035ee:	f7ff bee5 	b.w	80033bc <__retarget_lock_release_recursive>
 80035f2:	bf00      	nop
 80035f4:	200003c0 	.word	0x200003c0

080035f8 <__ssputs_r>:
 80035f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035fc:	461f      	mov	r7, r3
 80035fe:	688e      	ldr	r6, [r1, #8]
 8003600:	4682      	mov	sl, r0
 8003602:	42be      	cmp	r6, r7
 8003604:	460c      	mov	r4, r1
 8003606:	4690      	mov	r8, r2
 8003608:	680b      	ldr	r3, [r1, #0]
 800360a:	d82d      	bhi.n	8003668 <__ssputs_r+0x70>
 800360c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003610:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003614:	d026      	beq.n	8003664 <__ssputs_r+0x6c>
 8003616:	6965      	ldr	r5, [r4, #20]
 8003618:	6909      	ldr	r1, [r1, #16]
 800361a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800361e:	eba3 0901 	sub.w	r9, r3, r1
 8003622:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003626:	1c7b      	adds	r3, r7, #1
 8003628:	444b      	add	r3, r9
 800362a:	106d      	asrs	r5, r5, #1
 800362c:	429d      	cmp	r5, r3
 800362e:	bf38      	it	cc
 8003630:	461d      	movcc	r5, r3
 8003632:	0553      	lsls	r3, r2, #21
 8003634:	d527      	bpl.n	8003686 <__ssputs_r+0x8e>
 8003636:	4629      	mov	r1, r5
 8003638:	f7ff ff52 	bl	80034e0 <_malloc_r>
 800363c:	4606      	mov	r6, r0
 800363e:	b360      	cbz	r0, 800369a <__ssputs_r+0xa2>
 8003640:	464a      	mov	r2, r9
 8003642:	6921      	ldr	r1, [r4, #16]
 8003644:	f000 fbb2 	bl	8003dac <memcpy>
 8003648:	89a3      	ldrh	r3, [r4, #12]
 800364a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800364e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003652:	81a3      	strh	r3, [r4, #12]
 8003654:	6126      	str	r6, [r4, #16]
 8003656:	444e      	add	r6, r9
 8003658:	6026      	str	r6, [r4, #0]
 800365a:	463e      	mov	r6, r7
 800365c:	6165      	str	r5, [r4, #20]
 800365e:	eba5 0509 	sub.w	r5, r5, r9
 8003662:	60a5      	str	r5, [r4, #8]
 8003664:	42be      	cmp	r6, r7
 8003666:	d900      	bls.n	800366a <__ssputs_r+0x72>
 8003668:	463e      	mov	r6, r7
 800366a:	4632      	mov	r2, r6
 800366c:	4641      	mov	r1, r8
 800366e:	6820      	ldr	r0, [r4, #0]
 8003670:	f000 fb64 	bl	8003d3c <memmove>
 8003674:	2000      	movs	r0, #0
 8003676:	68a3      	ldr	r3, [r4, #8]
 8003678:	1b9b      	subs	r3, r3, r6
 800367a:	60a3      	str	r3, [r4, #8]
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	4433      	add	r3, r6
 8003680:	6023      	str	r3, [r4, #0]
 8003682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003686:	462a      	mov	r2, r5
 8003688:	f000 fba5 	bl	8003dd6 <_realloc_r>
 800368c:	4606      	mov	r6, r0
 800368e:	2800      	cmp	r0, #0
 8003690:	d1e0      	bne.n	8003654 <__ssputs_r+0x5c>
 8003692:	4650      	mov	r0, sl
 8003694:	6921      	ldr	r1, [r4, #16]
 8003696:	f7ff feb1 	bl	80033fc <_free_r>
 800369a:	230c      	movs	r3, #12
 800369c:	f8ca 3000 	str.w	r3, [sl]
 80036a0:	89a3      	ldrh	r3, [r4, #12]
 80036a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036aa:	81a3      	strh	r3, [r4, #12]
 80036ac:	e7e9      	b.n	8003682 <__ssputs_r+0x8a>
	...

080036b0 <_svfiprintf_r>:
 80036b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b4:	4698      	mov	r8, r3
 80036b6:	898b      	ldrh	r3, [r1, #12]
 80036b8:	4607      	mov	r7, r0
 80036ba:	061b      	lsls	r3, r3, #24
 80036bc:	460d      	mov	r5, r1
 80036be:	4614      	mov	r4, r2
 80036c0:	b09d      	sub	sp, #116	@ 0x74
 80036c2:	d510      	bpl.n	80036e6 <_svfiprintf_r+0x36>
 80036c4:	690b      	ldr	r3, [r1, #16]
 80036c6:	b973      	cbnz	r3, 80036e6 <_svfiprintf_r+0x36>
 80036c8:	2140      	movs	r1, #64	@ 0x40
 80036ca:	f7ff ff09 	bl	80034e0 <_malloc_r>
 80036ce:	6028      	str	r0, [r5, #0]
 80036d0:	6128      	str	r0, [r5, #16]
 80036d2:	b930      	cbnz	r0, 80036e2 <_svfiprintf_r+0x32>
 80036d4:	230c      	movs	r3, #12
 80036d6:	603b      	str	r3, [r7, #0]
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036dc:	b01d      	add	sp, #116	@ 0x74
 80036de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036e2:	2340      	movs	r3, #64	@ 0x40
 80036e4:	616b      	str	r3, [r5, #20]
 80036e6:	2300      	movs	r3, #0
 80036e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80036ea:	2320      	movs	r3, #32
 80036ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036f0:	2330      	movs	r3, #48	@ 0x30
 80036f2:	f04f 0901 	mov.w	r9, #1
 80036f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80036fa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003894 <_svfiprintf_r+0x1e4>
 80036fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003702:	4623      	mov	r3, r4
 8003704:	469a      	mov	sl, r3
 8003706:	f813 2b01 	ldrb.w	r2, [r3], #1
 800370a:	b10a      	cbz	r2, 8003710 <_svfiprintf_r+0x60>
 800370c:	2a25      	cmp	r2, #37	@ 0x25
 800370e:	d1f9      	bne.n	8003704 <_svfiprintf_r+0x54>
 8003710:	ebba 0b04 	subs.w	fp, sl, r4
 8003714:	d00b      	beq.n	800372e <_svfiprintf_r+0x7e>
 8003716:	465b      	mov	r3, fp
 8003718:	4622      	mov	r2, r4
 800371a:	4629      	mov	r1, r5
 800371c:	4638      	mov	r0, r7
 800371e:	f7ff ff6b 	bl	80035f8 <__ssputs_r>
 8003722:	3001      	adds	r0, #1
 8003724:	f000 80a7 	beq.w	8003876 <_svfiprintf_r+0x1c6>
 8003728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800372a:	445a      	add	r2, fp
 800372c:	9209      	str	r2, [sp, #36]	@ 0x24
 800372e:	f89a 3000 	ldrb.w	r3, [sl]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 809f 	beq.w	8003876 <_svfiprintf_r+0x1c6>
 8003738:	2300      	movs	r3, #0
 800373a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800373e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003742:	f10a 0a01 	add.w	sl, sl, #1
 8003746:	9304      	str	r3, [sp, #16]
 8003748:	9307      	str	r3, [sp, #28]
 800374a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800374e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003750:	4654      	mov	r4, sl
 8003752:	2205      	movs	r2, #5
 8003754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003758:	484e      	ldr	r0, [pc, #312]	@ (8003894 <_svfiprintf_r+0x1e4>)
 800375a:	f000 fb19 	bl	8003d90 <memchr>
 800375e:	9a04      	ldr	r2, [sp, #16]
 8003760:	b9d8      	cbnz	r0, 800379a <_svfiprintf_r+0xea>
 8003762:	06d0      	lsls	r0, r2, #27
 8003764:	bf44      	itt	mi
 8003766:	2320      	movmi	r3, #32
 8003768:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800376c:	0711      	lsls	r1, r2, #28
 800376e:	bf44      	itt	mi
 8003770:	232b      	movmi	r3, #43	@ 0x2b
 8003772:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003776:	f89a 3000 	ldrb.w	r3, [sl]
 800377a:	2b2a      	cmp	r3, #42	@ 0x2a
 800377c:	d015      	beq.n	80037aa <_svfiprintf_r+0xfa>
 800377e:	4654      	mov	r4, sl
 8003780:	2000      	movs	r0, #0
 8003782:	f04f 0c0a 	mov.w	ip, #10
 8003786:	9a07      	ldr	r2, [sp, #28]
 8003788:	4621      	mov	r1, r4
 800378a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800378e:	3b30      	subs	r3, #48	@ 0x30
 8003790:	2b09      	cmp	r3, #9
 8003792:	d94b      	bls.n	800382c <_svfiprintf_r+0x17c>
 8003794:	b1b0      	cbz	r0, 80037c4 <_svfiprintf_r+0x114>
 8003796:	9207      	str	r2, [sp, #28]
 8003798:	e014      	b.n	80037c4 <_svfiprintf_r+0x114>
 800379a:	eba0 0308 	sub.w	r3, r0, r8
 800379e:	fa09 f303 	lsl.w	r3, r9, r3
 80037a2:	4313      	orrs	r3, r2
 80037a4:	46a2      	mov	sl, r4
 80037a6:	9304      	str	r3, [sp, #16]
 80037a8:	e7d2      	b.n	8003750 <_svfiprintf_r+0xa0>
 80037aa:	9b03      	ldr	r3, [sp, #12]
 80037ac:	1d19      	adds	r1, r3, #4
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	9103      	str	r1, [sp, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	bfbb      	ittet	lt
 80037b6:	425b      	neglt	r3, r3
 80037b8:	f042 0202 	orrlt.w	r2, r2, #2
 80037bc:	9307      	strge	r3, [sp, #28]
 80037be:	9307      	strlt	r3, [sp, #28]
 80037c0:	bfb8      	it	lt
 80037c2:	9204      	strlt	r2, [sp, #16]
 80037c4:	7823      	ldrb	r3, [r4, #0]
 80037c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80037c8:	d10a      	bne.n	80037e0 <_svfiprintf_r+0x130>
 80037ca:	7863      	ldrb	r3, [r4, #1]
 80037cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80037ce:	d132      	bne.n	8003836 <_svfiprintf_r+0x186>
 80037d0:	9b03      	ldr	r3, [sp, #12]
 80037d2:	3402      	adds	r4, #2
 80037d4:	1d1a      	adds	r2, r3, #4
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	9203      	str	r2, [sp, #12]
 80037da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037de:	9305      	str	r3, [sp, #20]
 80037e0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003898 <_svfiprintf_r+0x1e8>
 80037e4:	2203      	movs	r2, #3
 80037e6:	4650      	mov	r0, sl
 80037e8:	7821      	ldrb	r1, [r4, #0]
 80037ea:	f000 fad1 	bl	8003d90 <memchr>
 80037ee:	b138      	cbz	r0, 8003800 <_svfiprintf_r+0x150>
 80037f0:	2240      	movs	r2, #64	@ 0x40
 80037f2:	9b04      	ldr	r3, [sp, #16]
 80037f4:	eba0 000a 	sub.w	r0, r0, sl
 80037f8:	4082      	lsls	r2, r0
 80037fa:	4313      	orrs	r3, r2
 80037fc:	3401      	adds	r4, #1
 80037fe:	9304      	str	r3, [sp, #16]
 8003800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003804:	2206      	movs	r2, #6
 8003806:	4825      	ldr	r0, [pc, #148]	@ (800389c <_svfiprintf_r+0x1ec>)
 8003808:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800380c:	f000 fac0 	bl	8003d90 <memchr>
 8003810:	2800      	cmp	r0, #0
 8003812:	d036      	beq.n	8003882 <_svfiprintf_r+0x1d2>
 8003814:	4b22      	ldr	r3, [pc, #136]	@ (80038a0 <_svfiprintf_r+0x1f0>)
 8003816:	bb1b      	cbnz	r3, 8003860 <_svfiprintf_r+0x1b0>
 8003818:	9b03      	ldr	r3, [sp, #12]
 800381a:	3307      	adds	r3, #7
 800381c:	f023 0307 	bic.w	r3, r3, #7
 8003820:	3308      	adds	r3, #8
 8003822:	9303      	str	r3, [sp, #12]
 8003824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003826:	4433      	add	r3, r6
 8003828:	9309      	str	r3, [sp, #36]	@ 0x24
 800382a:	e76a      	b.n	8003702 <_svfiprintf_r+0x52>
 800382c:	460c      	mov	r4, r1
 800382e:	2001      	movs	r0, #1
 8003830:	fb0c 3202 	mla	r2, ip, r2, r3
 8003834:	e7a8      	b.n	8003788 <_svfiprintf_r+0xd8>
 8003836:	2300      	movs	r3, #0
 8003838:	f04f 0c0a 	mov.w	ip, #10
 800383c:	4619      	mov	r1, r3
 800383e:	3401      	adds	r4, #1
 8003840:	9305      	str	r3, [sp, #20]
 8003842:	4620      	mov	r0, r4
 8003844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003848:	3a30      	subs	r2, #48	@ 0x30
 800384a:	2a09      	cmp	r2, #9
 800384c:	d903      	bls.n	8003856 <_svfiprintf_r+0x1a6>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d0c6      	beq.n	80037e0 <_svfiprintf_r+0x130>
 8003852:	9105      	str	r1, [sp, #20]
 8003854:	e7c4      	b.n	80037e0 <_svfiprintf_r+0x130>
 8003856:	4604      	mov	r4, r0
 8003858:	2301      	movs	r3, #1
 800385a:	fb0c 2101 	mla	r1, ip, r1, r2
 800385e:	e7f0      	b.n	8003842 <_svfiprintf_r+0x192>
 8003860:	ab03      	add	r3, sp, #12
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	462a      	mov	r2, r5
 8003866:	4638      	mov	r0, r7
 8003868:	4b0e      	ldr	r3, [pc, #56]	@ (80038a4 <_svfiprintf_r+0x1f4>)
 800386a:	a904      	add	r1, sp, #16
 800386c:	f3af 8000 	nop.w
 8003870:	1c42      	adds	r2, r0, #1
 8003872:	4606      	mov	r6, r0
 8003874:	d1d6      	bne.n	8003824 <_svfiprintf_r+0x174>
 8003876:	89ab      	ldrh	r3, [r5, #12]
 8003878:	065b      	lsls	r3, r3, #25
 800387a:	f53f af2d 	bmi.w	80036d8 <_svfiprintf_r+0x28>
 800387e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003880:	e72c      	b.n	80036dc <_svfiprintf_r+0x2c>
 8003882:	ab03      	add	r3, sp, #12
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	462a      	mov	r2, r5
 8003888:	4638      	mov	r0, r7
 800388a:	4b06      	ldr	r3, [pc, #24]	@ (80038a4 <_svfiprintf_r+0x1f4>)
 800388c:	a904      	add	r1, sp, #16
 800388e:	f000 f87d 	bl	800398c <_printf_i>
 8003892:	e7ed      	b.n	8003870 <_svfiprintf_r+0x1c0>
 8003894:	08004958 	.word	0x08004958
 8003898:	0800495e 	.word	0x0800495e
 800389c:	08004962 	.word	0x08004962
 80038a0:	00000000 	.word	0x00000000
 80038a4:	080035f9 	.word	0x080035f9

080038a8 <_printf_common>:
 80038a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038ac:	4616      	mov	r6, r2
 80038ae:	4698      	mov	r8, r3
 80038b0:	688a      	ldr	r2, [r1, #8]
 80038b2:	690b      	ldr	r3, [r1, #16]
 80038b4:	4607      	mov	r7, r0
 80038b6:	4293      	cmp	r3, r2
 80038b8:	bfb8      	it	lt
 80038ba:	4613      	movlt	r3, r2
 80038bc:	6033      	str	r3, [r6, #0]
 80038be:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038c2:	460c      	mov	r4, r1
 80038c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038c8:	b10a      	cbz	r2, 80038ce <_printf_common+0x26>
 80038ca:	3301      	adds	r3, #1
 80038cc:	6033      	str	r3, [r6, #0]
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	0699      	lsls	r1, r3, #26
 80038d2:	bf42      	ittt	mi
 80038d4:	6833      	ldrmi	r3, [r6, #0]
 80038d6:	3302      	addmi	r3, #2
 80038d8:	6033      	strmi	r3, [r6, #0]
 80038da:	6825      	ldr	r5, [r4, #0]
 80038dc:	f015 0506 	ands.w	r5, r5, #6
 80038e0:	d106      	bne.n	80038f0 <_printf_common+0x48>
 80038e2:	f104 0a19 	add.w	sl, r4, #25
 80038e6:	68e3      	ldr	r3, [r4, #12]
 80038e8:	6832      	ldr	r2, [r6, #0]
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	42ab      	cmp	r3, r5
 80038ee:	dc2b      	bgt.n	8003948 <_printf_common+0xa0>
 80038f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	3b00      	subs	r3, #0
 80038f8:	bf18      	it	ne
 80038fa:	2301      	movne	r3, #1
 80038fc:	0692      	lsls	r2, r2, #26
 80038fe:	d430      	bmi.n	8003962 <_printf_common+0xba>
 8003900:	4641      	mov	r1, r8
 8003902:	4638      	mov	r0, r7
 8003904:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003908:	47c8      	blx	r9
 800390a:	3001      	adds	r0, #1
 800390c:	d023      	beq.n	8003956 <_printf_common+0xae>
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	6922      	ldr	r2, [r4, #16]
 8003912:	f003 0306 	and.w	r3, r3, #6
 8003916:	2b04      	cmp	r3, #4
 8003918:	bf14      	ite	ne
 800391a:	2500      	movne	r5, #0
 800391c:	6833      	ldreq	r3, [r6, #0]
 800391e:	f04f 0600 	mov.w	r6, #0
 8003922:	bf08      	it	eq
 8003924:	68e5      	ldreq	r5, [r4, #12]
 8003926:	f104 041a 	add.w	r4, r4, #26
 800392a:	bf08      	it	eq
 800392c:	1aed      	subeq	r5, r5, r3
 800392e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003932:	bf08      	it	eq
 8003934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003938:	4293      	cmp	r3, r2
 800393a:	bfc4      	itt	gt
 800393c:	1a9b      	subgt	r3, r3, r2
 800393e:	18ed      	addgt	r5, r5, r3
 8003940:	42b5      	cmp	r5, r6
 8003942:	d11a      	bne.n	800397a <_printf_common+0xd2>
 8003944:	2000      	movs	r0, #0
 8003946:	e008      	b.n	800395a <_printf_common+0xb2>
 8003948:	2301      	movs	r3, #1
 800394a:	4652      	mov	r2, sl
 800394c:	4641      	mov	r1, r8
 800394e:	4638      	mov	r0, r7
 8003950:	47c8      	blx	r9
 8003952:	3001      	adds	r0, #1
 8003954:	d103      	bne.n	800395e <_printf_common+0xb6>
 8003956:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800395a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800395e:	3501      	adds	r5, #1
 8003960:	e7c1      	b.n	80038e6 <_printf_common+0x3e>
 8003962:	2030      	movs	r0, #48	@ 0x30
 8003964:	18e1      	adds	r1, r4, r3
 8003966:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800396a:	1c5a      	adds	r2, r3, #1
 800396c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003970:	4422      	add	r2, r4
 8003972:	3302      	adds	r3, #2
 8003974:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003978:	e7c2      	b.n	8003900 <_printf_common+0x58>
 800397a:	2301      	movs	r3, #1
 800397c:	4622      	mov	r2, r4
 800397e:	4641      	mov	r1, r8
 8003980:	4638      	mov	r0, r7
 8003982:	47c8      	blx	r9
 8003984:	3001      	adds	r0, #1
 8003986:	d0e6      	beq.n	8003956 <_printf_common+0xae>
 8003988:	3601      	adds	r6, #1
 800398a:	e7d9      	b.n	8003940 <_printf_common+0x98>

0800398c <_printf_i>:
 800398c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003990:	7e0f      	ldrb	r7, [r1, #24]
 8003992:	4691      	mov	r9, r2
 8003994:	2f78      	cmp	r7, #120	@ 0x78
 8003996:	4680      	mov	r8, r0
 8003998:	460c      	mov	r4, r1
 800399a:	469a      	mov	sl, r3
 800399c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800399e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039a2:	d807      	bhi.n	80039b4 <_printf_i+0x28>
 80039a4:	2f62      	cmp	r7, #98	@ 0x62
 80039a6:	d80a      	bhi.n	80039be <_printf_i+0x32>
 80039a8:	2f00      	cmp	r7, #0
 80039aa:	f000 80d1 	beq.w	8003b50 <_printf_i+0x1c4>
 80039ae:	2f58      	cmp	r7, #88	@ 0x58
 80039b0:	f000 80b8 	beq.w	8003b24 <_printf_i+0x198>
 80039b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80039bc:	e03a      	b.n	8003a34 <_printf_i+0xa8>
 80039be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039c2:	2b15      	cmp	r3, #21
 80039c4:	d8f6      	bhi.n	80039b4 <_printf_i+0x28>
 80039c6:	a101      	add	r1, pc, #4	@ (adr r1, 80039cc <_printf_i+0x40>)
 80039c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039cc:	08003a25 	.word	0x08003a25
 80039d0:	08003a39 	.word	0x08003a39
 80039d4:	080039b5 	.word	0x080039b5
 80039d8:	080039b5 	.word	0x080039b5
 80039dc:	080039b5 	.word	0x080039b5
 80039e0:	080039b5 	.word	0x080039b5
 80039e4:	08003a39 	.word	0x08003a39
 80039e8:	080039b5 	.word	0x080039b5
 80039ec:	080039b5 	.word	0x080039b5
 80039f0:	080039b5 	.word	0x080039b5
 80039f4:	080039b5 	.word	0x080039b5
 80039f8:	08003b37 	.word	0x08003b37
 80039fc:	08003a63 	.word	0x08003a63
 8003a00:	08003af1 	.word	0x08003af1
 8003a04:	080039b5 	.word	0x080039b5
 8003a08:	080039b5 	.word	0x080039b5
 8003a0c:	08003b59 	.word	0x08003b59
 8003a10:	080039b5 	.word	0x080039b5
 8003a14:	08003a63 	.word	0x08003a63
 8003a18:	080039b5 	.word	0x080039b5
 8003a1c:	080039b5 	.word	0x080039b5
 8003a20:	08003af9 	.word	0x08003af9
 8003a24:	6833      	ldr	r3, [r6, #0]
 8003a26:	1d1a      	adds	r2, r3, #4
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6032      	str	r2, [r6, #0]
 8003a2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a34:	2301      	movs	r3, #1
 8003a36:	e09c      	b.n	8003b72 <_printf_i+0x1e6>
 8003a38:	6833      	ldr	r3, [r6, #0]
 8003a3a:	6820      	ldr	r0, [r4, #0]
 8003a3c:	1d19      	adds	r1, r3, #4
 8003a3e:	6031      	str	r1, [r6, #0]
 8003a40:	0606      	lsls	r6, r0, #24
 8003a42:	d501      	bpl.n	8003a48 <_printf_i+0xbc>
 8003a44:	681d      	ldr	r5, [r3, #0]
 8003a46:	e003      	b.n	8003a50 <_printf_i+0xc4>
 8003a48:	0645      	lsls	r5, r0, #25
 8003a4a:	d5fb      	bpl.n	8003a44 <_printf_i+0xb8>
 8003a4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a50:	2d00      	cmp	r5, #0
 8003a52:	da03      	bge.n	8003a5c <_printf_i+0xd0>
 8003a54:	232d      	movs	r3, #45	@ 0x2d
 8003a56:	426d      	negs	r5, r5
 8003a58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a5c:	230a      	movs	r3, #10
 8003a5e:	4858      	ldr	r0, [pc, #352]	@ (8003bc0 <_printf_i+0x234>)
 8003a60:	e011      	b.n	8003a86 <_printf_i+0xfa>
 8003a62:	6821      	ldr	r1, [r4, #0]
 8003a64:	6833      	ldr	r3, [r6, #0]
 8003a66:	0608      	lsls	r0, r1, #24
 8003a68:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a6c:	d402      	bmi.n	8003a74 <_printf_i+0xe8>
 8003a6e:	0649      	lsls	r1, r1, #25
 8003a70:	bf48      	it	mi
 8003a72:	b2ad      	uxthmi	r5, r5
 8003a74:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a76:	6033      	str	r3, [r6, #0]
 8003a78:	bf14      	ite	ne
 8003a7a:	230a      	movne	r3, #10
 8003a7c:	2308      	moveq	r3, #8
 8003a7e:	4850      	ldr	r0, [pc, #320]	@ (8003bc0 <_printf_i+0x234>)
 8003a80:	2100      	movs	r1, #0
 8003a82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a86:	6866      	ldr	r6, [r4, #4]
 8003a88:	2e00      	cmp	r6, #0
 8003a8a:	60a6      	str	r6, [r4, #8]
 8003a8c:	db05      	blt.n	8003a9a <_printf_i+0x10e>
 8003a8e:	6821      	ldr	r1, [r4, #0]
 8003a90:	432e      	orrs	r6, r5
 8003a92:	f021 0104 	bic.w	r1, r1, #4
 8003a96:	6021      	str	r1, [r4, #0]
 8003a98:	d04b      	beq.n	8003b32 <_printf_i+0x1a6>
 8003a9a:	4616      	mov	r6, r2
 8003a9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003aa0:	fb03 5711 	mls	r7, r3, r1, r5
 8003aa4:	5dc7      	ldrb	r7, [r0, r7]
 8003aa6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003aaa:	462f      	mov	r7, r5
 8003aac:	42bb      	cmp	r3, r7
 8003aae:	460d      	mov	r5, r1
 8003ab0:	d9f4      	bls.n	8003a9c <_printf_i+0x110>
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d10b      	bne.n	8003ace <_printf_i+0x142>
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	07df      	lsls	r7, r3, #31
 8003aba:	d508      	bpl.n	8003ace <_printf_i+0x142>
 8003abc:	6923      	ldr	r3, [r4, #16]
 8003abe:	6861      	ldr	r1, [r4, #4]
 8003ac0:	4299      	cmp	r1, r3
 8003ac2:	bfde      	ittt	le
 8003ac4:	2330      	movle	r3, #48	@ 0x30
 8003ac6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003aca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003ace:	1b92      	subs	r2, r2, r6
 8003ad0:	6122      	str	r2, [r4, #16]
 8003ad2:	464b      	mov	r3, r9
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	f8cd a000 	str.w	sl, [sp]
 8003adc:	aa03      	add	r2, sp, #12
 8003ade:	f7ff fee3 	bl	80038a8 <_printf_common>
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	d14a      	bne.n	8003b7c <_printf_i+0x1f0>
 8003ae6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003aea:	b004      	add	sp, #16
 8003aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003af0:	6823      	ldr	r3, [r4, #0]
 8003af2:	f043 0320 	orr.w	r3, r3, #32
 8003af6:	6023      	str	r3, [r4, #0]
 8003af8:	2778      	movs	r7, #120	@ 0x78
 8003afa:	4832      	ldr	r0, [pc, #200]	@ (8003bc4 <_printf_i+0x238>)
 8003afc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	6831      	ldr	r1, [r6, #0]
 8003b04:	061f      	lsls	r7, r3, #24
 8003b06:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b0a:	d402      	bmi.n	8003b12 <_printf_i+0x186>
 8003b0c:	065f      	lsls	r7, r3, #25
 8003b0e:	bf48      	it	mi
 8003b10:	b2ad      	uxthmi	r5, r5
 8003b12:	6031      	str	r1, [r6, #0]
 8003b14:	07d9      	lsls	r1, r3, #31
 8003b16:	bf44      	itt	mi
 8003b18:	f043 0320 	orrmi.w	r3, r3, #32
 8003b1c:	6023      	strmi	r3, [r4, #0]
 8003b1e:	b11d      	cbz	r5, 8003b28 <_printf_i+0x19c>
 8003b20:	2310      	movs	r3, #16
 8003b22:	e7ad      	b.n	8003a80 <_printf_i+0xf4>
 8003b24:	4826      	ldr	r0, [pc, #152]	@ (8003bc0 <_printf_i+0x234>)
 8003b26:	e7e9      	b.n	8003afc <_printf_i+0x170>
 8003b28:	6823      	ldr	r3, [r4, #0]
 8003b2a:	f023 0320 	bic.w	r3, r3, #32
 8003b2e:	6023      	str	r3, [r4, #0]
 8003b30:	e7f6      	b.n	8003b20 <_printf_i+0x194>
 8003b32:	4616      	mov	r6, r2
 8003b34:	e7bd      	b.n	8003ab2 <_printf_i+0x126>
 8003b36:	6833      	ldr	r3, [r6, #0]
 8003b38:	6825      	ldr	r5, [r4, #0]
 8003b3a:	1d18      	adds	r0, r3, #4
 8003b3c:	6961      	ldr	r1, [r4, #20]
 8003b3e:	6030      	str	r0, [r6, #0]
 8003b40:	062e      	lsls	r6, r5, #24
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	d501      	bpl.n	8003b4a <_printf_i+0x1be>
 8003b46:	6019      	str	r1, [r3, #0]
 8003b48:	e002      	b.n	8003b50 <_printf_i+0x1c4>
 8003b4a:	0668      	lsls	r0, r5, #25
 8003b4c:	d5fb      	bpl.n	8003b46 <_printf_i+0x1ba>
 8003b4e:	8019      	strh	r1, [r3, #0]
 8003b50:	2300      	movs	r3, #0
 8003b52:	4616      	mov	r6, r2
 8003b54:	6123      	str	r3, [r4, #16]
 8003b56:	e7bc      	b.n	8003ad2 <_printf_i+0x146>
 8003b58:	6833      	ldr	r3, [r6, #0]
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	1d1a      	adds	r2, r3, #4
 8003b5e:	6032      	str	r2, [r6, #0]
 8003b60:	681e      	ldr	r6, [r3, #0]
 8003b62:	6862      	ldr	r2, [r4, #4]
 8003b64:	4630      	mov	r0, r6
 8003b66:	f000 f913 	bl	8003d90 <memchr>
 8003b6a:	b108      	cbz	r0, 8003b70 <_printf_i+0x1e4>
 8003b6c:	1b80      	subs	r0, r0, r6
 8003b6e:	6060      	str	r0, [r4, #4]
 8003b70:	6863      	ldr	r3, [r4, #4]
 8003b72:	6123      	str	r3, [r4, #16]
 8003b74:	2300      	movs	r3, #0
 8003b76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b7a:	e7aa      	b.n	8003ad2 <_printf_i+0x146>
 8003b7c:	4632      	mov	r2, r6
 8003b7e:	4649      	mov	r1, r9
 8003b80:	4640      	mov	r0, r8
 8003b82:	6923      	ldr	r3, [r4, #16]
 8003b84:	47d0      	blx	sl
 8003b86:	3001      	adds	r0, #1
 8003b88:	d0ad      	beq.n	8003ae6 <_printf_i+0x15a>
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	079b      	lsls	r3, r3, #30
 8003b8e:	d413      	bmi.n	8003bb8 <_printf_i+0x22c>
 8003b90:	68e0      	ldr	r0, [r4, #12]
 8003b92:	9b03      	ldr	r3, [sp, #12]
 8003b94:	4298      	cmp	r0, r3
 8003b96:	bfb8      	it	lt
 8003b98:	4618      	movlt	r0, r3
 8003b9a:	e7a6      	b.n	8003aea <_printf_i+0x15e>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	4632      	mov	r2, r6
 8003ba0:	4649      	mov	r1, r9
 8003ba2:	4640      	mov	r0, r8
 8003ba4:	47d0      	blx	sl
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	d09d      	beq.n	8003ae6 <_printf_i+0x15a>
 8003baa:	3501      	adds	r5, #1
 8003bac:	68e3      	ldr	r3, [r4, #12]
 8003bae:	9903      	ldr	r1, [sp, #12]
 8003bb0:	1a5b      	subs	r3, r3, r1
 8003bb2:	42ab      	cmp	r3, r5
 8003bb4:	dcf2      	bgt.n	8003b9c <_printf_i+0x210>
 8003bb6:	e7eb      	b.n	8003b90 <_printf_i+0x204>
 8003bb8:	2500      	movs	r5, #0
 8003bba:	f104 0619 	add.w	r6, r4, #25
 8003bbe:	e7f5      	b.n	8003bac <_printf_i+0x220>
 8003bc0:	08004969 	.word	0x08004969
 8003bc4:	0800497a 	.word	0x0800497a

08003bc8 <__sflush_r>:
 8003bc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	0716      	lsls	r6, r2, #28
 8003bd0:	4605      	mov	r5, r0
 8003bd2:	460c      	mov	r4, r1
 8003bd4:	d454      	bmi.n	8003c80 <__sflush_r+0xb8>
 8003bd6:	684b      	ldr	r3, [r1, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	dc02      	bgt.n	8003be2 <__sflush_r+0x1a>
 8003bdc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	dd48      	ble.n	8003c74 <__sflush_r+0xac>
 8003be2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003be4:	2e00      	cmp	r6, #0
 8003be6:	d045      	beq.n	8003c74 <__sflush_r+0xac>
 8003be8:	2300      	movs	r3, #0
 8003bea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003bee:	682f      	ldr	r7, [r5, #0]
 8003bf0:	6a21      	ldr	r1, [r4, #32]
 8003bf2:	602b      	str	r3, [r5, #0]
 8003bf4:	d030      	beq.n	8003c58 <__sflush_r+0x90>
 8003bf6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	0759      	lsls	r1, r3, #29
 8003bfc:	d505      	bpl.n	8003c0a <__sflush_r+0x42>
 8003bfe:	6863      	ldr	r3, [r4, #4]
 8003c00:	1ad2      	subs	r2, r2, r3
 8003c02:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c04:	b10b      	cbz	r3, 8003c0a <__sflush_r+0x42>
 8003c06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c08:	1ad2      	subs	r2, r2, r3
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c10:	6a21      	ldr	r1, [r4, #32]
 8003c12:	47b0      	blx	r6
 8003c14:	1c43      	adds	r3, r0, #1
 8003c16:	89a3      	ldrh	r3, [r4, #12]
 8003c18:	d106      	bne.n	8003c28 <__sflush_r+0x60>
 8003c1a:	6829      	ldr	r1, [r5, #0]
 8003c1c:	291d      	cmp	r1, #29
 8003c1e:	d82b      	bhi.n	8003c78 <__sflush_r+0xb0>
 8003c20:	4a28      	ldr	r2, [pc, #160]	@ (8003cc4 <__sflush_r+0xfc>)
 8003c22:	40ca      	lsrs	r2, r1
 8003c24:	07d6      	lsls	r6, r2, #31
 8003c26:	d527      	bpl.n	8003c78 <__sflush_r+0xb0>
 8003c28:	2200      	movs	r2, #0
 8003c2a:	6062      	str	r2, [r4, #4]
 8003c2c:	6922      	ldr	r2, [r4, #16]
 8003c2e:	04d9      	lsls	r1, r3, #19
 8003c30:	6022      	str	r2, [r4, #0]
 8003c32:	d504      	bpl.n	8003c3e <__sflush_r+0x76>
 8003c34:	1c42      	adds	r2, r0, #1
 8003c36:	d101      	bne.n	8003c3c <__sflush_r+0x74>
 8003c38:	682b      	ldr	r3, [r5, #0]
 8003c3a:	b903      	cbnz	r3, 8003c3e <__sflush_r+0x76>
 8003c3c:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c40:	602f      	str	r7, [r5, #0]
 8003c42:	b1b9      	cbz	r1, 8003c74 <__sflush_r+0xac>
 8003c44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c48:	4299      	cmp	r1, r3
 8003c4a:	d002      	beq.n	8003c52 <__sflush_r+0x8a>
 8003c4c:	4628      	mov	r0, r5
 8003c4e:	f7ff fbd5 	bl	80033fc <_free_r>
 8003c52:	2300      	movs	r3, #0
 8003c54:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c56:	e00d      	b.n	8003c74 <__sflush_r+0xac>
 8003c58:	2301      	movs	r3, #1
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	47b0      	blx	r6
 8003c5e:	4602      	mov	r2, r0
 8003c60:	1c50      	adds	r0, r2, #1
 8003c62:	d1c9      	bne.n	8003bf8 <__sflush_r+0x30>
 8003c64:	682b      	ldr	r3, [r5, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0c6      	beq.n	8003bf8 <__sflush_r+0x30>
 8003c6a:	2b1d      	cmp	r3, #29
 8003c6c:	d001      	beq.n	8003c72 <__sflush_r+0xaa>
 8003c6e:	2b16      	cmp	r3, #22
 8003c70:	d11d      	bne.n	8003cae <__sflush_r+0xe6>
 8003c72:	602f      	str	r7, [r5, #0]
 8003c74:	2000      	movs	r0, #0
 8003c76:	e021      	b.n	8003cbc <__sflush_r+0xf4>
 8003c78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c7c:	b21b      	sxth	r3, r3
 8003c7e:	e01a      	b.n	8003cb6 <__sflush_r+0xee>
 8003c80:	690f      	ldr	r7, [r1, #16]
 8003c82:	2f00      	cmp	r7, #0
 8003c84:	d0f6      	beq.n	8003c74 <__sflush_r+0xac>
 8003c86:	0793      	lsls	r3, r2, #30
 8003c88:	bf18      	it	ne
 8003c8a:	2300      	movne	r3, #0
 8003c8c:	680e      	ldr	r6, [r1, #0]
 8003c8e:	bf08      	it	eq
 8003c90:	694b      	ldreq	r3, [r1, #20]
 8003c92:	1bf6      	subs	r6, r6, r7
 8003c94:	600f      	str	r7, [r1, #0]
 8003c96:	608b      	str	r3, [r1, #8]
 8003c98:	2e00      	cmp	r6, #0
 8003c9a:	ddeb      	ble.n	8003c74 <__sflush_r+0xac>
 8003c9c:	4633      	mov	r3, r6
 8003c9e:	463a      	mov	r2, r7
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	6a21      	ldr	r1, [r4, #32]
 8003ca4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003ca8:	47e0      	blx	ip
 8003caa:	2800      	cmp	r0, #0
 8003cac:	dc07      	bgt.n	8003cbe <__sflush_r+0xf6>
 8003cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003cba:	81a3      	strh	r3, [r4, #12]
 8003cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cbe:	4407      	add	r7, r0
 8003cc0:	1a36      	subs	r6, r6, r0
 8003cc2:	e7e9      	b.n	8003c98 <__sflush_r+0xd0>
 8003cc4:	20400001 	.word	0x20400001

08003cc8 <_fflush_r>:
 8003cc8:	b538      	push	{r3, r4, r5, lr}
 8003cca:	690b      	ldr	r3, [r1, #16]
 8003ccc:	4605      	mov	r5, r0
 8003cce:	460c      	mov	r4, r1
 8003cd0:	b913      	cbnz	r3, 8003cd8 <_fflush_r+0x10>
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	bd38      	pop	{r3, r4, r5, pc}
 8003cd8:	b118      	cbz	r0, 8003ce2 <_fflush_r+0x1a>
 8003cda:	6a03      	ldr	r3, [r0, #32]
 8003cdc:	b90b      	cbnz	r3, 8003ce2 <_fflush_r+0x1a>
 8003cde:	f7ff f9d3 	bl	8003088 <__sinit>
 8003ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d0f3      	beq.n	8003cd2 <_fflush_r+0xa>
 8003cea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003cec:	07d0      	lsls	r0, r2, #31
 8003cee:	d404      	bmi.n	8003cfa <_fflush_r+0x32>
 8003cf0:	0599      	lsls	r1, r3, #22
 8003cf2:	d402      	bmi.n	8003cfa <_fflush_r+0x32>
 8003cf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cf6:	f7ff fb60 	bl	80033ba <__retarget_lock_acquire_recursive>
 8003cfa:	4628      	mov	r0, r5
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	f7ff ff63 	bl	8003bc8 <__sflush_r>
 8003d02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d04:	4605      	mov	r5, r0
 8003d06:	07da      	lsls	r2, r3, #31
 8003d08:	d4e4      	bmi.n	8003cd4 <_fflush_r+0xc>
 8003d0a:	89a3      	ldrh	r3, [r4, #12]
 8003d0c:	059b      	lsls	r3, r3, #22
 8003d0e:	d4e1      	bmi.n	8003cd4 <_fflush_r+0xc>
 8003d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d12:	f7ff fb53 	bl	80033bc <__retarget_lock_release_recursive>
 8003d16:	e7dd      	b.n	8003cd4 <_fflush_r+0xc>

08003d18 <fiprintf>:
 8003d18:	b40e      	push	{r1, r2, r3}
 8003d1a:	b503      	push	{r0, r1, lr}
 8003d1c:	4601      	mov	r1, r0
 8003d1e:	ab03      	add	r3, sp, #12
 8003d20:	4805      	ldr	r0, [pc, #20]	@ (8003d38 <fiprintf+0x20>)
 8003d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d26:	6800      	ldr	r0, [r0, #0]
 8003d28:	9301      	str	r3, [sp, #4]
 8003d2a:	f000 f8a9 	bl	8003e80 <_vfiprintf_r>
 8003d2e:	b002      	add	sp, #8
 8003d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d34:	b003      	add	sp, #12
 8003d36:	4770      	bx	lr
 8003d38:	20000020 	.word	0x20000020

08003d3c <memmove>:
 8003d3c:	4288      	cmp	r0, r1
 8003d3e:	b510      	push	{r4, lr}
 8003d40:	eb01 0402 	add.w	r4, r1, r2
 8003d44:	d902      	bls.n	8003d4c <memmove+0x10>
 8003d46:	4284      	cmp	r4, r0
 8003d48:	4623      	mov	r3, r4
 8003d4a:	d807      	bhi.n	8003d5c <memmove+0x20>
 8003d4c:	1e43      	subs	r3, r0, #1
 8003d4e:	42a1      	cmp	r1, r4
 8003d50:	d008      	beq.n	8003d64 <memmove+0x28>
 8003d52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d5a:	e7f8      	b.n	8003d4e <memmove+0x12>
 8003d5c:	4601      	mov	r1, r0
 8003d5e:	4402      	add	r2, r0
 8003d60:	428a      	cmp	r2, r1
 8003d62:	d100      	bne.n	8003d66 <memmove+0x2a>
 8003d64:	bd10      	pop	{r4, pc}
 8003d66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d6e:	e7f7      	b.n	8003d60 <memmove+0x24>

08003d70 <_sbrk_r>:
 8003d70:	b538      	push	{r3, r4, r5, lr}
 8003d72:	2300      	movs	r3, #0
 8003d74:	4d05      	ldr	r5, [pc, #20]	@ (8003d8c <_sbrk_r+0x1c>)
 8003d76:	4604      	mov	r4, r0
 8003d78:	4608      	mov	r0, r1
 8003d7a:	602b      	str	r3, [r5, #0]
 8003d7c:	f7fd fc66 	bl	800164c <_sbrk>
 8003d80:	1c43      	adds	r3, r0, #1
 8003d82:	d102      	bne.n	8003d8a <_sbrk_r+0x1a>
 8003d84:	682b      	ldr	r3, [r5, #0]
 8003d86:	b103      	cbz	r3, 8003d8a <_sbrk_r+0x1a>
 8003d88:	6023      	str	r3, [r4, #0]
 8003d8a:	bd38      	pop	{r3, r4, r5, pc}
 8003d8c:	200003bc 	.word	0x200003bc

08003d90 <memchr>:
 8003d90:	4603      	mov	r3, r0
 8003d92:	b510      	push	{r4, lr}
 8003d94:	b2c9      	uxtb	r1, r1
 8003d96:	4402      	add	r2, r0
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	d101      	bne.n	8003da2 <memchr+0x12>
 8003d9e:	2000      	movs	r0, #0
 8003da0:	e003      	b.n	8003daa <memchr+0x1a>
 8003da2:	7804      	ldrb	r4, [r0, #0]
 8003da4:	3301      	adds	r3, #1
 8003da6:	428c      	cmp	r4, r1
 8003da8:	d1f6      	bne.n	8003d98 <memchr+0x8>
 8003daa:	bd10      	pop	{r4, pc}

08003dac <memcpy>:
 8003dac:	440a      	add	r2, r1
 8003dae:	4291      	cmp	r1, r2
 8003db0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003db4:	d100      	bne.n	8003db8 <memcpy+0xc>
 8003db6:	4770      	bx	lr
 8003db8:	b510      	push	{r4, lr}
 8003dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dbe:	4291      	cmp	r1, r2
 8003dc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dc4:	d1f9      	bne.n	8003dba <memcpy+0xe>
 8003dc6:	bd10      	pop	{r4, pc}

08003dc8 <abort>:
 8003dc8:	2006      	movs	r0, #6
 8003dca:	b508      	push	{r3, lr}
 8003dcc:	f000 fa2c 	bl	8004228 <raise>
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	f7fd fbc7 	bl	8001564 <_exit>

08003dd6 <_realloc_r>:
 8003dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dda:	4607      	mov	r7, r0
 8003ddc:	4614      	mov	r4, r2
 8003dde:	460d      	mov	r5, r1
 8003de0:	b921      	cbnz	r1, 8003dec <_realloc_r+0x16>
 8003de2:	4611      	mov	r1, r2
 8003de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003de8:	f7ff bb7a 	b.w	80034e0 <_malloc_r>
 8003dec:	b92a      	cbnz	r2, 8003dfa <_realloc_r+0x24>
 8003dee:	f7ff fb05 	bl	80033fc <_free_r>
 8003df2:	4625      	mov	r5, r4
 8003df4:	4628      	mov	r0, r5
 8003df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dfa:	f000 fa31 	bl	8004260 <_malloc_usable_size_r>
 8003dfe:	4284      	cmp	r4, r0
 8003e00:	4606      	mov	r6, r0
 8003e02:	d802      	bhi.n	8003e0a <_realloc_r+0x34>
 8003e04:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003e08:	d8f4      	bhi.n	8003df4 <_realloc_r+0x1e>
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	4638      	mov	r0, r7
 8003e0e:	f7ff fb67 	bl	80034e0 <_malloc_r>
 8003e12:	4680      	mov	r8, r0
 8003e14:	b908      	cbnz	r0, 8003e1a <_realloc_r+0x44>
 8003e16:	4645      	mov	r5, r8
 8003e18:	e7ec      	b.n	8003df4 <_realloc_r+0x1e>
 8003e1a:	42b4      	cmp	r4, r6
 8003e1c:	4622      	mov	r2, r4
 8003e1e:	4629      	mov	r1, r5
 8003e20:	bf28      	it	cs
 8003e22:	4632      	movcs	r2, r6
 8003e24:	f7ff ffc2 	bl	8003dac <memcpy>
 8003e28:	4629      	mov	r1, r5
 8003e2a:	4638      	mov	r0, r7
 8003e2c:	f7ff fae6 	bl	80033fc <_free_r>
 8003e30:	e7f1      	b.n	8003e16 <_realloc_r+0x40>

08003e32 <__sfputc_r>:
 8003e32:	6893      	ldr	r3, [r2, #8]
 8003e34:	b410      	push	{r4}
 8003e36:	3b01      	subs	r3, #1
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	6093      	str	r3, [r2, #8]
 8003e3c:	da07      	bge.n	8003e4e <__sfputc_r+0x1c>
 8003e3e:	6994      	ldr	r4, [r2, #24]
 8003e40:	42a3      	cmp	r3, r4
 8003e42:	db01      	blt.n	8003e48 <__sfputc_r+0x16>
 8003e44:	290a      	cmp	r1, #10
 8003e46:	d102      	bne.n	8003e4e <__sfputc_r+0x1c>
 8003e48:	bc10      	pop	{r4}
 8003e4a:	f000 b931 	b.w	80040b0 <__swbuf_r>
 8003e4e:	6813      	ldr	r3, [r2, #0]
 8003e50:	1c58      	adds	r0, r3, #1
 8003e52:	6010      	str	r0, [r2, #0]
 8003e54:	7019      	strb	r1, [r3, #0]
 8003e56:	4608      	mov	r0, r1
 8003e58:	bc10      	pop	{r4}
 8003e5a:	4770      	bx	lr

08003e5c <__sfputs_r>:
 8003e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5e:	4606      	mov	r6, r0
 8003e60:	460f      	mov	r7, r1
 8003e62:	4614      	mov	r4, r2
 8003e64:	18d5      	adds	r5, r2, r3
 8003e66:	42ac      	cmp	r4, r5
 8003e68:	d101      	bne.n	8003e6e <__sfputs_r+0x12>
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	e007      	b.n	8003e7e <__sfputs_r+0x22>
 8003e6e:	463a      	mov	r2, r7
 8003e70:	4630      	mov	r0, r6
 8003e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e76:	f7ff ffdc 	bl	8003e32 <__sfputc_r>
 8003e7a:	1c43      	adds	r3, r0, #1
 8003e7c:	d1f3      	bne.n	8003e66 <__sfputs_r+0xa>
 8003e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e80 <_vfiprintf_r>:
 8003e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e84:	460d      	mov	r5, r1
 8003e86:	4614      	mov	r4, r2
 8003e88:	4698      	mov	r8, r3
 8003e8a:	4606      	mov	r6, r0
 8003e8c:	b09d      	sub	sp, #116	@ 0x74
 8003e8e:	b118      	cbz	r0, 8003e98 <_vfiprintf_r+0x18>
 8003e90:	6a03      	ldr	r3, [r0, #32]
 8003e92:	b90b      	cbnz	r3, 8003e98 <_vfiprintf_r+0x18>
 8003e94:	f7ff f8f8 	bl	8003088 <__sinit>
 8003e98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e9a:	07d9      	lsls	r1, r3, #31
 8003e9c:	d405      	bmi.n	8003eaa <_vfiprintf_r+0x2a>
 8003e9e:	89ab      	ldrh	r3, [r5, #12]
 8003ea0:	059a      	lsls	r2, r3, #22
 8003ea2:	d402      	bmi.n	8003eaa <_vfiprintf_r+0x2a>
 8003ea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ea6:	f7ff fa88 	bl	80033ba <__retarget_lock_acquire_recursive>
 8003eaa:	89ab      	ldrh	r3, [r5, #12]
 8003eac:	071b      	lsls	r3, r3, #28
 8003eae:	d501      	bpl.n	8003eb4 <_vfiprintf_r+0x34>
 8003eb0:	692b      	ldr	r3, [r5, #16]
 8003eb2:	b99b      	cbnz	r3, 8003edc <_vfiprintf_r+0x5c>
 8003eb4:	4629      	mov	r1, r5
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	f000 f938 	bl	800412c <__swsetup_r>
 8003ebc:	b170      	cbz	r0, 8003edc <_vfiprintf_r+0x5c>
 8003ebe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ec0:	07dc      	lsls	r4, r3, #31
 8003ec2:	d504      	bpl.n	8003ece <_vfiprintf_r+0x4e>
 8003ec4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ec8:	b01d      	add	sp, #116	@ 0x74
 8003eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ece:	89ab      	ldrh	r3, [r5, #12]
 8003ed0:	0598      	lsls	r0, r3, #22
 8003ed2:	d4f7      	bmi.n	8003ec4 <_vfiprintf_r+0x44>
 8003ed4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ed6:	f7ff fa71 	bl	80033bc <__retarget_lock_release_recursive>
 8003eda:	e7f3      	b.n	8003ec4 <_vfiprintf_r+0x44>
 8003edc:	2300      	movs	r3, #0
 8003ede:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ee0:	2320      	movs	r3, #32
 8003ee2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ee6:	2330      	movs	r3, #48	@ 0x30
 8003ee8:	f04f 0901 	mov.w	r9, #1
 8003eec:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ef0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800409c <_vfiprintf_r+0x21c>
 8003ef4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ef8:	4623      	mov	r3, r4
 8003efa:	469a      	mov	sl, r3
 8003efc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f00:	b10a      	cbz	r2, 8003f06 <_vfiprintf_r+0x86>
 8003f02:	2a25      	cmp	r2, #37	@ 0x25
 8003f04:	d1f9      	bne.n	8003efa <_vfiprintf_r+0x7a>
 8003f06:	ebba 0b04 	subs.w	fp, sl, r4
 8003f0a:	d00b      	beq.n	8003f24 <_vfiprintf_r+0xa4>
 8003f0c:	465b      	mov	r3, fp
 8003f0e:	4622      	mov	r2, r4
 8003f10:	4629      	mov	r1, r5
 8003f12:	4630      	mov	r0, r6
 8003f14:	f7ff ffa2 	bl	8003e5c <__sfputs_r>
 8003f18:	3001      	adds	r0, #1
 8003f1a:	f000 80a7 	beq.w	800406c <_vfiprintf_r+0x1ec>
 8003f1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f20:	445a      	add	r2, fp
 8003f22:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f24:	f89a 3000 	ldrb.w	r3, [sl]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 809f 	beq.w	800406c <_vfiprintf_r+0x1ec>
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f38:	f10a 0a01 	add.w	sl, sl, #1
 8003f3c:	9304      	str	r3, [sp, #16]
 8003f3e:	9307      	str	r3, [sp, #28]
 8003f40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f44:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f46:	4654      	mov	r4, sl
 8003f48:	2205      	movs	r2, #5
 8003f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f4e:	4853      	ldr	r0, [pc, #332]	@ (800409c <_vfiprintf_r+0x21c>)
 8003f50:	f7ff ff1e 	bl	8003d90 <memchr>
 8003f54:	9a04      	ldr	r2, [sp, #16]
 8003f56:	b9d8      	cbnz	r0, 8003f90 <_vfiprintf_r+0x110>
 8003f58:	06d1      	lsls	r1, r2, #27
 8003f5a:	bf44      	itt	mi
 8003f5c:	2320      	movmi	r3, #32
 8003f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f62:	0713      	lsls	r3, r2, #28
 8003f64:	bf44      	itt	mi
 8003f66:	232b      	movmi	r3, #43	@ 0x2b
 8003f68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f6c:	f89a 3000 	ldrb.w	r3, [sl]
 8003f70:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f72:	d015      	beq.n	8003fa0 <_vfiprintf_r+0x120>
 8003f74:	4654      	mov	r4, sl
 8003f76:	2000      	movs	r0, #0
 8003f78:	f04f 0c0a 	mov.w	ip, #10
 8003f7c:	9a07      	ldr	r2, [sp, #28]
 8003f7e:	4621      	mov	r1, r4
 8003f80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f84:	3b30      	subs	r3, #48	@ 0x30
 8003f86:	2b09      	cmp	r3, #9
 8003f88:	d94b      	bls.n	8004022 <_vfiprintf_r+0x1a2>
 8003f8a:	b1b0      	cbz	r0, 8003fba <_vfiprintf_r+0x13a>
 8003f8c:	9207      	str	r2, [sp, #28]
 8003f8e:	e014      	b.n	8003fba <_vfiprintf_r+0x13a>
 8003f90:	eba0 0308 	sub.w	r3, r0, r8
 8003f94:	fa09 f303 	lsl.w	r3, r9, r3
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	46a2      	mov	sl, r4
 8003f9c:	9304      	str	r3, [sp, #16]
 8003f9e:	e7d2      	b.n	8003f46 <_vfiprintf_r+0xc6>
 8003fa0:	9b03      	ldr	r3, [sp, #12]
 8003fa2:	1d19      	adds	r1, r3, #4
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	9103      	str	r1, [sp, #12]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	bfbb      	ittet	lt
 8003fac:	425b      	neglt	r3, r3
 8003fae:	f042 0202 	orrlt.w	r2, r2, #2
 8003fb2:	9307      	strge	r3, [sp, #28]
 8003fb4:	9307      	strlt	r3, [sp, #28]
 8003fb6:	bfb8      	it	lt
 8003fb8:	9204      	strlt	r2, [sp, #16]
 8003fba:	7823      	ldrb	r3, [r4, #0]
 8003fbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8003fbe:	d10a      	bne.n	8003fd6 <_vfiprintf_r+0x156>
 8003fc0:	7863      	ldrb	r3, [r4, #1]
 8003fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fc4:	d132      	bne.n	800402c <_vfiprintf_r+0x1ac>
 8003fc6:	9b03      	ldr	r3, [sp, #12]
 8003fc8:	3402      	adds	r4, #2
 8003fca:	1d1a      	adds	r2, r3, #4
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	9203      	str	r2, [sp, #12]
 8003fd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003fd4:	9305      	str	r3, [sp, #20]
 8003fd6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80040a0 <_vfiprintf_r+0x220>
 8003fda:	2203      	movs	r2, #3
 8003fdc:	4650      	mov	r0, sl
 8003fde:	7821      	ldrb	r1, [r4, #0]
 8003fe0:	f7ff fed6 	bl	8003d90 <memchr>
 8003fe4:	b138      	cbz	r0, 8003ff6 <_vfiprintf_r+0x176>
 8003fe6:	2240      	movs	r2, #64	@ 0x40
 8003fe8:	9b04      	ldr	r3, [sp, #16]
 8003fea:	eba0 000a 	sub.w	r0, r0, sl
 8003fee:	4082      	lsls	r2, r0
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	3401      	adds	r4, #1
 8003ff4:	9304      	str	r3, [sp, #16]
 8003ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ffa:	2206      	movs	r2, #6
 8003ffc:	4829      	ldr	r0, [pc, #164]	@ (80040a4 <_vfiprintf_r+0x224>)
 8003ffe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004002:	f7ff fec5 	bl	8003d90 <memchr>
 8004006:	2800      	cmp	r0, #0
 8004008:	d03f      	beq.n	800408a <_vfiprintf_r+0x20a>
 800400a:	4b27      	ldr	r3, [pc, #156]	@ (80040a8 <_vfiprintf_r+0x228>)
 800400c:	bb1b      	cbnz	r3, 8004056 <_vfiprintf_r+0x1d6>
 800400e:	9b03      	ldr	r3, [sp, #12]
 8004010:	3307      	adds	r3, #7
 8004012:	f023 0307 	bic.w	r3, r3, #7
 8004016:	3308      	adds	r3, #8
 8004018:	9303      	str	r3, [sp, #12]
 800401a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800401c:	443b      	add	r3, r7
 800401e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004020:	e76a      	b.n	8003ef8 <_vfiprintf_r+0x78>
 8004022:	460c      	mov	r4, r1
 8004024:	2001      	movs	r0, #1
 8004026:	fb0c 3202 	mla	r2, ip, r2, r3
 800402a:	e7a8      	b.n	8003f7e <_vfiprintf_r+0xfe>
 800402c:	2300      	movs	r3, #0
 800402e:	f04f 0c0a 	mov.w	ip, #10
 8004032:	4619      	mov	r1, r3
 8004034:	3401      	adds	r4, #1
 8004036:	9305      	str	r3, [sp, #20]
 8004038:	4620      	mov	r0, r4
 800403a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800403e:	3a30      	subs	r2, #48	@ 0x30
 8004040:	2a09      	cmp	r2, #9
 8004042:	d903      	bls.n	800404c <_vfiprintf_r+0x1cc>
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0c6      	beq.n	8003fd6 <_vfiprintf_r+0x156>
 8004048:	9105      	str	r1, [sp, #20]
 800404a:	e7c4      	b.n	8003fd6 <_vfiprintf_r+0x156>
 800404c:	4604      	mov	r4, r0
 800404e:	2301      	movs	r3, #1
 8004050:	fb0c 2101 	mla	r1, ip, r1, r2
 8004054:	e7f0      	b.n	8004038 <_vfiprintf_r+0x1b8>
 8004056:	ab03      	add	r3, sp, #12
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	462a      	mov	r2, r5
 800405c:	4630      	mov	r0, r6
 800405e:	4b13      	ldr	r3, [pc, #76]	@ (80040ac <_vfiprintf_r+0x22c>)
 8004060:	a904      	add	r1, sp, #16
 8004062:	f3af 8000 	nop.w
 8004066:	4607      	mov	r7, r0
 8004068:	1c78      	adds	r0, r7, #1
 800406a:	d1d6      	bne.n	800401a <_vfiprintf_r+0x19a>
 800406c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800406e:	07d9      	lsls	r1, r3, #31
 8004070:	d405      	bmi.n	800407e <_vfiprintf_r+0x1fe>
 8004072:	89ab      	ldrh	r3, [r5, #12]
 8004074:	059a      	lsls	r2, r3, #22
 8004076:	d402      	bmi.n	800407e <_vfiprintf_r+0x1fe>
 8004078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800407a:	f7ff f99f 	bl	80033bc <__retarget_lock_release_recursive>
 800407e:	89ab      	ldrh	r3, [r5, #12]
 8004080:	065b      	lsls	r3, r3, #25
 8004082:	f53f af1f 	bmi.w	8003ec4 <_vfiprintf_r+0x44>
 8004086:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004088:	e71e      	b.n	8003ec8 <_vfiprintf_r+0x48>
 800408a:	ab03      	add	r3, sp, #12
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	462a      	mov	r2, r5
 8004090:	4630      	mov	r0, r6
 8004092:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <_vfiprintf_r+0x22c>)
 8004094:	a904      	add	r1, sp, #16
 8004096:	f7ff fc79 	bl	800398c <_printf_i>
 800409a:	e7e4      	b.n	8004066 <_vfiprintf_r+0x1e6>
 800409c:	08004958 	.word	0x08004958
 80040a0:	0800495e 	.word	0x0800495e
 80040a4:	08004962 	.word	0x08004962
 80040a8:	00000000 	.word	0x00000000
 80040ac:	08003e5d 	.word	0x08003e5d

080040b0 <__swbuf_r>:
 80040b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b2:	460e      	mov	r6, r1
 80040b4:	4614      	mov	r4, r2
 80040b6:	4605      	mov	r5, r0
 80040b8:	b118      	cbz	r0, 80040c2 <__swbuf_r+0x12>
 80040ba:	6a03      	ldr	r3, [r0, #32]
 80040bc:	b90b      	cbnz	r3, 80040c2 <__swbuf_r+0x12>
 80040be:	f7fe ffe3 	bl	8003088 <__sinit>
 80040c2:	69a3      	ldr	r3, [r4, #24]
 80040c4:	60a3      	str	r3, [r4, #8]
 80040c6:	89a3      	ldrh	r3, [r4, #12]
 80040c8:	071a      	lsls	r2, r3, #28
 80040ca:	d501      	bpl.n	80040d0 <__swbuf_r+0x20>
 80040cc:	6923      	ldr	r3, [r4, #16]
 80040ce:	b943      	cbnz	r3, 80040e2 <__swbuf_r+0x32>
 80040d0:	4621      	mov	r1, r4
 80040d2:	4628      	mov	r0, r5
 80040d4:	f000 f82a 	bl	800412c <__swsetup_r>
 80040d8:	b118      	cbz	r0, 80040e2 <__swbuf_r+0x32>
 80040da:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80040de:	4638      	mov	r0, r7
 80040e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040e2:	6823      	ldr	r3, [r4, #0]
 80040e4:	6922      	ldr	r2, [r4, #16]
 80040e6:	b2f6      	uxtb	r6, r6
 80040e8:	1a98      	subs	r0, r3, r2
 80040ea:	6963      	ldr	r3, [r4, #20]
 80040ec:	4637      	mov	r7, r6
 80040ee:	4283      	cmp	r3, r0
 80040f0:	dc05      	bgt.n	80040fe <__swbuf_r+0x4e>
 80040f2:	4621      	mov	r1, r4
 80040f4:	4628      	mov	r0, r5
 80040f6:	f7ff fde7 	bl	8003cc8 <_fflush_r>
 80040fa:	2800      	cmp	r0, #0
 80040fc:	d1ed      	bne.n	80040da <__swbuf_r+0x2a>
 80040fe:	68a3      	ldr	r3, [r4, #8]
 8004100:	3b01      	subs	r3, #1
 8004102:	60a3      	str	r3, [r4, #8]
 8004104:	6823      	ldr	r3, [r4, #0]
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	6022      	str	r2, [r4, #0]
 800410a:	701e      	strb	r6, [r3, #0]
 800410c:	6962      	ldr	r2, [r4, #20]
 800410e:	1c43      	adds	r3, r0, #1
 8004110:	429a      	cmp	r2, r3
 8004112:	d004      	beq.n	800411e <__swbuf_r+0x6e>
 8004114:	89a3      	ldrh	r3, [r4, #12]
 8004116:	07db      	lsls	r3, r3, #31
 8004118:	d5e1      	bpl.n	80040de <__swbuf_r+0x2e>
 800411a:	2e0a      	cmp	r6, #10
 800411c:	d1df      	bne.n	80040de <__swbuf_r+0x2e>
 800411e:	4621      	mov	r1, r4
 8004120:	4628      	mov	r0, r5
 8004122:	f7ff fdd1 	bl	8003cc8 <_fflush_r>
 8004126:	2800      	cmp	r0, #0
 8004128:	d0d9      	beq.n	80040de <__swbuf_r+0x2e>
 800412a:	e7d6      	b.n	80040da <__swbuf_r+0x2a>

0800412c <__swsetup_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4b29      	ldr	r3, [pc, #164]	@ (80041d4 <__swsetup_r+0xa8>)
 8004130:	4605      	mov	r5, r0
 8004132:	6818      	ldr	r0, [r3, #0]
 8004134:	460c      	mov	r4, r1
 8004136:	b118      	cbz	r0, 8004140 <__swsetup_r+0x14>
 8004138:	6a03      	ldr	r3, [r0, #32]
 800413a:	b90b      	cbnz	r3, 8004140 <__swsetup_r+0x14>
 800413c:	f7fe ffa4 	bl	8003088 <__sinit>
 8004140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004144:	0719      	lsls	r1, r3, #28
 8004146:	d422      	bmi.n	800418e <__swsetup_r+0x62>
 8004148:	06da      	lsls	r2, r3, #27
 800414a:	d407      	bmi.n	800415c <__swsetup_r+0x30>
 800414c:	2209      	movs	r2, #9
 800414e:	602a      	str	r2, [r5, #0]
 8004150:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004158:	81a3      	strh	r3, [r4, #12]
 800415a:	e033      	b.n	80041c4 <__swsetup_r+0x98>
 800415c:	0758      	lsls	r0, r3, #29
 800415e:	d512      	bpl.n	8004186 <__swsetup_r+0x5a>
 8004160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004162:	b141      	cbz	r1, 8004176 <__swsetup_r+0x4a>
 8004164:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004168:	4299      	cmp	r1, r3
 800416a:	d002      	beq.n	8004172 <__swsetup_r+0x46>
 800416c:	4628      	mov	r0, r5
 800416e:	f7ff f945 	bl	80033fc <_free_r>
 8004172:	2300      	movs	r3, #0
 8004174:	6363      	str	r3, [r4, #52]	@ 0x34
 8004176:	89a3      	ldrh	r3, [r4, #12]
 8004178:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800417c:	81a3      	strh	r3, [r4, #12]
 800417e:	2300      	movs	r3, #0
 8004180:	6063      	str	r3, [r4, #4]
 8004182:	6923      	ldr	r3, [r4, #16]
 8004184:	6023      	str	r3, [r4, #0]
 8004186:	89a3      	ldrh	r3, [r4, #12]
 8004188:	f043 0308 	orr.w	r3, r3, #8
 800418c:	81a3      	strh	r3, [r4, #12]
 800418e:	6923      	ldr	r3, [r4, #16]
 8004190:	b94b      	cbnz	r3, 80041a6 <__swsetup_r+0x7a>
 8004192:	89a3      	ldrh	r3, [r4, #12]
 8004194:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800419c:	d003      	beq.n	80041a6 <__swsetup_r+0x7a>
 800419e:	4621      	mov	r1, r4
 80041a0:	4628      	mov	r0, r5
 80041a2:	f000 f88a 	bl	80042ba <__smakebuf_r>
 80041a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041aa:	f013 0201 	ands.w	r2, r3, #1
 80041ae:	d00a      	beq.n	80041c6 <__swsetup_r+0x9a>
 80041b0:	2200      	movs	r2, #0
 80041b2:	60a2      	str	r2, [r4, #8]
 80041b4:	6962      	ldr	r2, [r4, #20]
 80041b6:	4252      	negs	r2, r2
 80041b8:	61a2      	str	r2, [r4, #24]
 80041ba:	6922      	ldr	r2, [r4, #16]
 80041bc:	b942      	cbnz	r2, 80041d0 <__swsetup_r+0xa4>
 80041be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80041c2:	d1c5      	bne.n	8004150 <__swsetup_r+0x24>
 80041c4:	bd38      	pop	{r3, r4, r5, pc}
 80041c6:	0799      	lsls	r1, r3, #30
 80041c8:	bf58      	it	pl
 80041ca:	6962      	ldrpl	r2, [r4, #20]
 80041cc:	60a2      	str	r2, [r4, #8]
 80041ce:	e7f4      	b.n	80041ba <__swsetup_r+0x8e>
 80041d0:	2000      	movs	r0, #0
 80041d2:	e7f7      	b.n	80041c4 <__swsetup_r+0x98>
 80041d4:	20000020 	.word	0x20000020

080041d8 <_raise_r>:
 80041d8:	291f      	cmp	r1, #31
 80041da:	b538      	push	{r3, r4, r5, lr}
 80041dc:	4605      	mov	r5, r0
 80041de:	460c      	mov	r4, r1
 80041e0:	d904      	bls.n	80041ec <_raise_r+0x14>
 80041e2:	2316      	movs	r3, #22
 80041e4:	6003      	str	r3, [r0, #0]
 80041e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041ea:	bd38      	pop	{r3, r4, r5, pc}
 80041ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80041ee:	b112      	cbz	r2, 80041f6 <_raise_r+0x1e>
 80041f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80041f4:	b94b      	cbnz	r3, 800420a <_raise_r+0x32>
 80041f6:	4628      	mov	r0, r5
 80041f8:	f000 f830 	bl	800425c <_getpid_r>
 80041fc:	4622      	mov	r2, r4
 80041fe:	4601      	mov	r1, r0
 8004200:	4628      	mov	r0, r5
 8004202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004206:	f000 b817 	b.w	8004238 <_kill_r>
 800420a:	2b01      	cmp	r3, #1
 800420c:	d00a      	beq.n	8004224 <_raise_r+0x4c>
 800420e:	1c59      	adds	r1, r3, #1
 8004210:	d103      	bne.n	800421a <_raise_r+0x42>
 8004212:	2316      	movs	r3, #22
 8004214:	6003      	str	r3, [r0, #0]
 8004216:	2001      	movs	r0, #1
 8004218:	e7e7      	b.n	80041ea <_raise_r+0x12>
 800421a:	2100      	movs	r1, #0
 800421c:	4620      	mov	r0, r4
 800421e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004222:	4798      	blx	r3
 8004224:	2000      	movs	r0, #0
 8004226:	e7e0      	b.n	80041ea <_raise_r+0x12>

08004228 <raise>:
 8004228:	4b02      	ldr	r3, [pc, #8]	@ (8004234 <raise+0xc>)
 800422a:	4601      	mov	r1, r0
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	f7ff bfd3 	b.w	80041d8 <_raise_r>
 8004232:	bf00      	nop
 8004234:	20000020 	.word	0x20000020

08004238 <_kill_r>:
 8004238:	b538      	push	{r3, r4, r5, lr}
 800423a:	2300      	movs	r3, #0
 800423c:	4d06      	ldr	r5, [pc, #24]	@ (8004258 <_kill_r+0x20>)
 800423e:	4604      	mov	r4, r0
 8004240:	4608      	mov	r0, r1
 8004242:	4611      	mov	r1, r2
 8004244:	602b      	str	r3, [r5, #0]
 8004246:	f7fd f97d 	bl	8001544 <_kill>
 800424a:	1c43      	adds	r3, r0, #1
 800424c:	d102      	bne.n	8004254 <_kill_r+0x1c>
 800424e:	682b      	ldr	r3, [r5, #0]
 8004250:	b103      	cbz	r3, 8004254 <_kill_r+0x1c>
 8004252:	6023      	str	r3, [r4, #0]
 8004254:	bd38      	pop	{r3, r4, r5, pc}
 8004256:	bf00      	nop
 8004258:	200003bc 	.word	0x200003bc

0800425c <_getpid_r>:
 800425c:	f7fd b96b 	b.w	8001536 <_getpid>

08004260 <_malloc_usable_size_r>:
 8004260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004264:	1f18      	subs	r0, r3, #4
 8004266:	2b00      	cmp	r3, #0
 8004268:	bfbc      	itt	lt
 800426a:	580b      	ldrlt	r3, [r1, r0]
 800426c:	18c0      	addlt	r0, r0, r3
 800426e:	4770      	bx	lr

08004270 <__swhatbuf_r>:
 8004270:	b570      	push	{r4, r5, r6, lr}
 8004272:	460c      	mov	r4, r1
 8004274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004278:	4615      	mov	r5, r2
 800427a:	2900      	cmp	r1, #0
 800427c:	461e      	mov	r6, r3
 800427e:	b096      	sub	sp, #88	@ 0x58
 8004280:	da0c      	bge.n	800429c <__swhatbuf_r+0x2c>
 8004282:	89a3      	ldrh	r3, [r4, #12]
 8004284:	2100      	movs	r1, #0
 8004286:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800428a:	bf14      	ite	ne
 800428c:	2340      	movne	r3, #64	@ 0x40
 800428e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004292:	2000      	movs	r0, #0
 8004294:	6031      	str	r1, [r6, #0]
 8004296:	602b      	str	r3, [r5, #0]
 8004298:	b016      	add	sp, #88	@ 0x58
 800429a:	bd70      	pop	{r4, r5, r6, pc}
 800429c:	466a      	mov	r2, sp
 800429e:	f000 f849 	bl	8004334 <_fstat_r>
 80042a2:	2800      	cmp	r0, #0
 80042a4:	dbed      	blt.n	8004282 <__swhatbuf_r+0x12>
 80042a6:	9901      	ldr	r1, [sp, #4]
 80042a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80042ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80042b0:	4259      	negs	r1, r3
 80042b2:	4159      	adcs	r1, r3
 80042b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042b8:	e7eb      	b.n	8004292 <__swhatbuf_r+0x22>

080042ba <__smakebuf_r>:
 80042ba:	898b      	ldrh	r3, [r1, #12]
 80042bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042be:	079d      	lsls	r5, r3, #30
 80042c0:	4606      	mov	r6, r0
 80042c2:	460c      	mov	r4, r1
 80042c4:	d507      	bpl.n	80042d6 <__smakebuf_r+0x1c>
 80042c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80042ca:	6023      	str	r3, [r4, #0]
 80042cc:	6123      	str	r3, [r4, #16]
 80042ce:	2301      	movs	r3, #1
 80042d0:	6163      	str	r3, [r4, #20]
 80042d2:	b003      	add	sp, #12
 80042d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042d6:	466a      	mov	r2, sp
 80042d8:	ab01      	add	r3, sp, #4
 80042da:	f7ff ffc9 	bl	8004270 <__swhatbuf_r>
 80042de:	9f00      	ldr	r7, [sp, #0]
 80042e0:	4605      	mov	r5, r0
 80042e2:	4639      	mov	r1, r7
 80042e4:	4630      	mov	r0, r6
 80042e6:	f7ff f8fb 	bl	80034e0 <_malloc_r>
 80042ea:	b948      	cbnz	r0, 8004300 <__smakebuf_r+0x46>
 80042ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042f0:	059a      	lsls	r2, r3, #22
 80042f2:	d4ee      	bmi.n	80042d2 <__smakebuf_r+0x18>
 80042f4:	f023 0303 	bic.w	r3, r3, #3
 80042f8:	f043 0302 	orr.w	r3, r3, #2
 80042fc:	81a3      	strh	r3, [r4, #12]
 80042fe:	e7e2      	b.n	80042c6 <__smakebuf_r+0xc>
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800430a:	81a3      	strh	r3, [r4, #12]
 800430c:	9b01      	ldr	r3, [sp, #4]
 800430e:	6020      	str	r0, [r4, #0]
 8004310:	b15b      	cbz	r3, 800432a <__smakebuf_r+0x70>
 8004312:	4630      	mov	r0, r6
 8004314:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004318:	f000 f81e 	bl	8004358 <_isatty_r>
 800431c:	b128      	cbz	r0, 800432a <__smakebuf_r+0x70>
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	f023 0303 	bic.w	r3, r3, #3
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	81a3      	strh	r3, [r4, #12]
 800432a:	89a3      	ldrh	r3, [r4, #12]
 800432c:	431d      	orrs	r5, r3
 800432e:	81a5      	strh	r5, [r4, #12]
 8004330:	e7cf      	b.n	80042d2 <__smakebuf_r+0x18>
	...

08004334 <_fstat_r>:
 8004334:	b538      	push	{r3, r4, r5, lr}
 8004336:	2300      	movs	r3, #0
 8004338:	4d06      	ldr	r5, [pc, #24]	@ (8004354 <_fstat_r+0x20>)
 800433a:	4604      	mov	r4, r0
 800433c:	4608      	mov	r0, r1
 800433e:	4611      	mov	r1, r2
 8004340:	602b      	str	r3, [r5, #0]
 8004342:	f7fd f95e 	bl	8001602 <_fstat>
 8004346:	1c43      	adds	r3, r0, #1
 8004348:	d102      	bne.n	8004350 <_fstat_r+0x1c>
 800434a:	682b      	ldr	r3, [r5, #0]
 800434c:	b103      	cbz	r3, 8004350 <_fstat_r+0x1c>
 800434e:	6023      	str	r3, [r4, #0]
 8004350:	bd38      	pop	{r3, r4, r5, pc}
 8004352:	bf00      	nop
 8004354:	200003bc 	.word	0x200003bc

08004358 <_isatty_r>:
 8004358:	b538      	push	{r3, r4, r5, lr}
 800435a:	2300      	movs	r3, #0
 800435c:	4d05      	ldr	r5, [pc, #20]	@ (8004374 <_isatty_r+0x1c>)
 800435e:	4604      	mov	r4, r0
 8004360:	4608      	mov	r0, r1
 8004362:	602b      	str	r3, [r5, #0]
 8004364:	f7fd f95c 	bl	8001620 <_isatty>
 8004368:	1c43      	adds	r3, r0, #1
 800436a:	d102      	bne.n	8004372 <_isatty_r+0x1a>
 800436c:	682b      	ldr	r3, [r5, #0]
 800436e:	b103      	cbz	r3, 8004372 <_isatty_r+0x1a>
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	bd38      	pop	{r3, r4, r5, pc}
 8004374:	200003bc 	.word	0x200003bc

08004378 <_init>:
 8004378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800437a:	bf00      	nop
 800437c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800437e:	bc08      	pop	{r3}
 8004380:	469e      	mov	lr, r3
 8004382:	4770      	bx	lr

08004384 <_fini>:
 8004384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004386:	bf00      	nop
 8004388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800438a:	bc08      	pop	{r3}
 800438c:	469e      	mov	lr, r3
 800438e:	4770      	bx	lr
