// Seed: 2993999845
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input supply0 id_10
);
endmodule
module module_1 (
    inout  logic   id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  assign id_0 = id_1 + -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  final id_0 <= id_1;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wire id_5,
    output tri1 id_6,
    input wand id_7,
    inout supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    output supply0 id_12,
    output uwire id_13,
    output tri id_14,
    input wor id_15,
    input wand id_16,
    output supply0 id_17,
    input uwire id_18,
    output uwire id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14,
      id_8,
      id_3,
      id_8,
      id_14,
      id_18,
      id_0,
      id_16,
      id_16
  );
  assign modCall_1.id_6 = 0;
  logic id_22;
endmodule
