// Seed: 1723580022
module module_0 (
    input  tri  id_0,
    output wire id_1,
    input  wor  id_2
);
  assign module_1.type_18 = 0;
  assign id_1 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri id_3,
    output supply1 id_4#(.id_11(1)),
    input tri id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9
);
  always_latch @(posedge id_11) id_11 <= 1;
  assign id_4 = 1'd0;
  wire id_12;
  final $display(id_12);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8
  );
endmodule
