// Seed: 4129577708
module module_0 (
    input wor id_0
    , id_6,
    output tri0 id_1
    , id_7,
    input supply1 id_2 id_8,
    input supply1 id_3,
    input uwire id_4
);
  wire id_9, id_10;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input wor id_14,
    output supply1 id_15,
    output tri0 id_16
);
  assign id_15 = -1;
  assign id_12 = id_5;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
