memory[0]=8454155
memory[1]=8519692
memory[2]=8585229
memory[3]=655364
memory[4]=2097156
memory[5]=5439493
memory[6]=2621445
memory[7]=8781839
memory[8]=15990784
memory[9]=16056321
memory[10]=25165824
memory[11]=1
memory[12]=2
memory[13]=4
memory[14]=8
memory[15]=16
memory[16]=0
memory[17]=0
18 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 11
		instrMem[ 1 ] lw 0 2 12
		instrMem[ 2 ] lw 0 3 13
		instrMem[ 3 ] add 1 2 4
		instrMem[ 4 ] add 4 0 4
		instrMem[ 5 ] nor 2 3 5
		instrMem[ 6 ] add 5 0 5
		instrMem[ 7 ] lw 0 6 15
		instrMem[ 8 ] sw 6 4 0
		instrMem[ 9 ] sw 6 5 1
		instrMem[ 10 ] halt 0 0 0
		instrMem[ 11 ] add 0 0 1
		instrMem[ 12 ] add 0 0 2
		instrMem[ 13 ] add 0 0 4
		instrMem[ 14 ] add 0 0 8
		instrMem[ 15 ] add 0 0 16
		instrMem[ 16 ] add 0 0 0
		instrMem[ 17 ] add 0 0 0

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 11
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 12
		pcPlus1 2
	IDEX:
		instruction lw 0 1 11
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 3 13
		pcPlus1 3
	IDEX:
		instruction lw 0 2 12
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 12
	EXMEM:
		instruction lw 0 1 11
		branchTarget 12
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 4
		pcPlus1 4
	IDEX:
		instruction lw 0 3 13
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 13
	EXMEM:
		instruction lw 0 2 12
		branchTarget 14
		aluResult 12
		readRegB 0
	MEMWB:
		instruction lw 0 1 11
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 4 0 4
		pcPlus1 5
	IDEX:
		instruction add 1 2 4
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction lw 0 3 13
		branchTarget 16
		aluResult 13
		readRegB 0
	MEMWB:
		instruction lw 0 2 12
		writeData 2
	WBEND:
		instruction lw 0 1 11
		writeData 1

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 2 3 5
		pcPlus1 6
	IDEX:
		instruction add 4 0 4
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction add 1 2 4
		branchTarget 8
		aluResult 3
		readRegB 2
	MEMWB:
		instruction lw 0 3 13
		writeData 4
	WBEND:
		instruction lw 0 2 12
		writeData 2

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 5 0 5
		pcPlus1 7
	IDEX:
		instruction nor 2 3 5
		pcPlus1 6
		readRegA 2
		readRegB 0
		offset 5
	EXMEM:
		instruction add 4 0 4
		branchTarget 9
		aluResult 3
		readRegB 0
	MEMWB:
		instruction add 1 2 4
		writeData 3
	WBEND:
		instruction lw 0 3 13
		writeData 4

@@@
state before cycle 8 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 6 15
		pcPlus1 8
	IDEX:
		instruction add 5 0 5
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction nor 2 3 5
		branchTarget 11
		aluResult -7
		readRegB 4
	MEMWB:
		instruction add 4 0 4
		writeData 3
	WBEND:
		instruction add 1 2 4
		writeData 3

@@@
state before cycle 9 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 6 4 0
		pcPlus1 9
	IDEX:
		instruction lw 0 6 15
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 15
	EXMEM:
		instruction add 5 0 5
		branchTarget 12
		aluResult -7
		readRegB 0
	MEMWB:
		instruction nor 2 3 5
		writeData -7
	WBEND:
		instruction add 4 0 4
		writeData 3

@@@
state before cycle 10 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] -7
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 6 4 0
		pcPlus1 9
	IDEX:
		instruction noop 0 0 0
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 15
	EXMEM:
		instruction lw 0 6 15
		branchTarget 23
		aluResult 15
		readRegB 0
	MEMWB:
		instruction add 5 0 5
		writeData -7
	WBEND:
		instruction nor 2 3 5
		writeData -7

@@@
state before cycle 11 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] -7
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 6 5 1
		pcPlus1 10
	IDEX:
		instruction sw 6 4 0
		pcPlus1 9
		readRegA 0
		readRegB 3
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 24
		aluResult 15
		readRegB 0
	MEMWB:
		instruction lw 0 6 15
		writeData 16
	WBEND:
		instruction add 5 0 5
		writeData -7

@@@
state before cycle 12 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 0
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] -7
		reg[ 6 ] 16
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 11
	IDEX:
		instruction sw 6 5 1
		pcPlus1 10
		readRegA 0
		readRegB -7
		offset 1
	EXMEM:
		instruction sw 6 4 0
		branchTarget 9
		aluResult 16
		readRegB 3
	MEMWB:
		instruction noop 0 0 0
		writeData 16
	WBEND:
		instruction lw 0 6 15
		writeData 16

@@@
state before cycle 13 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 3
		dataMem[ 17 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] -7
		reg[ 6 ] 16
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 12
	IDEX:
		instruction halt 0 0 0
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction sw 6 5 1
		branchTarget 11
		aluResult 17
		readRegB -7
	MEMWB:
		instruction sw 6 4 0
		writeData 16
	WBEND:
		instruction noop 0 0 0
		writeData 16

@@@
state before cycle 14 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 3
		dataMem[ 17 ] -7
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] -7
		reg[ 6 ] 16
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 2
		pcPlus1 13
	IDEX:
		instruction add 0 0 1
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction halt 0 0 0
		branchTarget 11
		aluResult 17
		readRegB 0
	MEMWB:
		instruction sw 6 5 1
		writeData 16
	WBEND:
		instruction sw 6 4 0
		writeData 16

@@@
state before cycle 15 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454155
		dataMem[ 1 ] 8519692
		dataMem[ 2 ] 8585229
		dataMem[ 3 ] 655364
		dataMem[ 4 ] 2097156
		dataMem[ 5 ] 5439493
		dataMem[ 6 ] 2621445
		dataMem[ 7 ] 8781839
		dataMem[ 8 ] 15990784
		dataMem[ 9 ] 16056321
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 4
		dataMem[ 14 ] 8
		dataMem[ 15 ] 16
		dataMem[ 16 ] 3
		dataMem[ 17 ] -7
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 3
		reg[ 5 ] -7
		reg[ 6 ] 16
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 4
		pcPlus1 14
	IDEX:
		instruction add 0 0 2
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction add 0 0 1
		branchTarget 13
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 16
	WBEND:
		instruction sw 6 5 1
		writeData 16
machine halted
total of 15 cycles executed
