(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "Controller_Dual_SPI")
 (DATE "Sat Feb 03 17:21:43 2024")
 (VENDOR "ACTEL")
 (PROGRAM "Microsemi Libero Software, Release v11.9 Copyright (C) 1989-2018 Microsemi Corp. ")
 (VERSION "11.9.0.4")
 (DIVIDER /)
 (VOLTAGE 1.58:1.20:1.14)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:70)
 (TIMESCALE 100ps)

//Data source: Silicon verified

 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.43:2.77:3.07) (1.93:3.55:3.88))
     (PORT CLK (5.98:11.53:12.82) (5.83:10.72:11.72))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.56:10.73:11.92) (5.49:10.10:11.04))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.72:5.24:5.83) (3.77:6.93:7.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.69:4.94:5.40) (1.97:3.79:4.22))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.69:11.88) (5.45:10.03:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (38.49:70.81:77.42) (33.11:63.85:70.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_Trailing_Edge_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:4.54:4.96) (1.79:3.45:3.83))
     (IOPATH A Y (4.71:8.85:10.38) (4.91:10.02:11.46))
     (PORT B (7.66:14.76:16.41) (9.33:17.17:18.78))
     (IOPATH B Y (6.17:11.60:13.62) (6.24:12.72:14.55))
     (PORT C (6.19:11.94:13.28) (7.61:14.00:15.31))
     (IOPATH C Y (6.82:12.82:15.04) (7.22:14.74:16.85))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.06:18.52:20.25) (8.31:16.03:17.82))
     (IOPATH A Y (5.63:10.57:12.41) (3.32:6.78:7.76))
     (PORT B (2.57:4.74:5.18) (1.86:3.59:3.99))
     (IOPATH B Y (7.86:14.77:17.33) (5.32:10.85:12.41))
     (PORT C (3.22:5.92:6.48) (2.31:4.46:4.96))
     (IOPATH C Y (8.65:16.25:19.08) (5.45:11.11:12.71))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (20.28:39.11:43.48) (23.86:43.90:48.00))
     (IOPATH A Y (8.17:15.36:18.03) (5.68:11.58:13.25))
     (PORT B (2.55:4.68:5.12) (1.85:3.56:3.96))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (3.74:7.21:8.02) (4.36:8.01:8.76))
     (IOPATH S Y (3.67:8.45:9.92) (3.73:8.93:10.22))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.87:28.68:31.89) (18.83:34.64:37.88))
     (IOPATH A Y (13.70:25.75:30.22) (8.50:17.34:19.83))
     (PORT B (2.55:4.68:5.12) (1.86:3.59:3.99))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.68:11.36))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\o_STM32_SPI_MOSI_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.44:13.68:14.96) (6.32:12.19:13.56))
     (IOPATH D DOUT (5.88:11.99:13.71) (6.36:11.94:14.02))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNI9Q7N\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.77:8.97:10.53) (2.84:5.80:6.64))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (7.47:14.04:16.48) (5.14:10.50:12.00))
     (PORT C (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH C Y (6.86:13.99:16.01) (5.60:10.53:12.36))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.40:10.42:11.58) (6.91:12.71:13.90))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.45:10.02:10.96))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.57:30.03:33.39) (18.39:33.83:36.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.31:15.29:16.72) (6.90:13.31:14.79))
     (IOPATH A Y (3.44:10.29:12.07) (4.03:8.22:9.40))
     (PORT B (3.17:5.84:6.38) (2.29:4.41:4.91))
     (IOPATH B Y (5.61:19.90:23.36) (5.32:10.85:12.41))
     (PORT C (2.56:4.70:5.14) (1.86:3.59:3.99))
     (IOPATH C Y (5.25:10.70:12.24) (7.36:13.82:16.22))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.82:18.93:21.05) (11.77:21.66:23.69))
     (IOPATH A Y (5.80:15.64:18.36) (5.85:12.48:14.27))
     (PORT B (2.33:4.49:4.99) (3.22:5.92:6.48))
     (IOPATH B Y (5.54:15.41:18.09) (7.60:16.47:18.84))
     (PORT C (12.11:22.28:24.37) (9.92:19.13:21.26))
     (IOPATH C Y (4.42:9.03:10.32) (6.51:12.23:14.35))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.05:34.81:38.71) (20.94:38.52:42.12))
     (IOPATH A Y (6.24:11.73:13.77) (4.72:9.63:11.02))
     (PORT B (2.55:4.68:5.12) (1.85:3.56:3.96))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_DV_RNIUNKG\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:12.86:14.30) (8.05:14.82:16.20))
     (IOPATH A Y (6.37:11.97:14.06) (6.61:13.48:15.42))
     (PORT B (5.71:10.50:11.48) (4.45:8.58:9.54))
     (IOPATH B Y (5.26:9.88:11.59) (4.36:8.90:10.18))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.51:10.62:11.80) (5.45:10.03:10.97))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNO_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.55:10.70:11.89) (6.76:12.44:13.60))
     (IOPATH A Y (4.16:8.49:9.71) (4.19:7.88:9.25))
     (PORT B (2.45:4.73:5.26) (3.41:6.27:6.86))
     (IOPATH B Y (6.79:13.85:15.84) (5.75:10.80:12.67))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_TX_Ready_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.62:15.85:17.33) (7.21:13.90:15.45))
     (IOPATH A Y (4.59:9.36:10.71) (6.84:12.85:15.08))
     (PORT B (16.63:32.07:35.66) (19.16:35.26:38.55))
     (IOPATH B Y (4.68:9.54:10.91) (5.80:10.91:12.80))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (3.63:7.40:8.47) (3.48:6.54:7.67))
     (PORT B (9.02:16.59:18.14) (7.42:14.30:15.90))
     (IOPATH B Y (7.68:14.42:16.93) (4.60:9.39:10.73))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNINIJT1\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.14:9.66:11.34) (5.69:11.61:13.28))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.73:13.74:15.71))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.02:30.90:34.35) (18.41:33.86:37.03))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (8.84:17.05:18.95) (10.77:19.82:21.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.46:11.63) (5.37:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.39:12.32:13.69) (7.69:14.14:15.46))
     (IOPATH A Y (5.99:20.27:23.80) (5.65:12.61:14.42))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (6.53:19.75:23.18) (5.62:13.80:15.78))
     (PORT C (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH C Y (4.29:10.75:12.62) (4.24:10.00:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_26\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.59:12.71:14.13) (7.89:14.51:15.87))
     (IOPATH A Y (4.49:8.43:9.90) (3.97:8.09:9.25))
     (PORT B (6.76:13.05:14.50) (8.08:14.86:16.25))
     (IOPATH B Y (6.22:11.69:13.73) (6.53:13.33:15.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.69:12.90:14.34) (7.97:14.65:16.02))
     (PORT CLK (5.93:11.44:12.72) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (12.55:24.21:26.92) (14.84:27.31:29.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3C")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:4.50:4.92) (1.78:3.43:3.81))
     (IOPATH A Y (5.13:9.64:11.32) (3.01:6.15:7.03))
     (PORT B (17.14:33.05:36.75) (19.91:36.62:40.04))
     (IOPATH B Y (6.44:13.14:15.02) (5.70:10.72:12.58))
     (PORT C (11.68:21.49:23.50) (9.94:19.16:21.31))
     (IOPATH C Y (7.85:14.75:17.31) (5.07:10.35:11.84))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.54:21.24:23.22) (9.48:18.27:20.32))
     (IOPATH A Y (6.88:12.93:15.18) (4.11:8.39:9.59))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:10.43:11.93) (4.84:9.09:10.68))
     (PORT C (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH C Y (6.63:13.52:15.46) (5.48:10.29:12.08))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_8_G_0_0_a3_0_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.80:18.03:19.72) (8.19:15.79:17.55))
     (IOPATH A Y (7.33:14.95:17.10) (6.28:11.80:13.85))
     (PORT B (7.80:15.05:16.73) (8.95:16.46:18.00))
     (IOPATH B Y (7.15:13.43:15.76) (5.02:10.24:11.71))
     (PORT C (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH C Y (5.11:9.60:11.27) (3.00:6.13:7.01))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.82:21.75:23.78) (9.87:19.03:21.16))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (9.37:17.24:18.86) (6.98:13.46:14.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.54:2.98:3.31) (2.07:3.81:4.17))
     (PORT CLK (5.90:11.37:12.64) (5.75:10.57:11.56))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.31:10.25:11.39) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (12.52:24.14:26.84) (14.53:26.73:29.23))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.37:10.35:11.51) (5.33:9.81:10.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.51:4.62:5.05) (1.82:3.52:3.91))
     (PORT CLK (5.93:11.43:12.71) (5.78:10.64:11.63))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.70:13.01) (5.81:10.68:11.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (24.14:44.41:48.56) (20.47:39.47:43.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:6.93:7.71) (4.69:8.62:9.43))
     (IOPATH A Y (6.99:13.14:15.42) (6.92:14.12:16.14))
     (PORT B (6.24:12.04:13.39) (7.45:13.71:14.99))
     (IOPATH B Y (4.59:9.36:10.71) (5.69:10.68:12.54))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.11:9.61:11.28) (5.63:11.49:13.15))
     (PORT S (12.76:24.61:27.36) (14.78:27.20:29.74))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.65:5.11:5.68) (3.41:6.28:6.86))
     (PORT CLK (5.41:10.43:11.60) (5.37:9.89:10.81))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.04:15.50:17.23) (9.73:17.90:19.57))
     (IOPATH A Y (6.30:21.14:24.82) (6.06:13.15:15.04))
     (PORT B (3.91:7.20:7.87) (2.83:5.46:6.07))
     (IOPATH B Y (6.16:17.20:20.19) (8.15:20.51:23.46))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (2.87:8.94:10.50) (3.48:7.54:8.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.06:15.55:17.29) (9.81:18.04:19.73))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.65:30.18:33.56) (18.48:34.01:37.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.28:10.17:11.31) (5.25:9.67:10.57))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (5.51:10.13:11.08) (4.73:9.12:10.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNIEA0D2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH B Y (5.51:10.36:12.16) (5.86:11.95:13.67))
     (PORT C (2.49:4.58:5.01) (1.81:3.48:3.87))
     (IOPATH C Y (5.48:11.17:12.78) (7.75:14.56:17.09))
  )
 )
 )
 (CELL
 (CELLTYPE "OAI1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_n_RNIJM951\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.23:10.09:11.22) (6.34:11.67:12.76))
     (IOPATH A Y (4.43:9.03:10.33) (5.47:10.27:12.06))
     (PORT B (10.88:20.03:21.90) (8.70:16.77:18.64))
     (IOPATH B Y (7.32:13.76:16.15) (6.78:13.83:15.82))
     (PORT C (12.78:24.65:27.41) (14.99:27.58:30.15))
     (IOPATH C Y (6.59:13.44:15.37) (8.85:16.63:19.52))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.84:3.55:3.94))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.31:11.46) (5.31:9.77:10.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.69:36.22:39.61) (16.78:32.37:35.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.66:4.90:5.35) (1.93:3.72:4.14))
     (IOPATH A Y (5.70:19.49:22.88) (5.23:12.07:13.80))
     (PORT B (8.02:14.75:16.13) (6.66:12.84:14.28))
     (IOPATH B Y (7.17:21.66:25.42) (6.50:14.86:17.00))
     (PORT C (5.95:10.95:11.97) (4.67:9.00:10.01))
     (IOPATH C Y (4.38:13.21:15.51) (4.57:9.33:10.85))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.29:10.20:11.35) (5.28:9.71:10.61))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.17:9.96:11.08) (5.17:9.51:10.40))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.20:17.75:19.74) (11.21:20.62:22.55))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.05:9.48:11.13))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.33:10.28:11.43) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.05:27.68:30.27) (12.85:24.79:27.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_RNI97MN\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.98:14.68:16.05) (6.66:12.83:14.27))
     (IOPATH A Y (9.86:20.12:23.01) (6.69:12.56:14.75))
     (PORT B (3.89:7.15:7.82) (2.78:5.36:5.96))
     (IOPATH B Y (9.69:19.77:22.61) (6.94:13.04:15.31))
     (PORT C (8.46:15.56:17.02) (7.05:13.59:15.11))
     (IOPATH C Y (4.31:8.79:10.05) (4.18:7.86:9.22))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_RNO_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH A Y (6.85:13.98:15.98) (5.62:10.57:12.40))
     (PORT B (3.09:5.68:6.22) (2.23:4.30:4.78))
     (IOPATH B Y (5.48:10.30:12.09) (3.18:6.50:7.43))
     (PORT C (13.84:25.46:27.84) (11.47:22.12:24.60))
     (IOPATH C Y (8.81:16.56:19.44) (5.81:11.85:13.55))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.43:4.69:5.21) (3.38:6.22:6.80))
     (IOPATH A Y (5.80:15.64:18.36) (5.75:12.36:14.14))
     (PORT B (2.06:3.98:4.42) (2.80:5.16:5.64))
     (IOPATH B Y (5.35:14.90:17.49) (7.41:16.23:18.56))
     (PORT C (10.45:19.23:21.02) (8.45:16.30:18.12))
     (IOPATH C Y (6.56:12.32:14.46) (5.94:12.12:13.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.37:11.52) (5.32:9.79:10.70))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (20.98:38.59:42.20) (17.58:33.90:37.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:5.71:6.25) (2.23:4.31:4.79))
     (IOPATH A Y (3.35:10.30:12.09) (3.89:8.02:9.18))
     (PORT B (10.13:18.64:20.38) (8.31:16.03:17.82))
     (IOPATH B Y (6.81:22.44:26.35) (6.65:13.99:16.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.49:31.81:35.36) (19.21:35.34:38.64))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.34:19.93:22.16) (12.69:23.35:25.53))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.61:14.00:15.30) (6.36:12.27:13.64))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.40:10.42:11.59) (5.36:9.85:10.77))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.10:14.89:16.29) (7.13:13.75:15.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_Clk\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:4.58:5.01) (1.82:3.51:3.90))
     (PORT CLK (5.34:10.29:11.44) (5.32:9.79:10.70))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.36:11.52) (5.35:9.84:10.76))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.70:20.63:22.93) (12.66:23.30:25.47))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.69:20.62:22.92) (12.27:22.57:24.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.41:27.78:30.89) (16.89:31.07:33.97))
     (IOPATH A Y (7.88:14.81:17.38) (5.55:11.33:12.96))
     (PORT B (2.55:4.68:5.12) (1.85:3.56:3.96))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH S Y (3.98:9.38:11.01) (4.09:9.37:10.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.94:16.44:17.98) (7.55:14.57:16.20))
     (IOPATH A Y (2.95:9.17:10.77) (3.59:7.65:8.74))
     (PORT B (10.85:19.96:21.83) (8.89:17.14:19.05))
     (IOPATH B Y (6.97:22.88:26.85) (6.86:14.26:16.31))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:7.09:7.75) (2.76:5.33:5.92))
     (IOPATH A Y (6.11:20.62:24.21) (5.70:12.68:14.50))
     (PORT B (3.22:5.92:6.48) (2.31:4.46:4.96))
     (IOPATH B Y (6.91:20.89:24.52) (6.07:14.36:16.42))
     (PORT C (2.45:4.52:4.94) (1.78:3.43:3.82))
     (IOPATH C Y (3.11:9.64:11.32) (3.67:7.78:8.90))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:5.71:6.25) (2.24:4.32:4.80))
     (IOPATH A Y (3.35:10.30:12.09) (3.90:8.03:9.18))
     (PORT B (22.90:42.14:46.08) (19.23:37.08:41.22))
     (IOPATH B Y (6.60:21.88:25.68) (6.40:13.66:15.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_Clk\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.21:22.46:24.56) (10.51:20.26:22.53))
     (PORT CLK (5.32:10.25:11.40) (5.30:9.76:10.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.66:11.85) (5.45:10.03:10.96))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_TX_Ready\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.39:10.39:11.55) (5.35:9.85:10.77))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.36:11.52) (5.34:9.82:10.74))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (9.21:17.76:19.74) (10.38:19.09:20.87))
     (IOPATH S Y (3.70:8.54:10.03) (3.79:9.00:10.29))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\o_RHD64_SPI_MOSI_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH D DOUT (5.88:11.99:13.71) (6.36:11.94:14.02))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:14.93:16.60) (9.30:17.11:18.71))
     (IOPATH A Y (9.03:16.97:19.92) (5.74:11.72:13.40))
     (PORT B (6.86:12.62:13.80) (5.75:11.08:12.32))
     (IOPATH B Y (4.89:9.19:10.79) (2.92:5.96:6.81))
     (PORT C (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH C Y (7.50:14.10:16.55) (5.16:10.52:12.03))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNIHIOA1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.95:9.55:10.61) (5.79:10.65:11.64))
     (IOPATH A Y (3.71:6.96:8.17) (3.57:7.29:8.34))
     (PORT B (5.88:10.81:11.82) (4.51:8.70:9.67))
     (IOPATH B Y (5.49:11.21:12.82) (7.86:14.76:17.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.02:3.71:4.06) (1.50:2.89:3.21))
     (PORT CLK (5.56:10.72:11.92) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (17.06:31.40:34.33) (14.35:27.67:30.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.05:21.30:23.68) (12.93:23.80:26.02))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.91:21.04:23.39) (13.06:24.03:26.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.67:10.94:12.17) (5.58:10.27:11.23))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (10.65:19.59:21.42) (8.96:17.29:19.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO_3\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.50:19.32:21.12) (8.63:16.65:18.51))
     (IOPATH A Y (5.25:10.71:12.25) (4.57:8.59:10.08))
     (PORT B (7.79:14.32:15.66) (6.58:12.69:14.10))
     (IOPATH B Y (5.99:12.22:13.98) (5.13:9.63:11.31))
     (PORT C (13.32:24.50:26.79) (10.92:21.05:23.40))
     (IOPATH C Y (8.76:17.88:20.45) (8.34:15.66:18.39))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (32.60:62.87:69.90) (37.90:69.74:76.25))
     (IOPATH A Y (6.79:12.75:14.97) (4.97:10.13:11.59))
     (PORT B (2.55:4.68:5.12) (1.85:3.56:3.96))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH S Y (3.98:9.38:11.01) (4.09:9.37:10.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.52:20.28:22.55) (12.56:23.11:25.27))
     (IOPATH A Y (3.21:6.55:7.49) (4.85:9.11:10.69))
     (PORT B (13.18:25.42:28.26) (15.40:28.33:30.97))
     (IOPATH B Y (6.08:12.39:14.18) (8.26:15.52:18.22))
     (PORT C (9.14:17.62:19.59) (10.41:19.15:20.94))
     (IOPATH C Y (5.43:10.21:11.98) (6.60:13.47:15.41))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIB7OU\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNINE8V_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:6.23:6.93) (4.54:8.34:9.12))
     (IOPATH A Y (4.00:8.17:9.34) (5.96:11.19:13.14))
     (PORT B (2.48:4.78:5.31) (3.43:6.32:6.91))
     (IOPATH B Y (6.25:11.74:13.78) (6.69:13.65:15.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_24\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.77:8.97:10.53) (2.84:5.80:6.64))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (7.47:14.04:16.48) (5.14:10.50:12.00))
     (PORT C (5.88:11.35:12.61) (6.94:12.77:13.96))
     (IOPATH C Y (7.86:14.76:17.33) (5.06:10.31:11.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.28:20.76:22.70) (9.52:18.35:20.40))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (9.15:16.84:18.41) (6.78:13.08:14.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_TX_Ready_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.97:7.30:7.99) (2.84:5.47:6.08))
     (IOPATH A Y (4.76:9.71:11.11) (6.90:12.96:15.22))
     (PORT B (7.92:15.27:16.98) (9.57:17.60:19.25))
     (IOPATH B Y (4.98:10.15:11.61) (6.19:11.62:13.65))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.76:5.33:5.92) (3.85:7.09:7.75))
     (IOPATH A Y (5.97:16.15:18.96) (5.95:12.62:14.44))
     (PORT B (12.03:23.19:25.79) (14.19:26.11:28.55))
     (IOPATH B Y (5.70:15.86:18.62) (7.89:16.86:19.29))
     (PORT C (7.85:14.44:15.79) (6.50:12.54:13.94))
     (IOPATH C Y (5.09:9.57:11.23) (5.22:10.65:12.18))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.59:11.78) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (4.84:8.90:9.73) (3.75:7.24:8.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.14:9.66:11.34) (5.69:11.61:13.28))
     (PORT C (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH C Y (5.19:10.58:12.10) (7.46:14.02:16.45))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKIO")
 (INSTANCE \\i_Rst_L_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (4.35:8.88:10.16) (4.60:8.64:10.14))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.01:3.69:4.03) (1.49:2.87:3.19))
     (PORT CLK (5.46:10.52:11.70) (5.42:9.97:10.90))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.45:11.62) (5.37:9.87:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.07:35.09:38.37) (15.94:30.74:34.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO_1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.23:16.97:18.56) (7.86:15.16:16.85))
     (IOPATH A Y (4.24:8.65:9.89) (5.21:9.80:11.50))
     (PORT B (7.84:14.42:15.77) (6.35:12.25:13.62))
     (IOPATH B Y (4.97:10.14:11.60) (7.26:13.65:16.02))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.97:23.09:25.67) (14.13:25.99:28.42))
     (IOPATH A Y (6.19:11.63:13.65) (4.69:9.57:10.94))
     (PORT B (2.67:4.92:5.38) (1.94:3.75:4.17))
     (IOPATH B Y (5.97:12.19:13.94) (5.19:9.76:11.45))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.67:5.14:5.72) (3.50:6.45:7.05))
     (PORT CLK (5.65:10.89:12.10) (5.57:10.25:11.21))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.84:3.55:3.94))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.31:11.46) (5.31:9.77:10.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (18.10:33.30:36.41) (15.48:29.85:33.19))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.51:10.62:11.80) (5.45:10.03:10.97))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.54:10.69:11.89) (5.47:10.07:11.01))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.27:10.16:11.30) (5.23:9.63:10.53))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (1.75:3.37:3.75) (2.40:4.42:4.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.61:20.45:22.74) (12.07:22.21:24.28))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.69:20.62:22.92) (12.27:22.57:24.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_Trailing_Edge_RNIG72E\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.62:14.03:15.34) (6.22:11.99:13.34))
     (IOPATH A Y (4.63:9.45:10.80) (6.87:12.91:15.16))
     (PORT B (9.93:18.27:19.98) (8.18:15.78:17.54))
     (IOPATH B Y (5.12:9.62:11.29) (4.29:8.76:10.02))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNIKSJC1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.62:14.03:15.34) (6.17:11.91:13.24))
     (IOPATH A Y (4.57:9.33:10.67) (6.80:12.78:15.00))
     (PORT B (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH B Y (4.09:8.35:9.55) (5.00:9.39:11.03))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (6.74:13.00:14.46) (8.08:14.87:16.26))
     (IOPATH S Y (4.76:11.69:13.72) (5.18:10.71:12.25))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (6.35:11.68:12.78) (5.34:10.30:11.45))
     (IOPATH B Y (5.19:9.76:11.45) (5.68:11.59:13.25))
     (PORT S (5.53:10.18:11.13) (4.33:8.35:9.29))
     (IOPATH S Y (4.37:12.48:14.65) (4.13:8.80:10.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/state_RNO_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.02:3.89:4.33) (2.75:5.06:5.53))
     (IOPATH A Y (8.33:15.66:18.38) (5.29:10.79:12.35))
     (PORT B (9.23:17.79:19.78) (10.97:20.18:22.07))
     (IOPATH B Y (8.65:16.26:19.09) (5.78:11.79:13.48))
     (PORT C (6.66:12.84:14.27) (7.46:13.73:15.02))
     (IOPATH C Y (4.57:9.32:10.65) (3.71:6.97:8.18))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNICN3H\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.23:18.82:20.58) (8.42:16.24:18.06))
     (IOPATH A Y (5.43:11.07:12.66) (6.80:12.78:15.01))
     (PORT B (10.04:18.46:20.19) (7.80:15.03:16.71))
     (IOPATH B Y (7.09:14.47:16.55) (9.73:18.28:21.45))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE \\o_RHD64_SPI_Clk_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (17.33:26.46:31.04) (14.27:28.77:35.00))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (10.54:26.46:31.04) (11.16:28.77:33.74))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (75.76:75.76:75.76))
     (WIDTH (negedge D) (75.76:75.76:75.76))
     (WIDTH (posedge E) (75.76:75.76:75.76))
     (WIDTH (negedge E) (75.76:75.76:75.76))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNISIAK\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:12.63:14.04) (7.91:14.55:15.91))
     (IOPATH A Y (5.42:10.18:11.95) (5.58:11.39:13.03))
     (PORT B (6.19:11.39:12.45) (5.07:9.78:10.88))
     (IOPATH B Y (4.53:9.23:10.56) (6.92:13.00:15.26))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.84:18.10:19.79) (7.69:14.82:16.48))
     (IOPATH A Y (7.86:16.04:18.35) (8.21:15.43:18.12))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.75:11.73:13.42) (4.91:9.23:10.84))
     (PORT S (10.73:20.70:23.01) (12.83:23.61:25.81))
     (IOPATH S Y (5.44:13.73:16.12) (5.83:11.89:13.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.43:10.46:11.63) (5.38:9.90:10.83))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (14.68:28.32:31.48) (17.17:31.59:34.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (6.69:12.57:14.75) (4.91:10.01:11.45))
     (PORT B (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH B Y (6.59:12.38:14.54) (4.40:8.98:10.27))
     (PORT S (12.18:23.49:26.11) (14.68:27.01:29.53))
     (IOPATH S Y (5.78:14.73:17.29) (6.10:12.45:14.55))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.38:25.80:28.68) (15.60:28.70:31.39))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (14.85:28.64:31.84) (17.47:32.15:35.15))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.05:13.59:15.11) (8.49:15.62:17.08))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.38:20.01:22.25) (12.07:22.21:24.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.93:3.55:3.88) (1.43:2.77:3.07))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (9.91:18.24:19.94) (7.39:14.25:15.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3C")
 (INSTANCE \\Controller_Headstage_1\/state_RNICHQEE\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.74:16.86:18.75) (10.21:18.79:20.55))
     (IOPATH A Y (4.93:10.07:11.51) (4.17:7.83:9.19))
     (PORT B (5.97:11.52:12.81) (7.36:13.54:14.80))
     (IOPATH B Y (6.35:12.96:14.82) (5.59:10.50:12.33))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (6.85:13.98:15.98) (5.62:10.55:12.39))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.41:22.00:24.46) (13.37:24.59:26.89))
     (PORT CLK (5.43:10.46:11.63) (5.38:9.90:10.83))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:14.57:16.20) (8.64:15.90:17.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.43:2.77:3.07) (1.93:3.55:3.88))
     (PORT CLK (5.36:10.34:11.50) (5.34:9.82:10.74))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.31:10.25:11.39) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.55:14.56:16.19) (9.23:16.98:18.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_n_RNIOSN13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:4.38:4.87) (3.15:5.80:6.34))
     (IOPATH A Y (8.61:16.17:18.98) (5.43:11.07:12.66))
     (PORT B (2.47:4.54:4.96) (1.79:3.45:3.83))
     (IOPATH B Y (5.14:9.67:11.35) (3.02:6.16:7.04))
     (PORT C (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH C Y (5.84:11.91:13.62) (4.92:9.24:10.84))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNIGHAJ1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.77:8.97:10.53) (2.84:5.80:6.64))
     (PORT B (7.14:13.77:15.31) (9.16:16.85:18.42))
     (IOPATH B Y (11.61:21.81:25.60) (7.29:14.88:17.02))
     (PORT C (5.24:10.11:11.24) (6.74:12.40:13.55))
     (IOPATH C Y (11.06:20.78:24.39) (6.89:14.06:16.08))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.35:8.01:8.76) (3.38:6.51:7.24))
     (IOPATH A Y (5.66:11.55:13.21) (5.36:10.08:11.83))
     (PORT B (4.54:8.36:9.14) (3.51:6.77:7.53))
     (IOPATH B Y (6.03:12.31:14.08) (6.02:11.32:13.29))
     (PORT C (1.40:2.71:3.01) (1.87:3.45:3.77))
     (IOPATH C Y (7.57:14.22:16.69) (4.96:10.13:11.58))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (14.73:28.40:31.58) (17.78:32.71:35.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH A Y (3.09:9.58:11.24) (3.68:7.76:8.88))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.44:18.68:21.92) (4.89:11.70:13.38))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:12.51:13.91) (7.75:14.25:15.58))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.45:18.23:20.27) (11.27:20.74:22.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.55:2.99:3.33) (2.10:3.86:4.22))
     (PORT CLK (5.99:11.56:12.85) (5.88:10.81:11.82))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.59:10.78:11.98) (5.52:10.15:11.10))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.43:22.04:24.51) (13.72:25.25:27.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.67:10.94:12.17) (5.58:10.27:11.23))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (10.82:19.91:21.77) (8.88:17.12:19.04))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:9.61:11.28) (5.64:11.50:13.16))
     (PORT S (14.50:27.97:31.09) (16.77:30.86:33.74))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.51:4.62:5.05) (1.82:3.52:3.91))
     (PORT CLK (5.93:11.43:12.71) (5.78:10.64:11.63))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.70:13.01) (5.81:10.68:11.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (24.31:44.73:48.90) (20.75:40.02:44.49))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIOUVQ\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.31:15.30:16.72) (6.54:12.62:14.03))
     (IOPATH A Y (7.10:14.48:16.56) (7.36:13.82:16.22))
     (PORT B (7.45:13.70:14.98) (6.18:11.91:13.24))
     (IOPATH B Y (5.67:11.56:13.22) (5.55:10.42:12.24))
     (PORT C (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH C Y (6.62:13.51:15.45) (5.48:10.30:12.10))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNI5T7I1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.14:9.66:11.34) (5.69:11.61:13.28))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.73:13.74:15.71))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (4.88:9.96:11.39) (4.06:7.64:8.96))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.84:11.92:13.63) (4.92:9.24:10.84))
     (PORT C (2.56:4.70:5.14) (1.86:3.59:3.99))
     (IOPATH C Y (7.05:14.38:16.45) (5.84:10.97:12.88))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_8_G_2_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:15.05:16.73) (8.94:16.45:17.99))
     (IOPATH A Y (7.35:13.82:16.22) (4.83:9.85:11.26))
     (PORT B (9.60:17.66:19.31) (7.80:15.05:16.73))
     (IOPATH B Y (6.98:13.12:15.40) (4.07:8.30:9.49))
     (PORT C (7.78:14.31:15.65) (6.31:12.17:13.53))
     (IOPATH C Y (8.55:16.07:18.86) (5.70:11.64:13.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.43:10.47:11.64) (5.40:9.93:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.36:11.52) (5.35:9.84:10.76))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:5.68:6.22) (2.23:4.30:4.78))
     (IOPATH A Y (3.49:7.11:8.13) (5.38:10.11:11.87))
     (PORT B (9.56:17.58:19.23) (7.70:14.85:16.52))
     (IOPATH B Y (5.47:11.17:12.77) (8.01:15.05:17.67))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.73:14.22:15.55) (6.44:12.42:13.81))
     (PORT CLK (6.30:12.14:13.50) (6.05:11.14:12.18))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.44:10.48:11.66) (5.39:9.92:10.84))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.13:14.96:16.36) (7.17:13.83:15.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNIN2HG\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.61:28.17:31.32) (16.94:31.16:34.07))
     (IOPATH A Y (5.91:12.06:13.79) (5.10:9.59:11.26))
     (PORT B (8.67:16.73:18.60) (10.34:19.02:20.80))
     (IOPATH B Y (7.01:14.31:16.36) (5.87:11.03:12.95))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.85:3.56:3.96) (2.56:4.70:5.14))
     (IOPATH A Y (5.49:15.42:18.10) (7.05:15.25:17.44))
     (PORT B (3.17:5.84:6.38) (2.29:4.41:4.91))
     (IOPATH B Y (4.45:12.21:14.33) (5.39:12.29:14.05))
     (PORT C (8.88:17.13:19.04) (10.52:19.35:21.16))
     (IOPATH C Y (4.97:10.13:11.59) (4.08:7.66:9.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.29:10.20:11.35) (5.28:9.71:10.61))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.17:9.96:11.08) (5.17:9.51:10.40))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (7.78:14.32:15.66) (6.53:12.60:14.01))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.65:9.48:10.84))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.03:8.22:9.40))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.48:10.08:11.02))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.84:29.15:31.87) (13.57:26.17:29.10))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:13.92:15.22) (6.71:12.93:14.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.92:23.76:25.98) (10.50:20.25:22.52))
     (IOPATH A Y (7.64:24.82:29.14) (7.53:15.36:17.57))
     (PORT B (2.49:4.58:5.01) (1.81:3.48:3.87))
     (IOPATH B Y (6.71:20.26:23.79) (5.82:14.06:16.08))
     (PORT C (10.42:19.17:20.96) (8.91:17.19:19.11))
     (IOPATH C Y (2.93:9.12:10.70) (3.55:7.63:8.73))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.08:23.30:25.90) (14.51:26.70:29.20))
     (IOPATH A Y (3.84:7.84:8.96) (5.64:10.60:12.44))
     (PORT B (14.25:27.48:30.55) (16.64:30.61:33.47))
     (IOPATH B Y (5.97:12.18:13.93) (8.16:15.32:17.99))
     (PORT C (9.30:17.93:19.94) (11.11:20.45:22.36))
     (IOPATH C Y (6.81:12.80:15.02) (7.24:14.77:16.89))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:5.71:6.25) (2.24:4.32:4.80))
     (IOPATH A Y (3.35:10.30:12.09) (3.90:8.03:9.18))
     (PORT B (14.03:25.81:28.22) (11.99:23.12:25.71))
     (IOPATH B Y (6.04:20.33:23.87) (5.68:12.72:14.55))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.61:18.53:20.60) (11.38:20.93:22.89))
     (IOPATH A Y (4.96:12.69:14.90) (5.16:11.12:12.72))
     (PORT B (2.36:4.55:5.06) (3.25:5.98:6.54))
     (IOPATH B Y (5.75:15.57:18.27) (7.36:20.29:23.21))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.78:36.23:40.28) (21.98:40.44:44.22))
     (PORT CLK (5.90:11.37:12.64) (5.75:10.57:11.56))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (8.00:15.44:17.16) (9.38:17.27:18.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_6\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.51:22.19:24.67) (14.12:25.97:28.40))
     (IOPATH A Y (4.78:9.75:11.15) (6.83:12.83:15.06))
     (PORT B (14.36:27.68:30.78) (16.80:30.91:33.80))
     (IOPATH B Y (6.19:11.62:13.64) (6.25:12.75:14.59))
     (PORT C (9.56:18.43:20.49) (11.40:20.98:22.94))
     (IOPATH C Y (6.74:12.65:14.85) (7.18:14.65:16.76))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (27.35:52.75:58.64) (32.10:59.06:64.58))
     (IOPATH A Y (7.74:14.55:17.08) (5.47:11.17:12.77))
     (PORT B (2.55:4.68:5.12) (1.85:3.57:3.97))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.67:11.35))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNIJ9721\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:14.04:15.35) (6.80:13.12:14.59))
     (IOPATH A Y (4.57:9.32:10.66) (3.71:6.97:8.18))
     (PORT B (8.95:16.46:18.00) (6.96:13.42:14.92))
     (IOPATH B Y (8.28:16.90:19.32) (8.07:15.16:17.80))
     (PORT C (1.40:2.71:3.01) (1.87:3.45:3.77))
     (IOPATH C Y (7.74:14.54:17.07) (4.99:10.17:11.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (16.13:29.68:32.46) (13.58:26.20:29.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count_RNI7KI82\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:19.17:21.31) (11.84:21.79:23.82))
     (IOPATH A Y (5.48:11.17:12.78) (5.10:9.58:11.24))
     (PORT B (3.97:7.30:7.99) (2.84:5.47:6.08))
     (IOPATH B Y (7.87:14.79:17.37) (5.63:11.48:13.13))
     (PORT C (11.22:21.64:24.06) (13.27:24.42:26.70))
     (IOPATH C Y (7.69:14.45:16.97) (5.05:10.30:11.78))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.44:10.00:10.94))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNI8ROG1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.04:11.65:12.95) (7.14:13.14:14.36))
     (IOPATH A Y (4.41:8.28:9.72) (5.09:10.38:11.88))
     (PORT B (3.97:7.30:7.99) (2.84:5.47:6.08))
     (IOPATH B Y (4.75:9.70:11.09) (7.06:13.26:15.57))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.44:10.00:10.94))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.54:10.69:11.89) (5.47:10.07:11.01))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.60) (5.37:9.88:10.81))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.29:10.21:11.35) (5.28:9.71:10.61))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.28:10.19:11.32) (5.27:9.70:10.61))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:12.80:14.23) (7.96:14.64:16.01))
     (IOPATH A Y (8.90:16.72:19.63) (5.66:11.55:13.21))
     (PORT B (11.91:22.97:25.54) (14.04:25.83:28.24))
     (IOPATH B Y (8.38:15.74:18.47) (5.62:11.46:13.11))
     (PORT C (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH C Y (5.11:9.60:11.27) (3.00:6.13:7.01))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.08:3.82:4.18) (1.55:2.99:3.33))
     (PORT CLK (6.19:11.93:13.27) (5.99:11.03:12.06))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.59:10.78:11.98) (5.52:10.15:11.10))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (3.41:6.27:6.86) (2.49:4.79:5.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.39:10.39:11.55) (5.35:9.85:10.77))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.30:11.45) (5.30:9.75:10.66))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.23:11.46:12.53) (5.18:10.00:11.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.35:27.67:30.76) (16.65:30.63:33.49))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.60:20.44:22.72) (12.19:22.42:24.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_3\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:5.16:5.74) (3.70:6.81:7.45))
     (IOPATH A Y (3.68:7.50:8.58) (5.33:10.01:11.75))
     (PORT B (12.00:23.13:25.72) (14.59:26.84:29.35))
     (IOPATH B Y (7.68:14.43:16.94) (7.03:14.35:16.41))
     (PORT C (5.42:9.97:10.90) (4.15:8.00:8.90))
     (IOPATH C Y (6.86:14.00:16.01) (9.42:17.71:20.79))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIBVIND\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.29:4.41:4.91) (3.18:5.85:6.39))
     (IOPATH A Y (5.15:9.68:11.36) (5.39:11.00:12.58))
     (PORT B (5.39:10.40:11.56) (5.37:9.88:10.80))
     (IOPATH B Y (3.63:7.42:8.48) (5.95:11.18:13.12))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.45:17.39:19.02) (7.43:14.34:15.94))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.40:10.42:11.59) (5.36:9.85:10.77))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.10:14.89:16.29) (7.13:13.75:15.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.07:3.81:4.17) (1.54:2.98:3.31))
     (PORT CLK (5.98:11.53:12.82) (5.83:10.72:11.72))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.73:11.92) (5.49:10.10:11.04))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (24.68:45.41:49.65) (21.37:41.21:45.82))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.82:28.58:31.78) (17.33:31.88:34.86))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (17.81:34.34:38.18) (20.96:38.55:42.16))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.67:10.94:12.17) (5.58:10.27:11.23))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.98:12.84:14.04) (5.83:11.25:12.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.28:10.17:11.31) (5.25:9.67:10.57))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.16:15.74:17.50) (9.91:18.23:19.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.05:9.48:11.13))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (7.09:13.05:14.26) (5.76:11.11:12.35))
     (IOPATH B Y (4.53:9.23:10.56) (6.92:13.00:15.26))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (17.08:32.93:36.61) (21.28:39.16:42.81))
     (IOPATH A Y (15.08:28.34:33.27) (9.34:19.06:21.80))
     (PORT B (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (5.01:9.67:10.75) (6.40:11.78:12.88))
     (IOPATH S Y (5.63:14.28:16.77) (5.99:12.22:14.14))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_7\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.31:25.66:28.53) (15.05:27.69:30.28))
     (IOPATH A Y (2.73:5.57:6.37) (4.31:8.09:9.49))
     (PORT B (13.23:25.52:28.37) (15.66:28.81:31.50))
     (IOPATH B Y (5.38:10.10:11.86) (5.83:11.89:13.60))
     (PORT C (9.14:17.62:19.59) (10.41:19.15:20.94))
     (IOPATH C Y (5.44:10.23:12.01) (6.60:13.46:15.39))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIFBOU\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (4.20:8.11:9.01) (5.51:10.15:11.09))
     (IOPATH B Y (7.48:14.05:16.49) (7.35:14.99:17.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (21.33:41.13:45.73) (25.84:47.55:51.99))
     (IOPATH A Y (9.54:17.92:21.04) (6.40:13.05:14.93))
     (PORT B (2.55:4.68:5.12) (1.85:3.57:3.97))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.67:11.35))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.76:30.40:33.80) (18.15:33.40:36.52))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (5.83:11.25:12.51) (7.17:13.19:14.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_n_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.08:14.87:16.26) (6.70:12.92:14.36))
     (IOPATH A Y (5.94:11.16:13.10) (3.35:6.84:7.83))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (3.63:7.40:8.47) (3.48:6.54:7.67))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (6.31:11.86:13.93) (3.80:7.75:8.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNIJM951\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (3.96:8.08:9.24) (6.09:11.43:13.42))
     (PORT B (3.69:6.78:7.42) (2.68:5.17:5.75))
     (IOPATH B Y (4.43:8.31:9.76) (3.89:7.94:9.08))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_DV_RNIG8OO2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:4.55:5.06) (3.28:6.04:6.61))
     (IOPATH A Y (5.42:11.06:12.65) (4.71:8.86:10.40))
     (PORT B (1.50:2.90:3.23) (2.02:3.72:4.07))
     (IOPATH B Y (5.88:12.00:13.73) (4.97:9.35:10.97))
     (PORT C (2.02:3.71:4.06) (1.49:2.87:3.19))
     (IOPATH C Y (7.83:14.72:17.27) (5.04:10.28:11.75))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:4.48:4.98) (3.23:5.94:6.49))
     (IOPATH A Y (10.19:20.79:23.78) (7.03:13.21:15.50))
     (PORT B (7.15:13.79:15.33) (8.67:15.96:17.45))
     (IOPATH B Y (11.19:21.03:24.69) (6.11:12.47:14.26))
     (PORT C (2.70:5.20:5.78) (3.76:6.92:7.57))
     (IOPATH C Y (4.29:8.74:10.00) (4.07:7.64:8.97))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.80:12.52:13.69) (5.71:11.01:12.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNINE8V_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.52:14.50:16.12) (9.30:17.12:18.71))
     (IOPATH A Y (4.54:9.26:10.59) (6.80:12.77:14.99))
     (PORT B (3.26:6.30:7.00) (4.58:8.42:9.21))
     (IOPATH B Y (6.92:13.01:15.27) (6.99:14.26:16.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.56:12.66:14.07) (7.87:14.48:15.83))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.06:15.54:17.28) (9.63:17.71:19.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_TX_Ready_RNIJJ7G\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:5.17:5.75) (3.74:6.88:7.52))
     (IOPATH A Y (5.87:11.99:13.71) (4.93:9.26:10.87))
     (PORT B (10.13:18.65:20.39) (8.11:15.64:17.38))
     (IOPATH B Y (9.00:16.90:19.84) (5.26:10.72:12.26))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:12.49:13.65) (5.32:10.26:11.41))
     (PORT CLK (5.61:10.82:12.03) (5.53:10.18:11.13))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.21:10.05:11.17) (5.20:9.57:10.46))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.44:19.21:21.01) (8.46:16.32:18.15))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.70:6.80:7.43) (2.84:5.48:6.10))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:13.92:15.22) (6.71:12.93:14.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.41:10.43:11.60) (5.37:9.89:10.81))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.59:19.49:21.31) (8.67:16.71:18.58))
     (IOPATH A Y (11.88:22.32:26.20) (6.14:12.52:14.32))
     (PORT B (16.45:30.26:33.09) (14.04:27.07:30.09))
     (IOPATH B Y (9.24:18.85:21.56) (6.46:12.14:14.25))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (5.37:10.09:11.85) (3.94:8.04:9.19))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIDU7N\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (5.97:11.51:12.79) (7.28:13.39:14.64))
     (IOPATH B Y (6.57:12.34:14.49) (6.92:14.12:16.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.24:21.68:24.10) (13.65:25.11:27.45))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.47:11.64) (5.37:9.88:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_10\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.25:17.85:19.84) (10.83:19.93:21.80))
     (IOPATH A Y (2.73:5.56:6.36) (4.31:8.10:9.50))
     (PORT B (10.13:19.53:21.72) (12.07:22.21:24.28))
     (IOPATH B Y (5.97:11.21:13.16) (6.13:12.51:14.31))
     (PORT C (9.01:17.38:19.32) (10.17:18.72:20.46))
     (IOPATH C Y (5.40:10.14:11.90) (6.58:13.42:15.35))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNI1LBK\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:7.20:7.87) (3.08:5.93:6.60))
     (IOPATH A Y (4.83:9.86:11.27) (6.03:11.33:13.30))
     (PORT B (5.01:9.22:10.08) (3.83:7.39:8.22))
     (IOPATH B Y (5.16:10.53:12.04) (7.47:14.04:16.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\o_STM32_SPI_CS_n_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.66:14.78:16.43) (9.26:17.04:18.63))
     (IOPATH D DOUT (7.03:13.20:15.49) (6.00:12.24:14.00))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (6.69:12.57:14.75) (4.91:10.01:11.45))
     (PORT B (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH B Y (6.59:12.38:14.54) (4.40:8.98:10.27))
     (PORT S (12.90:24.87:27.65) (15.26:28.08:30.71))
     (IOPATH S Y (4.91:12.15:14.26) (5.36:10.93:12.50))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.95:36.54:40.62) (22.57:41.52:45.40))
     (IOPATH A Y (8.78:16.49:19.35) (5.98:12.20:13.95))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.75:11.73:13.42) (4.91:9.23:10.84))
     (PORT S (1.87:3.61:4.01) (2.57:4.73:5.18))
     (IOPATH S Y (4.26:10.22:12.00) (4.43:9.79:11.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.59:11.78) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (17.83:34.39:38.24) (20.48:37.68:41.20))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.73:17.90:19.57) (7.90:15.24:16.94))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:13.92:15.22) (6.71:12.93:14.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNIVMVV1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.90:7.17:7.84) (2.80:5.41:6.01))
     (IOPATH A Y (9.69:19.77:22.61) (6.96:13.08:15.36))
     (PORT B (10.96:20.16:22.05) (8.93:17.22:19.15))
     (IOPATH B Y (11.22:22.90:26.19) (8.50:15.96:18.74))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (5.37:10.09:11.85) (3.94:8.04:9.19))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNINE8V\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:13.15:14.62) (8.71:16.02:17.52))
     (IOPATH A Y (5.39:11.00:12.58) (5.85:10.99:12.90))
     (PORT B (3.26:6.30:7.00) (4.58:8.42:9.21))
     (IOPATH B Y (7.22:14.74:16.85) (6.25:11.74:13.78))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (13.23:25.52:28.37) (15.60:28.69:31.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.66:14.09:15.40) (6.84:13.20:14.67))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (8.97:16.50:18.04) (6.65:12.83:14.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.84:3.55:3.94))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.40:4.42:4.83) (1.75:3.37:3.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\o_RHD64_SPI_CS_n_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.25:17.83:19.82) (11.27:20.74:22.68))
     (IOPATH D DOUT (7.03:13.20:15.49) (6.00:12.24:14.00))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.99:23.13:25.71) (14.16:26.04:28.48))
     (IOPATH A Y (8.09:15.21:17.85) (5.65:11.52:13.18))
     (PORT B (2.69:4.94:5.40) (1.94:3.75:4.17))
     (IOPATH B Y (5.98:12.19:13.95) (5.19:9.76:11.45))
     (PORT S (1.43:2.76:3.06) (1.95:3.58:3.92))
     (IOPATH S Y (4.04:9.56:11.22) (4.15:9.45:10.81))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.76:14.96:16.63) (8.92:16.40:17.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:4.72:5.16) (1.86:3.59:3.99))
     (IOPATH A Y (4.22:8.61:9.84) (6.35:11.92:14.00))
     (PORT B (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH B Y (4.09:8.35:9.55) (5.00:9.39:11.03))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.45:16.29:18.11) (9.92:18.25:19.96))
     (IOPATH A Y (5.58:19.17:22.50) (5.14:11.95:13.67))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (6.53:19.75:23.18) (5.63:13.81:15.79))
     (PORT C (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH C Y (4.08:10.09:11.85) (3.97:9.68:11.07))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNICP7A1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:5.69:6.22) (2.24:4.32:4.80))
     (IOPATH A Y (3.46:7.05:8.07) (5.08:9.54:11.20))
     (PORT B (3.98:7.32:8.01) (2.84:5.48:6.10))
     (IOPATH B Y (6.04:12.33:14.10) (8.09:15.20:17.84))
     (PORT C (2.49:4.58:5.01) (1.81:3.48:3.87))
     (IOPATH C Y (5.48:11.17:12.78) (7.75:14.56:17.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.51:22.20:24.68) (13.46:24.76:27.07))
     (PORT CLK (5.39:10.39:11.55) (5.35:9.85:10.77))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (6.66:12.85:14.28) (7.96:14.65:16.02))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_RNO_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH A Y (9.94:18.68:21.93) (5.48:11.18:12.78))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (9.90:18.59:21.82) (5.01:10.22:11.69))
     (PORT C (7.75:14.95:16.63) (8.88:16.33:17.86))
     (IOPATH C Y (3.66:7.47:8.54) (3.34:6.28:7.37))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count_RNO_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.43:3.82) (2.45:4.52:4.94))
     (IOPATH A Y (4.72:8.86:10.40) (5.20:10.61:12.13))
     (PORT B (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH B Y (5.74:10.79:12.67) (6.45:13.16:15.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (21.84:40.17:43.93) (18.75:36.15:40.19))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.55:2.99:3.33) (2.10:3.86:4.22))
     (PORT CLK (5.79:11.16:12.41) (5.69:10.46:11.44))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.33:10.28:11.43) (5.32:9.78:10.69))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (1.93:3.55:3.88) (1.43:2.76:3.07))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.67:5.14:5.72) (3.50:6.45:7.05))
     (PORT CLK (5.55:10.69:11.89) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.05:21.30:23.68) (13.02:23.95:26.18))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.33:10.28:11.43) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.57:30.03:33.39) (18.39:33.83:36.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.21:13.27:14.51) (6.09:11.74:13.05))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.88:20.02:21.89) (8.15:15.71:17.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNI4GT93\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:9.27:10.14) (3.91:7.54:8.38))
     (IOPATH A Y (5.22:10.65:12.18) (6.52:12.26:14.39))
     (PORT B (11.14:20.50:22.41) (9.10:17.56:19.52))
     (IOPATH B Y (5.76:11.75:13.43) (8.17:15.36:18.03))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_37\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.10:17.54:19.51) (10.84:19.95:21.81))
     (IOPATH A Y (6.59:12.38:14.54) (6.70:13.66:15.63))
     (PORT B (6.96:13.43:14.93) (8.34:15.35:16.78))
     (IOPATH B Y (4.68:9.54:10.91) (5.80:10.91:12.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.74:28.95:31.66) (13.40:25.84:28.73))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.40:27.78:30.88) (16.78:30.87:33.76))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:14.57:16.20) (8.64:15.90:17.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.33:10.28:11.43) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (13.49:24.82:27.14) (11.27:21.74:24.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.58:13.95:15.26) (5.90:11.38:12.65))
     (IOPATH A Y (7.09:14.46:16.53) (7.21:13.54:15.90))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.75:11.73:13.42) (4.91:9.23:10.84))
     (PORT S (7.83:15.11:16.80) (9.45:17.38:19.01))
     (IOPATH S Y (4.50:10.93:12.83) (4.84:10.29:11.77))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.36:13.53:14.80) (6.07:11.70:13.01))
     (IOPATH A Y (6.00:11.27:13.23) (3.39:6.92:7.91))
     (PORT B (8.12:14.95:16.34) (6.69:12.89:14.34))
     (IOPATH B Y (7.34:13.78:16.18) (4.30:8.78:10.04))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_8_I_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (2.87:8.95:10.50) (3.48:7.54:8.62))
     (PORT B (6.03:11.09:12.12) (5.00:9.64:10.71))
     (IOPATH B Y (4.27:11.96:14.04) (5.14:11.76:13.45))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (7.79:23.10:27.12) (7.36:16.18:18.51))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNII23M1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.62:8.90:9.90) (5.57:10.25:11.21))
     (IOPATH A Y (4.39:8.25:9.69) (4.80:9.79:11.20))
     (PORT B (3.59:6.92:7.70) (4.72:8.69:9.50))
     (IOPATH B Y (6.68:12.54:14.72) (6.48:13.23:15.13))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.73:13.74:15.71))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.37:20.92:22.87) (9.59:18.50:20.57))
     (IOPATH A Y (6.25:11.74:13.78) (3.52:7.18:8.21))
     (PORT B (2.36:4.55:5.06) (3.25:5.98:6.54))
     (IOPATH B Y (6.93:14.13:16.16) (5.69:10.68:12.54))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.43:3.82) (2.45:4.52:4.94))
     (IOPATH A Y (5.12:10.44:11.95) (4.35:8.17:9.59))
     (PORT B (3.26:6.00:6.56) (2.37:4.57:5.08))
     (IOPATH B Y (8.25:15.50:18.20) (5.51:11.24:12.85))
     (PORT C (8.64:16.66:18.53) (10.63:19.56:21.38))
     (IOPATH C Y (7.52:15.34:17.54) (6.55:12.31:14.45))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:4.75:5.19) (1.90:3.67:4.08))
     (IOPATH A Y (3.30:6.74:7.71) (5.19:9.76:11.46))
     (PORT B (5.53:10.66:11.86) (7.10:13.07:14.29))
     (IOPATH B Y (8.41:15.81:18.56) (7.86:16.03:18.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.35:19.04:20.82) (8.50:16.39:18.22))
     (IOPATH A Y (6.91:22.82:26.79) (6.84:14.16:16.19))
     (PORT B (10.24:18.84:20.60) (8.42:16.24:18.06))
     (IOPATH B Y (7.72:23.37:27.43) (7.29:15.80:18.07))
     (PORT C (7.72:14.20:15.53) (6.26:12.07:13.41))
     (IOPATH C Y (3.61:11.05:12.98) (4.12:8.41:9.62))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_8\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.57:30.02:33.38) (18.29:33.66:36.80))
     (IOPATH A Y (3.04:6.21:7.10) (4.65:8.74:10.26))
     (PORT B (13.36:25.76:28.64) (15.11:27.80:30.39))
     (IOPATH B Y (4.73:8.89:10.43) (5.53:11.27:12.89))
     (PORT C (9.16:17.66:19.63) (10.41:19.15:20.94))
     (IOPATH C Y (5.44:10.23:12.01) (6.60:13.47:15.40))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (6.47:12.48:13.87) (7.73:14.23:15.56))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIFERU\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.47:11.64) (5.37:9.88:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.55:17.56:19.20) (7.88:15.20:16.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.20:10.02:11.14) (6.17:11.36:12.42))
     (IOPATH A Y (6.79:12.75:14.97) (4.97:10.13:11.59))
     (PORT B (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.69:4.94:5.40) (1.95:3.77:4.19))
     (PORT CLK (5.46:10.52:11.70) (5.42:9.97:10.90))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.45:11.62) (5.37:9.87:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (26.03:47.88:52.36) (22.34:43.09:47.91))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNI56MGS\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:11.59:12.67) (5.22:10.07:11.19))
     (IOPATH A Y (6.00:11.27:13.23) (3.39:6.92:7.91))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (6.47:12.16:14.28) (3.80:7.74:8.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.50:2.90:3.23) (2.02:3.72:4.07))
     (IOPATH A Y (6.77:12.71:14.92) (4.95:10.09:11.54))
     (PORT B (1.51:2.92:3.24) (2.02:3.71:4.06))
     (IOPATH B Y (6.69:12.57:14.76) (4.47:9.11:10.42))
     (PORT S (16.02:30.89:34.34) (18.57:34.16:37.35))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.93:3.55:3.88) (1.43:2.77:3.07))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.36:15.38:16.82) (6.50:12.54:13.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_38\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:9.61:11.28) (5.64:11.50:13.16))
     (PORT S (9.12:17.59:19.56) (10.73:19.75:21.59))
     (IOPATH S Y (4.49:10.90:12.79) (4.82:10.27:11.75))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.59:11.78) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.59:20.43:22.71) (12.66:23.29:25.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_n\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.47:14.41:16.02) (9.17:16.88:18.46))
     (PORT CLK (5.54:10.69:11.89) (5.47:10.07:11.01))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.27:10.16:11.30) (5.23:9.63:10.53))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (1.33:2.56:2.85) (1.78:3.27:3.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.05:15.52:17.25) (9.36:17.21:18.82))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.69:20.62:22.92) (12.27:22.57:24.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_31\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.11:9.61:11.28) (5.63:11.49:13.15))
     (PORT S (9.66:18.63:20.71) (11.16:20.52:22.44))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (2.98:6.09:6.96) (4.56:8.56:10.05))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.30:10.80:12.36) (7.23:13.59:15.95))
     (PORT C (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH C Y (5.19:10.58:12.10) (7.45:14.00:16.43))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_DV\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.56:3.96))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (5.63:10.85:12.06) (5.54:10.20:11.15))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:4.49:4.99) (3.24:5.97:6.53))
     (IOPATH A Y (6.91:20.92:24.56) (6.09:14.35:16.42))
     (PORT B (8.20:15.81:17.58) (10.05:18.49:20.22))
     (IOPATH B Y (6.72:22.29:26.17) (6.58:13.82:15.80))
     (PORT C (2.23:4.31:4.79) (3.10:5.71:6.25))
     (IOPATH C Y (4.54:11.50:13.50) (4.54:10.36:11.85))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (4.73:9.65:11.04) (4.07:7.65:8.98))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (6.69:12.57:14.76) (5.09:10.39:11.88))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (7.57:14.22:16.69) (4.96:10.11:11.56))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.57:15.76:17.24) (7.04:13.58:15.10))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (9.45:17.38:19.01) (7.04:13.59:15.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.24:6.25:6.95) (4.22:7.76:8.49))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.67:5.14:5.72) (3.50:6.45:7.05))
     (PORT CLK (5.55:10.69:11.89) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNIM6UQ3\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (5.35:10.05:11.79) (6.07:12.38:14.16))
     (PORT B (7.58:14.62:16.26) (9.70:17.85:19.52))
     (IOPATH B Y (6.84:13.95:15.96) (8.69:16.33:19.17))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.35:19.96:22.20) (12.09:22.24:24.31))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (9.70:18.70:20.79) (11.76:21.64:23.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:12.63:14.04) (7.88:14.49:15.85))
     (IOPATH A Y (5.99:20.27:23.80) (5.65:12.61:14.42))
     (PORT B (8.26:15.20:16.63) (6.92:13.34:14.83))
     (IOPATH B Y (7.11:21.51:25.25) (6.45:14.78:16.90))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (2.87:8.95:10.51) (3.48:7.54:8.62))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNIV93H\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH A Y (4.31:8.79:10.05) (5.25:9.86:11.57))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (3.96:8.08:9.24) (6.09:11.44:13.42))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (8.19:15.80:17.56) (9.91:18.24:19.94))
     (IOPATH S Y (5.55:14.05:16.50) (5.92:12.08:13.88))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_8_G_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.37:8.04:8.79) (3.35:6.47:7.19))
     (IOPATH A Y (6.01:11.29:13.25) (3.63:7.40:8.46))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:10.43:11.93) (4.84:9.09:10.68))
     (PORT C (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH C Y (6.63:13.52:15.46) (5.48:10.29:12.08))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.67:4.92:5.38) (1.95:3.76:4.18))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.45:10.02:10.96))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (40.93:75.31:82.34) (35.73:68.90:76.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.66:24.41:27.14) (15.94:29.32:32.06))
     (IOPATH A Y (12.33:23.17:27.20) (7.83:15.97:18.26))
     (PORT B (2.69:4.94:5.40) (1.96:3.78:4.20))
     (IOPATH B Y (5.98:12.19:13.95) (5.20:9.77:11.47))
     (PORT S (1.84:3.56:3.96) (2.54:4.67:5.11))
     (IOPATH S Y (4.25:10.19:11.96) (4.42:9.77:11.17))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (7.53:13.85:15.14) (6.29:12.13:13.49))
     (IOPATH B Y (6.21:12.67:14.49) (5.59:10.50:12.33))
     (PORT S (8.32:16.05:17.85) (10.07:18.53:20.26))
     (IOPATH S Y (5.25:13.16:15.45) (5.67:11.57:13.24))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_5\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.15:15.72:17.48) (9.34:17.19:18.80))
     (IOPATH A Y (2.70:5.51:6.30) (4.28:8.04:9.44))
     (PORT B (13.25:25.55:28.41) (16.38:30.13:32.95))
     (IOPATH B Y (9.08:17.06:20.03) (7.78:15.87:18.15))
     (PORT C (7.80:15.05:16.73) (9.49:17.46:19.09))
     (IOPATH C Y (7.06:13.26:15.56) (7.34:14.97:17.12))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.90:11.37:12.64) (5.74:10.57:11.55))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.71:13.02) (5.82:10.71:11.71))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (18.54:34.10:37.29) (15.81:30.49:33.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.87:19.99:21.86) (9.14:17.63:19.60))
     (PORT CLK (5.54:10.68:11.87) (5.49:10.11:11.05))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.58:11.76) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (25.04:46.06:50.37) (21.72:41.89:46.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.34:10.30:11.45) (5.31:9.77:10.68))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.20:10.03:11.15) (5.18:9.54:10.43))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.92:12.72:13.91) (5.79:11.17:12.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNIBMPU\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:5.68:6.22) (2.23:4.30:4.78))
     (IOPATH A Y (3.49:7.11:8.13) (5.38:10.11:11.87))
     (PORT B (2.51:4.62:5.05) (1.82:3.51:3.90))
     (IOPATH B Y (4.19:8.55:9.78) (6.48:12.18:14.30))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.01:3.69:4.03) (1.50:2.90:3.23))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.16:20.52:22.44) (9.22:17.78:19.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.10:27.79:30.38) (12.74:24.57:27.32))
     (IOPATH A Y (6.42:12.07:14.16) (3.58:7.31:8.36))
     (PORT B (9.42:18.17:20.20) (11.61:21.36:23.36))
     (IOPATH B Y (8.36:17.05:19.50) (7.64:14.35:16.84))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNI4NMA3\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.08:23.29:25.90) (14.09:25.92:28.34))
     (IOPATH A Y (5.78:11.79:13.48) (4.94:9.27:10.89))
     (PORT B (6.89:12.68:13.86) (5.33:10.27:11.42))
     (IOPATH B Y (9.18:17.25:20.25) (5.37:10.96:12.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count_RNIVOPN\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.04:24.00:26.24) (11.17:21.54:23.94))
     (IOPATH A Y (4.83:9.07:10.64) (5.00:10.19:11.66))
     (PORT B (3.23:5.94:6.49) (2.33:4.49:4.99))
     (IOPATH B Y (5.87:11.02:12.94) (6.03:12.30:14.07))
     (PORT C (2.49:4.58:5.01) (1.81:3.48:3.87))
     (IOPATH C Y (6.10:11.45:13.45) (6.87:14.01:16.02))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNIHAHT1\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.14:9.66:11.34) (5.69:11.61:13.28))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.73:13.74:15.71))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNI6EN81\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.43:13.67:14.94) (5.76:11.11:12.36))
     (IOPATH A Y (6.92:14.13:16.16) (6.86:12.89:15.13))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.84:11.92:13.63) (4.92:9.24:10.84))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (7.74:14.54:17.07) (4.98:10.16:11.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.36:35.40:39.36) (21.00:38.63:42.24))
     (PORT CLK (6.19:11.93:13.27) (5.99:11.03:12.06))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (11.45:22.09:24.55) (13.44:24.73:27.04))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.35:10.32:11.47) (5.32:9.79:10.70))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.67:32.14:35.74) (19.16:35.24:38.54))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (14.50:27.95:31.08) (17.34:31.91:34.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.38:10.38:11.54) (5.33:9.80:10.72))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.40:4.42:4.83) (1.75:3.37:3.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.75:14.95:16.63) (8.88:16.33:17.86))
     (IOPATH A Y (4.68:9.56:10.93) (3.87:7.27:8.53))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (7.47:14.04:16.48) (5.15:10.50:12.00))
     (PORT C (1.40:2.71:3.01) (1.87:3.45:3.77))
     (IOPATH C Y (6.85:13.98:15.98) (5.62:10.57:12.40))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH A Y (7.08:13.30:15.61) (5.08:10.37:11.86))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_RNI4VRS1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:4.74:5.18) (1.86:3.59:3.99))
     (IOPATH A Y (10.24:19.24:22.58) (5.17:10.55:12.07))
     (PORT B (9.78:18.00:19.68) (8.30:16.02:17.81))
     (IOPATH B Y (8.96:18.28:20.91) (6.13:11.51:13.51))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (3.79:7.74:8.85) (3.48:6.53:7.67))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_n_RNILPVE\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:12.63:14.04) (7.72:14.20:15.53))
     (IOPATH A Y (3.07:6.27:7.17) (4.96:9.32:10.94))
     (PORT B (5.88:10.81:11.82) (4.51:8.70:9.67))
     (IOPATH B Y (5.48:11.18:12.79) (8.01:15.06:17.67))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.79:5.37:5.97) (3.59:6.61:7.23))
     (PORT CLK (5.34:10.30:11.45) (5.31:9.77:10.68))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNI999U3\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.87:16.31:17.84) (6.98:13.47:14.97))
     (IOPATH A Y (7.44:15.19:17.37) (7.63:14.33:16.83))
     (PORT B (4.01:7.37:8.06) (3.09:5.96:6.63))
     (IOPATH B Y (6.57:13.41:15.34) (5.87:11.04:12.96))
     (PORT C (9.14:16.82:18.39) (7.63:14.72:16.36))
     (IOPATH C Y (7.39:15.07:17.24) (6.36:11.96:14.03))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.51:4.62:5.05) (1.83:3.53:3.93))
     (PORT CLK (5.93:11.43:12.71) (5.78:10.64:11.63))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.70:13.01) (5.81:10.68:11.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (26.15:48.11:52.61) (22.04:42.50:47.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.47:16.33:18.16) (9.92:18.25:19.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.45:11.62) (5.37:9.87:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (21.42:39.40:43.08) (18.46:35.59:39.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/FIFO_1\/READ_AND\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.30:25.65:28.52) (15.64:28.78:31.47))
     (IOPATH A Y (5.49:11.20:12.81) (4.92:9.25:10.86))
     (PORT B (15.31:29.52:32.82) (17.97:33.06:36.15))
     (IOPATH B Y (6.47:13.20:15.09) (5.73:10.77:12.64))
     (PORT C (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH C Y (6.85:13.98:15.98) (5.62:10.55:12.39))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (8.17:15.76:17.53) (9.89:18.20:19.90))
     (IOPATH S Y (5.54:14.03:16.47) (5.91:12.06:13.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.30:10.22:11.36) (5.27:9.69:10.60))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.00:17.36:19.30) (10.70:19.69:21.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.05:9.48:11.13))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count_RNO_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.17:5.84:6.38) (2.29:4.41:4.91))
     (IOPATH A Y (5.76:15.46:18.15) (7.31:20.32:23.24))
     (PORT B (3.89:7.15:7.82) (2.80:5.41:6.01))
     (IOPATH B Y (6.14:17.16:20.15) (8.13:20.48:23.43))
     (PORT C (1.79:3.45:3.83) (2.47:4.54:4.96))
     (IOPATH C Y (4.32:10.82:12.70) (4.26:10.02:11.46))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (14.73:28.40:31.58) (17.78:32.71:35.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (20.07:38.70:43.02) (24.23:44.58:48.74))
     (IOPATH A Y (8.62:16.19:19.01) (5.91:12.06:13.80))
     (PORT B (2.55:4.68:5.12) (1.85:3.57:3.97))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.67:11.35))
     (PORT S (1.84:3.56:3.96) (2.54:4.67:5.11))
     (IOPATH S Y (4.25:10.19:11.96) (4.42:9.77:11.17))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_n_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:4.28:4.76) (3.08:5.66:6.19))
     (IOPATH A Y (3.45:7.04:8.06) (5.07:9.52:11.17))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.30:10.80:12.35) (7.24:13.59:15.96))
     (PORT C (1.81:3.48:3.87) (2.49:4.58:5.01))
     (IOPATH C Y (6.11:11.48:13.47) (6.86:13.99:16.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.58:22.33:24.83) (13.58:24.99:27.32))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (8.70:16.78:18.66) (10.24:18.84:20.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNO_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:5.90:6.45) (2.33:4.49:4.99))
     (IOPATH A Y (5.82:16.30:19.13) (7.78:20.01:22.89))
     (PORT B (3.98:7.32:8.01) (2.84:5.48:6.10))
     (IOPATH B Y (6.05:16.33:19.16) (7.65:20.75:23.73))
     (PORT C (2.45:4.52:4.94) (1.78:3.43:3.82))
     (IOPATH C Y (3.11:9.63:11.31) (3.67:7.78:8.90))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count_RNIL0MQ\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.99:3.84:4.27) (2.74:5.05:5.52))
     (IOPATH A Y (4.89:9.19:10.79) (5.28:10.77:12.32))
     (PORT B (2.38:4.59:5.11) (3.32:6.10:6.67))
     (IOPATH B Y (6.18:11.61:13.63) (6.65:13.57:15.52))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.48:10.08:11.02))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.94:9.09:9.94) (4.10:7.90:8.78))
     (PORT CLK (6.05:11.67:12.98) (5.88:10.83:11.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.81:14.37:15.71) (6.91:13.33:14.82))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_DV_0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (5.51:10.62:11.81) (5.46:10.05:10.98))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_RNO_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.96:9.13:9.98) (3.79:7.31:8.13))
     (IOPATH A Y (6.82:12.81:15.03) (3.80:7.76:8.87))
     (PORT B (9.79:18.01:19.69) (7.56:14.59:16.22))
     (IOPATH B Y (10.75:20.20:23.71) (6.27:12.79:14.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIBESE1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:11.43:12.70) (7.27:13.38:14.63))
     (IOPATH A Y (5.16:9.69:11.37) (5.15:10.51:12.02))
     (PORT B (2.84:5.48:6.09) (3.91:7.20:7.87))
     (IOPATH B Y (6.24:11.72:13.76) (6.21:12.68:14.50))
     (PORT C (5.71:11.01:12.24) (7.34:13.50:14.76))
     (IOPATH C Y (8.41:15.80:18.55) (7.99:16.29:18.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_RX_DV_0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.74:5.28:5.87) (3.82:7.03:7.69))
     (PORT CLK (5.67:10.94:12.17) (5.58:10.27:11.23))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.40:4.42:4.83) (1.75:3.37:3.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "FIFO4K18")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/FIFO_1\/_FIFOBLOCK\[1\]_\\)
 (DELAY
  (ABSOLUTE
     (PORT WD13 (10.76:19.79:21.64) (9.00:17.35:19.29))
     (PORT WD12 (11.07:20.37:22.27) (9.28:17.91:19.91))
     (PORT WD11 (10.66:19.62:21.45) (8.99:17.34:19.28))
     (PORT WD10 (11.65:21.43:23.43) (9.75:18.81:20.91))
     (PORT WD9 (13.26:24.39:26.67) (11.06:21.33:23.71))
     (PORT WD8 (9.44:17.36:18.98) (8.06:15.54:17.27))
     (PORT WD7 (8.64:15.89:17.37) (7.18:13.84:15.39))
     (PORT WD6 (2.11:3.89:4.25) (1.55:2.99:3.33))
     (PORT WD5 (14.75:27.14:29.68) (12.43:23.96:26.64))
     (PORT WD4 (10.26:18.88:20.64) (8.67:16.72:18.59))
     (PORT WD3 (5.99:11.01:12.04) (5.08:9.79:10.88))
     (PORT WD2 (11.74:21.61:23.62) (9.71:18.72:20.82))
     (PORT WD1 (10.88:20.02:21.89) (8.86:17.09:19.01))
     (PORT WD0 (10.72:19.73:21.57) (9.00:17.36:19.30))
     (PORT WEN (6.43:12.41:13.79) (7.77:14.29:15.62))
     (PORT REN (21.00:38.64:42.25) (18.29:35.27:39.21))
     (PORT WCLK (5.85:11.29:12.55) (5.74:10.55:11.54))
     (IOPATH WCLK FULL (22.94:48.73:57.12) (19.01:40.40:47.35))
     (IOPATH WCLK AFULL (85.96:182.65:214.09) ())
     (IOPATH WCLK AEMPTY () (76.58:162.72:190.73))
     (PORT RCLK (5.79:11.17:12.42) (5.67:10.43:11.41))
     (IOPATH RCLK RD0 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD1 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD2 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD3 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD4 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD5 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD6 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD7 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD8 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD9 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD10 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD11 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD12 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD13 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD14 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD15 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD16 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD17 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK EMPTY (24.18:51.37:60.21) (19.07:40.52:47.49))
     (IOPATH RCLK AEMPTY (89.03:189.17:221.73) ())
     (IOPATH RCLK AFULL () (78.14:166.04:194.62))
     (PORT RESET (5.43:11.21:12.47) (5.69:11.21:12.26))
     (IOPATH RESET RD0 () (13.69:29.10:34.11))
     (IOPATH RESET RD1 () (13.69:29.10:34.11))
     (IOPATH RESET RD2 () (13.69:29.10:34.11))
     (IOPATH RESET RD3 () (13.69:29.10:34.11))
     (IOPATH RESET RD4 () (13.69:29.10:34.11))
     (IOPATH RESET RD5 () (13.69:29.10:34.11))
     (IOPATH RESET RD6 () (13.69:29.10:34.11))
     (IOPATH RESET RD7 () (13.69:29.10:34.11))
     (IOPATH RESET RD8 () (13.69:29.10:34.11))
     (IOPATH RESET RD9 () (13.69:29.10:34.11))
     (IOPATH RESET RD10 () (13.69:29.10:34.11))
     (IOPATH RESET RD11 () (13.69:29.10:34.11))
     (IOPATH RESET RD12 () (13.69:29.10:34.11))
     (IOPATH RESET RD13 () (13.69:29.10:34.11))
     (IOPATH RESET RD14 () (13.69:29.10:34.11))
     (IOPATH RESET RD15 () (13.69:29.10:34.11))
     (IOPATH RESET RD16 () (13.69:29.10:34.11))
     (IOPATH RESET RD17 () (13.69:29.10:34.11))
     (IOPATH RESET FULL () (13.25:28.16:33.01))
     (IOPATH RESET AFULL () (72.33:153.68:180.13))
     (IOPATH RESET EMPTY (23.82:50.61:59.32) ())
     (IOPATH RESET AEMPTY (88.11:187.21:219.44) ())
  )
 )
 (TIMINGCHECK 
     (HOLD (posedge WD13) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD13) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD13) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD13) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD12) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD12) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD12) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD12) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD11) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD11) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD11) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD11) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD10) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD10) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD10) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD10) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD9) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD9) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD9) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD9) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD8) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD8) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD8) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD8) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD7) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD7) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD7) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD7) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD6) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD6) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD6) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD6) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD5) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD5) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD5) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD5) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD4) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD4) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD4) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD4) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD3) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD3) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD3) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD3) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD2) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD2) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD2) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD2) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD1) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD1) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD1) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD1) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD0) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD0) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD0) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD0) (posedge WCLK) (4.30:9.17:10.92))
     (SETUP (posedge WEN) (posedge WCLK) (8.16:17.41:20.74))
     (SETUP (negedge WEN) (posedge WCLK) (4.83:10.27:12.04))
     (HOLD (posedge WEN) (posedge WCLK) (1.04:2.21:2.63))
     (HOLD (negedge WEN) (posedge WCLK) (1.04:2.21:2.59))
     (SETUP (posedge REN) (posedge RCLK) (13.35:28.37:33.25))
     (SETUP (negedge REN) (posedge RCLK) (6.41:13.68:16.30))
     (HOLD (posedge REN) (posedge RCLK) (0.56:1.18:1.38))
     (HOLD (negedge REN) (posedge RCLK) (0.55:1.18:1.41))
     (WIDTH (posedge WCLK) (21.89:46.51:54.52))
     (WIDTH (negedge WCLK) (21.57:46.51:54.52))
     (WIDTH (posedge RCLK) (21.89:46.51:54.52))
     (WIDTH (negedge RCLK) (21.57:46.51:54.52))
     (WIDTH (negedge RESET) (4.76:10.10:11.84))
     (RECOVERY (posedge RESET) (posedge WCLK) (21.55:46.00:54.80))
     (HOLD (posedge RESET) (posedge WCLK) (4.03:8.60:10.24))
     (RECOVERY (posedge RESET) (posedge RCLK) (21.55:46.00:54.80))
     (HOLD (posedge RESET) (posedge RCLK) (4.03:8.60:10.24))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNI97QU\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.53:10.67:11.86) (6.60:12.13:13.27))
     (IOPATH A Y (4.41:8.28:9.72) (5.09:10.38:11.88))
     (PORT B (6.69:12.90:14.34) (8.08:14.87:16.26))
     (IOPATH B Y (6.22:11.68:13.71) (6.73:13.73:15.70))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.47:11.64) (5.37:9.88:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.91:15.26:16.96) (9.10:16.73:18.30))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIDBQU\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_RNIN9771\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.77:6.94:7.58) (2.71:5.22:5.81))
     (IOPATH A Y (7.37:15.05:17.21) (6.27:11.79:13.84))
     (PORT B (3.81:7.02:7.67) (2.73:5.26:5.85))
     (IOPATH B Y (5.88:11.04:12.96) (3.37:6.88:7.87))
     (PORT C (7.64:14.06:15.37) (6.17:11.90:13.23))
     (IOPATH C Y (8.82:16.58:19.46) (5.84:11.91:13.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.67:17.79:19.45) (7.96:15.35:17.06))
     (PORT CLK (6.30:12.14:13.50) (6.05:11.14:12.18))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.44:10.48:11.66) (5.39:9.92:10.84))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.13:14.96:16.36) (7.17:13.83:15.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (6.40:12.35:13.73) (7.64:14.05:15.37))
     (IOPATH S Y (4.64:11.34:13.31) (5.02:10.51:12.03))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNIBMPU\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:4.48:4.90) (1.77:3.41:3.79))
     (IOPATH A Y (3.25:6.63:7.59) (5.12:9.62:11.29))
     (PORT B (4.24:7.79:8.52) (3.24:6.25:6.95))
     (IOPATH B Y (4.85:9.90:11.33) (7.29:13.69:16.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.73:17.89:19.57) (8.00:15.42:17.15))
     (PORT CLK (5.51:10.62:11.80) (5.45:10.03:10.97))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.17:18.71:20.46) (8.46:16.32:18.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:4.52:4.94) (1.78:3.43:3.82))
     (IOPATH A Y (3.11:9.63:11.31) (3.70:7.78:8.90))
     (PORT B (12.92:23.76:25.98) (10.50:20.25:22.52))
     (IOPATH B Y (7.64:24.73:29.02) (7.54:15.37:17.58))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.65:5.11:5.68) (3.41:6.28:6.86))
     (PORT CLK (5.37:10.35:11.51) (5.33:9.81:10.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.08:18.55:20.28) (8.53:16.45:18.28))
     (IOPATH A Y (5.90:12.03:13.76) (5.68:10.67:12.52))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (6.98:13.45:14.96) (8.09:14.88:16.27))
     (IOPATH S Y (4.06:9.61:11.28) (4.22:9.52:10.89))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.50:13.80:15.09) (6.31:12.17:13.53))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.83:7.05:7.71) (2.75:5.30:5.89))
     (IOPATH A Y (5.82:16.18:18.99) (7.89:16.86:19.29))
     (PORT B (3.92:7.21:7.88) (2.80:5.41:6.01))
     (IOPATH B Y (4.74:12.97:15.23) (5.68:12.67:14.49))
     (PORT C (10.09:19.45:21.62) (12.00:22.08:24.14))
     (IOPATH C Y (5.52:11.25:12.87) (4.83:9.08:10.66))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.55:2.99:3.33) (2.10:3.86:4.22))
     (PORT CLK (5.99:11.56:12.85) (5.88:10.81:11.82))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.59:10.78:11.98) (5.52:10.15:11.10))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.34:19.93:22.16) (12.66:23.30:25.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_Trailing_Edge\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.34:10.30:11.45) (5.31:9.77:10.68))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.32:10.26:11.41) (5.30:9.75:10.67))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNIETHD\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:4.54:4.96) (1.79:3.45:3.83))
     (IOPATH A Y (5.45:10.24:12.02) (3.05:6.22:7.12))
     (PORT B (2.51:4.62:5.05) (1.82:3.51:3.90))
     (IOPATH B Y (6.81:12.79:15.01) (3.96:8.08:9.25))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.30:11.45) (5.30:9.75:10.66))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.79:21.69:23.71) (9.95:19.19:21.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.55:2.99:3.33) (2.10:3.86:4.22))
     (PORT CLK (5.79:11.16:12.41) (5.69:10.46:11.44))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.33:10.28:11.43) (5.32:9.78:10.69))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (11.51:21.17:23.15) (9.72:18.75:20.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_n_RNO_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:7.19:7.86) (2.79:5.39:5.99))
     (IOPATH A Y (10.44:21.30:24.36) (7.32:13.74:16.13))
     (PORT B (7.68:14.13:15.45) (6.26:12.08:13.43))
     (IOPATH B Y (9.86:20.11:23.00) (7.32:13.76:16.15))
     (PORT C (3.69:6.78:7.42) (2.68:5.17:5.75))
     (IOPATH C Y (4.27:8.71:9.96) (4.06:7.63:8.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.13:14.96:16.36) (6.74:12.99:14.44))
     (IOPATH A Y (6.07:11.40:13.38) (5.60:11.42:13.06))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.14:9.66:11.34) (5.65:11.52:13.18))
     (PORT S (12.29:23.70:26.35) (14.40:26.50:28.97))
     (IOPATH S Y (4.66:11.41:13.39) (5.07:10.57:12.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.19:21.58:23.99) (13.04:23.99:26.23))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (9.70:18.70:20.79) (11.76:21.64:23.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.79:13.09:14.55) (8.17:15.03:16.43))
     (IOPATH A Y (5.98:12.20:13.95) (7.64:14.36:16.85))
     (PORT B (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH B Y (4.61:9.41:10.76) (6.30:11.83:13.89))
     (PORT S (8.25:15.17:16.59) (6.68:12.87:14.31))
     (IOPATH S Y (3.53:10.11:11.86) (3.65:7.44:8.58))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNIG0LP\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.46:13.73:15.02) (5.81:11.20:12.45))
     (IOPATH A Y (6.94:14.15:16.19) (6.89:12.94:15.19))
     (PORT B (7.21:13.27:14.51) (6.46:12.46:13.86))
     (IOPATH B Y (5.54:11.30:12.92) (4.61:8.66:10.16))
     (PORT C (10.62:19.54:21.36) (8.75:16.88:18.76))
     (IOPATH C Y (8.00:16.33:18.67) (7.24:13.60:15.97))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.39:10.39:11.55) (5.35:9.85:10.77))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.30:11.45) (5.30:9.75:10.66))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.53:13.85:15.14) (5.91:11.40:12.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_8_G_2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.89:7.15:7.82) (2.78:5.36:5.96))
     (IOPATH A Y (7.41:15.11:17.28) (6.31:11.86:13.92))
     (PORT B (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH B Y (4.77:8.97:10.53) (2.84:5.80:6.64))
     (PORT C (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH C Y (7.47:14.04:16.48) (5.14:10.50:12.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.75:13.02:14.47) (8.66:15.94:17.42))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (1.75:3.37:3.75) (2.40:4.42:4.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.13:15.68:17.43) (10.26:18.88:20.64))
     (IOPATH A Y (8.80:16.54:19.42) (5.91:12.05:13.78))
     (PORT B (2.52:4.64:5.08) (1.83:3.53:3.93))
     (IOPATH B Y (5.93:12.10:13.84) (5.14:9.65:11.33))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.01:3.69:4.03) (1.49:2.87:3.19))
     (PORT CLK (5.51:10.63:11.81) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (18.51:34.06:37.24) (15.86:30.58:34.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_32\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:9.61:11.28) (5.64:11.50:13.16))
     (PORT S (9.53:18.38:20.43) (11.26:20.71:22.65))
     (IOPATH S Y (4.58:11.17:13.11) (4.95:10.43:11.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (10.05:19.37:21.54) (11.98:22.04:24.09))
     (IOPATH S Y (5.35:13.47:15.81) (5.75:11.73:13.42))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_8_G_0_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:15.05:16.73) (8.95:16.46:18.00))
     (IOPATH A Y (9.50:19.38:22.16) (6.25:11.74:13.78))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (8.89:18.14:20.75) (6.01:11.29:13.25))
     (PORT C (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH C Y (3.95:8.05:9.21) (3.66:6.87:8.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.16:16.85:18.42) (7.14:13.77:15.31))
     (IOPATH A Y (7.63:15.56:17.80) (7.91:14.86:17.44))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (9.05:17.46:19.41) (10.63:19.56:21.39))
     (IOPATH S Y (4.73:11.61:13.63) (5.15:10.67:12.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:5.57:6.09) (2.21:4.27:4.75))
     (IOPATH A Y (5.28:9.92:11.64) (3.20:6.53:7.46))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (6.69:12.57:14.75) (5.09:10.39:11.88))
     (PORT C (9.62:17.70:19.36) (8.35:16.10:17.90))
     (IOPATH C Y (6.41:13.08:14.96) (5.23:9.83:11.54))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_Trailing_Edge\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.64:10.88:12.10) (5.55:10.22:11.17))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.82:20.86:23.20) (12.81:23.57:25.77))
     (PORT CLK (6.19:11.93:13.27) (5.99:11.03:12.06))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.64:14.73:16.38) (8.75:16.09:17.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (9.07:17.49:19.44) (10.75:19.78:21.63))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_Trailing_Edge_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH A Y (7.04:14.37:16.43) (5.83:10.95:12.86))
     (PORT B (3.26:6.00:6.56) (2.37:4.57:5.08))
     (IOPATH B Y (6.31:12.88:14.73) (5.47:10.27:12.05))
     (PORT C (8.54:15.71:17.18) (7.10:13.69:15.22))
     (IOPATH C Y (5.74:10.79:12.67) (3.39:6.92:7.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.41:10.44:11.61) (5.38:9.89:10.82))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.08:31.00:34.47) (20.37:37.48:40.98))
     (IOPATH A Y (14.58:27.40:32.17) (8.96:18.28:20.91))
     (PORT B (2.52:4.64:5.08) (1.83:3.53:3.93))
     (IOPATH B Y (5.93:12.10:13.84) (5.14:9.65:11.33))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKIO")
 (INSTANCE \\i_Clk_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (4.35:8.88:10.16) (4.60:8.64:10.14))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNO_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:5.92:6.48) (2.31:4.46:4.96))
     (IOPATH A Y (7.23:14.75:16.87) (6.07:11.40:13.38))
     (PORT B (6.07:11.71:13.02) (7.26:13.36:14.60))
     (IOPATH B Y (8.32:15.62:18.34) (5.59:11.40:13.04))
     (PORT C (8.49:15.63:17.09) (7.06:13.62:15.15))
     (IOPATH C Y (5.89:11.06:12.99) (3.46:7.06:8.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.69:11.88) (5.45:10.03:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (24.62:45.30:49.53) (21.32:41.12:45.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.56:3.96))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.37:11.52) (5.32:9.79:10.70))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (29.40:54.09:59.15) (25.29:48.76:54.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.90:11.37:12.64) (5.74:10.57:11.55))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.71:13.02) (5.82:10.71:11.71))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.42:19.18:20.97) (8.90:17.16:19.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.28:10.17:11.31) (5.25:9.67:10.57))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.69:18.69:20.78) (11.83:21.76:23.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.05:9.48:11.13))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (5.67:10.94:12.17) (5.58:10.27:11.23))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (1.78:3.27:3.58) (1.33:2.56:2.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.15:25.36:28.19) (15.53:28.57:31.24))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (8.11:15.64:17.39) (9.76:17.95:19.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.98:14.68:16.05) (6.64:12.80:14.24))
     (PORT CLK (6.30:12.14:13.50) (6.05:11.14:12.18))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.44:10.48:11.66) (5.39:9.92:10.84))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.13:14.96:16.36) (7.17:13.83:15.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNI3MQK\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.50:15.65:17.11) (7.11:13.71:15.24))
     (IOPATH A Y (6.42:12.06:14.16) (4.58:9.35:10.69))
     (PORT B (3.91:7.19:7.86) (2.80:5.41:6.01))
     (IOPATH B Y (7.41:13.92:16.34) (4.36:8.90:10.18))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.39:10.39:11.55) (5.35:9.85:10.77))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.17:9.97:11.08) (5.17:9.51:10.40))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.86:15.15:16.84) (9.45:17.39:19.02))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNI1KSF2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.38:19.10:20.89) (8.64:16.66:18.52))
     (IOPATH A Y (5.46:10.26:12.04) (3.34:6.82:7.80))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:10.43:11.93) (4.84:9.09:10.68))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (7.57:14.23:16.70) (4.95:10.10:11.55))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.47:11.64) (5.37:9.88:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.18:16.89:18.47) (7.59:14.63:16.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.35:10.32:11.47) (5.32:9.79:10.70))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (17.34:31.90:34.88) (14.70:28.35:31.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.69:4.94:5.40) (1.95:3.76:4.18))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (46.59:85.72:93.73) (40.38:77.87:86.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:11.84:13.17) (7.45:13.71:15.00))
     (IOPATH A Y (3.59:7.33:8.38) (5.33:10.02:11.77))
     (PORT B (8.03:15.49:17.22) (9.73:17.89:19.57))
     (IOPATH B Y (5.86:11.96:13.68) (7.99:15.01:17.62))
     (PORT C (7.83:14.40:15.75) (6.34:12.22:13.58))
     (IOPATH C Y (6.18:12.61:14.42) (8.67:16.29:19.13))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:13.14:14.37) (5.99:11.54:12.83))
     (IOPATH A Y (5.63:11.49:13.14) (5.34:10.03:11.77))
     (PORT B (10.37:19.09:20.87) (8.09:15.60:17.35))
     (IOPATH B Y (8.12:16.56:18.94) (8.27:15.53:18.23))
     (PORT S (11.23:21.65:24.07) (13.76:25.31:27.67))
     (IOPATH S Y (6.14:15.80:18.55) (6.41:13.36:15.69))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE \\o_STM32_SPI_MOSI_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (17.33:26.46:31.04) (14.27:28.77:35.00))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (10.54:26.46:31.04) (11.16:28.77:33.74))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (75.76:75.76:75.76))
     (WIDTH (negedge D) (75.76:75.76:75.76))
     (WIDTH (posedge E) (75.76:75.76:75.76))
     (WIDTH (negedge E) (75.76:75.76:75.76))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.32:21.84:24.28) (13.47:24.78:27.09))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.85:3.57:3.97) (2.56:4.72:5.16))
     (IOPATH A Y (5.67:19.40:22.77) (5.19:12.01:13.74))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (6.53:19.75:23.18) (5.63:13.81:15.79))
     (PORT C (3.10:5.71:6.25) (2.23:4.31:4.79))
     (IOPATH C Y (3.35:10.31:12.10) (3.87:8.02:9.17))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\i_RHD64_SPI_MISO_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (1.08:2.20:2.51) (1.16:2.18:2.56))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.02:23.95:26.19) (10.89:21.00:23.35))
     (IOPATH A Y (4.53:9.24:10.57) (6.78:12.74:14.96))
     (PORT B (7.22:13.28:14.52) (6.01:11.59:12.88))
     (IOPATH B Y (4.57:9.33:10.67) (6.98:13.11:15.38))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_RNI3URS1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:12.54:13.72) (5.63:10.85:12.06))
     (IOPATH A Y (5.46:10.26:12.04) (3.34:6.82:7.80))
     (PORT B (2.57:4.74:5.18) (1.86:3.59:3.99))
     (IOPATH B Y (5.35:10.91:12.48) (5.10:9.58:11.24))
     (PORT C (3.90:7.17:7.84) (2.79:5.38:5.98))
     (IOPATH C Y (7.19:14.67:16.78) (6.17:11.59:13.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.10:29.11:32.37) (17.64:32.46:35.49))
     (IOPATH A Y (5.74:11.70:13.39) (4.88:9.17:10.76))
     (PORT B (3.98:7.32:8.01) (2.84:5.48:6.10))
     (IOPATH B Y (7.60:14.29:16.77) (4.37:8.92:10.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.63:22.43:24.93) (13.55:24.93:27.25))
     (IOPATH A Y (5.32:10.85:12.41) (4.31:8.10:9.50))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (6.43:13.12:15.00) (5.09:9.57:11.23))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:22.08:24.14) (10.39:20.04:22.28))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.40:10.42:11.59) (5.36:9.85:10.77))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.10:14.89:16.29) (7.13:13.75:15.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNI79DS2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.43:2.76:3.07) (1.95:3.58:3.92))
     (IOPATH A Y (5.23:10.67:12.20) (4.15:7.79:9.14))
     (PORT B (2.88:5.29:5.79) (2.10:4.05:4.50))
     (IOPATH B Y (7.01:13.16:15.45) (4.07:8.31:9.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.26:20.72:22.65) (9.10:17.55:19.51))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:13.92:15.22) (6.71:12.93:14.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNIDKHJ3\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.85:13.22:14.69) (8.69:15.99:17.49))
     (IOPATH A Y (8.45:15.88:18.64) (6.83:13.93:15.94))
     (PORT B (3.29:6.35:7.06) (4.27:7.85:8.59))
     (IOPATH B Y (6.43:12.08:14.18) (6.38:13.01:14.88))
     (PORT C (6.47:12.49:13.88) (7.78:14.32:15.65))
     (IOPATH C Y (6.72:12.62:14.82) (7.18:14.64:16.74))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_40\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.28:11.55:12.63) (5.14:9.91:11.02))
     (IOPATH A Y (5.75:10.81:12.69) (5.43:11.08:12.67))
     (PORT B (7.87:14.47:15.83) (6.54:12.61:14.02))
     (IOPATH B Y (5.88:11.04:12.96) (6.01:12.27:14.03))
     (PORT S (10.63:20.50:22.80) (12.45:22.90:25.04))
     (IOPATH S Y (4.23:10.12:11.88) (4.44:9.80:11.21))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.48:12.50:13.90) (7.84:14.42:15.77))
     (IOPATH A Y (7.01:21.21:24.89) (6.29:14.60:16.69))
     (PORT B (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH B Y (5.67:19.41:22.78) (5.19:12.02:13.74))
     (PORT C (2.45:4.52:4.94) (1.78:3.43:3.82))
     (IOPATH C Y (3.11:9.63:11.31) (3.67:7.78:8.90))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNIAVNT\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:15.05:16.73) (8.94:16.45:17.99))
     (IOPATH A Y (7.35:13.82:16.22) (4.83:9.85:11.26))
     (PORT B (1.79:3.45:3.83) (2.47:4.54:4.96))
     (IOPATH B Y (5.13:10.46:11.97) (4.35:8.18:9.60))
     (PORT C (8.61:15.84:17.33) (7.09:13.68:15.21))
     (IOPATH C Y (8.38:15.74:18.47) (5.62:11.46:13.11))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE \\Controller_Headstage_1\/state_RNIPTL9E\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:12.57:13.97) (7.29:13.42:14.67))
     (IOPATH A Y (9.55:17.95:21.07) (5.32:10.85:12.41))
     (PORT B (5.32:10.26:11.40) (6.47:11.90:13.01))
     (IOPATH B Y (10.77:20.23:23.75) (5.51:11.25:12.86))
     (PORT C (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH C Y (3.95:8.05:9.21) (3.66:6.87:8.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.05:34.81:38.71) (20.94:38.52:42.12))
     (IOPATH A Y (6.24:11.73:13.77) (4.72:9.63:11.02))
     (PORT B (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNIU4SR1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.78:30.87:33.75) (14.11:27.22:30.26))
     (IOPATH A Y (5.31:10.84:12.39) (4.64:8.71:10.22))
     (PORT B (3.23:5.94:6.49) (2.33:4.49:4.99))
     (IOPATH B Y (6.30:12.86:14.70) (5.44:10.22:12.00))
     (PORT C (11.93:21.94:24.00) (10.04:19.36:21.52))
     (IOPATH C Y (7.05:14.39:16.46) (5.88:11.05:12.97))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (10.65:19.59:21.42) (8.96:17.29:19.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (17.36:33.49:37.23) (20.47:37.67:41.19))
     (IOPATH A Y (7.54:14.17:16.63) (5.36:10.94:12.51))
     (PORT B (2.69:4.94:5.40) (1.97:3.79:4.22))
     (IOPATH B Y (5.98:12.19:13.95) (5.20:9.78:11.48))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (6.69:12.57:14.75) (4.91:10.01:11.45))
     (PORT B (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH B Y (6.59:12.38:14.54) (4.40:8.98:10.27))
     (PORT S (11.00:21.21:23.58) (13.20:24.28:26.54))
     (IOPATH S Y (5.25:13.15:15.44) (5.66:11.54:13.19))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.89:17.15:19.07) (11.17:20.56:22.48))
     (IOPATH A Y (9.61:18.06:21.20) (6.38:13.01:14.88))
     (PORT B (2.55:4.68:5.12) (1.86:3.59:3.99))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.68:11.36))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.28:10.17:11.31) (5.26:9.68:10.58))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:4.70:5.14) (1.86:3.59:3.99))
     (IOPATH A Y (5.24:14.58:17.12) (7.28:16.04:18.34))
     (PORT B (6.68:12.88:14.32) (8.09:14.88:16.27))
     (IOPATH B Y (5.84:15.75:18.49) (5.89:12.53:14.33))
     (PORT C (15.04:29.00:32.25) (17.27:31.77:34.74))
     (IOPATH C Y (4.97:10.13:11.59) (4.08:7.66:9.00))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:6.90:7.55) (2.69:5.19:5.76))
     (IOPATH A Y (6.15:11.56:13.57) (3.39:6.91:7.91))
     (PORT B (14.58:26.82:29.32) (12.05:23.24:25.84))
     (IOPATH B Y (8.15:15.32:17.98) (4.74:9.67:11.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.42:27.81:30.92) (16.80:30.91:33.80))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (1.59:3.06:3.41) (2.16:3.97:4.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.46:11.63) (5.37:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_RNO_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.83:7.04:7.69) (2.74:5.28:5.87))
     (IOPATH A Y (5.88:11.05:12.97) (3.38:6.89:7.88))
     (PORT B (3.84:7.07:7.73) (2.75:5.31:5.91))
     (IOPATH B Y (8.58:16.12:18.92) (5.65:11.53:13.19))
     (PORT C (7.50:13.79:15.08) (6.08:11.72:13.03))
     (IOPATH C Y (9.11:17.11:20.08) (5.79:11.80:13.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.37:23.86:26.52) (14.54:26.75:29.25))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (13.18:25.43:28.27) (15.59:28.69:31.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (3.63:7.40:8.47) (3.48:6.54:7.67))
     (PORT B (7.90:14.54:15.90) (6.52:12.57:13.98))
     (IOPATH B Y (7.12:13.38:15.71) (4.28:8.72:9.98))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (20.28:39.11:43.48) (23.86:43.90:48.00))
     (IOPATH A Y (8.17:15.36:18.03) (5.68:11.58:13.25))
     (PORT B (2.55:4.68:5.12) (1.85:3.57:3.97))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.67:11.35))
     (PORT S (4.34:8.38:9.31) (5.57:10.24:11.20))
     (IOPATH S Y (5.33:13.40:15.72) (5.74:11.70:13.38))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:9.61:11.28) (5.64:11.50:13.16))
     (PORT S (11.84:22.83:25.38) (13.95:25.66:28.06))
     (IOPATH S Y (4.54:11.05:12.98) (4.89:10.35:11.84))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNIIEAO1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:11.46:12.74) (6.99:12.86:14.06))
     (IOPATH A Y (4.41:8.28:9.72) (5.09:10.38:11.88))
     (PORT B (2.56:4.72:5.16) (1.86:3.59:3.99))
     (IOPATH B Y (4.21:8.60:9.83) (6.51:12.22:14.35))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.32:10.26:11.41) (5.30:9.75:10.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.01:25.08:27.89) (14.96:27.53:30.10))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.60:20.44:22.72) (12.19:22.42:24.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.97:23.09:25.67) (14.13:25.99:28.42))
     (IOPATH A Y (6.19:11.63:13.65) (4.69:9.57:10.94))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.75:11.73:13.42) (4.91:9.23:10.84))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.37:10.35:11.51) (5.33:9.81:10.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.80:16.97:18.87) (10.71:19.70:21.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNIH9QF\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.69:6.78:7.42) (2.68:5.17:5.75))
     (IOPATH A Y (6.12:11.50:13.50) (3.39:6.91:7.90))
     (PORT B (3.26:6.00:6.56) (2.37:4.57:5.08))
     (IOPATH B Y (7.22:13.56:15.91) (4.18:8.53:9.76))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.49:2.87:3.19) (2.01:3.69:4.03))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.47:16.33:18.16) (9.92:18.25:19.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.25:15.19:16.61) (6.79:13.10:14.56))
     (PORT CLK (5.41:10.44:11.61) (5.38:9.89:10.82))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (12.16:22.38:24.47) (9.28:17.90:19.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.79:3.45:3.83) (2.47:4.54:4.96))
     (IOPATH A Y (4.34:10.82:12.71) (4.26:10.02:11.46))
     (PORT B (2.51:4.62:5.05) (1.82:3.51:3.90))
     (IOPATH B Y (5.65:19.26:22.61) (5.13:12.01:13.73))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (5.17:10.54:12.06) (4.08:7.67:9.00))
     (PORT B (6.10:11.77:13.09) (7.32:13.46:14.72))
     (IOPATH B Y (6.49:13.24:15.14) (5.19:9.75:11.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count_RNO_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:5.20:5.78) (3.76:6.92:7.57))
     (IOPATH A Y (5.59:11.41:13.05) (4.93:9.25:10.86))
     (PORT B (8.02:15.47:17.20) (9.79:18.02:19.70))
     (IOPATH B Y (7.21:14.70:16.81) (6.68:12.55:14.73))
     (PORT C (1.40:2.71:3.01) (1.87:3.45:3.77))
     (IOPATH C Y (6.85:13.98:15.98) (5.62:10.57:12.40))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.65:5.11:5.68) (3.41:6.28:6.86))
     (PORT CLK (5.51:10.62:11.80) (5.45:10.03:10.97))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNI2T4E2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.79:3.45:3.83) (2.45:4.52:4.94))
     (IOPATH A Y (5.41:11.04:12.62) (4.37:8.21:9.64))
     (PORT B (2.90:5.58:6.21) (4.03:7.41:8.10))
     (IOPATH B Y (7.21:14.71:16.82) (6.02:11.30:13.27))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNI5SAK\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.74:23.44:25.63) (10.23:19.72:21.92))
     (IOPATH A Y (8.30:15.60:18.31) (4.80:9.80:11.20))
     (PORT B (8.61:15.84:17.32) (7.08:13.65:15.17))
     (IOPATH B Y (9.23:17.35:20.36) (6.04:12.33:14.10))
     (PORT C (8.65:15.92:17.40) (7.19:13.86:15.41))
     (IOPATH C Y (9.00:16.90:19.84) (5.72:11.67:13.35))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.43:10.47:11.64) (5.40:9.93:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.35:10.32:11.47) (5.32:9.79:10.70))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XO1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:4.96:5.52) (3.55:6.53:7.14))
     (IOPATH A Y (5.86:15.82:18.57) (5.84:12.47:14.26))
     (PORT B (3.04:5.86:6.52) (4.21:7.74:8.47))
     (IOPATH B Y (5.98:16.65:19.54) (8.10:17.14:19.60))
     (PORT C (12.88:23.69:25.90) (10.83:20.89:23.22))
     (IOPATH C Y (2.99:6.10:6.98) (4.73:8.90:10.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (18.02:33.15:36.25) (15.27:29.45:32.74))
     (IOPATH B Y (5.80:11.83:13.53) (4.99:9.38:11.01))
     (PORT S (11.31:20.81:22.76) (9.27:17.89:19.89))
     (IOPATH S Y (4.53:12.93:15.18) (4.21:9.06:10.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO_2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.37:8.04:8.79) (3.35:6.47:7.19))
     (IOPATH A Y (4.99:10.18:11.64) (6.20:11.64:13.66))
     (PORT B (8.23:15.14:16.55) (7.22:13.93:15.49))
     (IOPATH B Y (3.64:7.43:8.50) (5.79:10.89:12.78))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:4.72:5.16) (1.89:3.64:4.05))
     (IOPATH A Y (3.15:9.47:11.11) (3.74:7.84:8.97))
     (PORT B (1.54:2.96:3.30) (2.08:3.82:4.18))
     (IOPATH B Y (5.33:12.78:15.01) (6.54:19.66:22.48))
     (PORT C (6.57:12.09:13.22) (5.39:10.40:11.56))
     (IOPATH C Y (5.80:11.84:13.54) (8.11:15.24:17.89))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.60:15.81:17.29) (7.33:14.14:15.72))
     (IOPATH A Y (5.18:10.56:12.08) (4.76:8.94:10.50))
     (PORT B (6.01:11.06:12.09) (5.07:9.78:10.87))
     (IOPATH B Y (5.80:11.83:13.53) (4.99:9.38:11.01))
     (PORT S (10.80:20.83:23.16) (12.90:23.73:25.95))
     (IOPATH S Y (5.47:13.82:16.22) (5.86:11.94:13.66))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.51:6.77:7.53) (4.51:8.30:9.08))
     (IOPATH A Y (9.54:17.91:21.03) (6.03:12.31:14.08))
     (PORT B (11.18:20.56:22.49) (9.46:18.24:20.28))
     (IOPATH B Y (6.44:13.14:15.02) (5.70:10.72:12.58))
     (PORT C (11.59:22.35:24.85) (13.68:25.17:27.52))
     (IOPATH C Y (5.63:11.48:13.13) (5.09:9.57:11.23))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_8_I_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH A Y (4.31:8.79:10.05) (5.25:9.86:11.57))
     (PORT B (5.43:9.99:10.92) (4.19:8.07:8.98))
     (IOPATH B Y (5.32:10.85:12.41) (7.67:14.41:16.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (24.26:44.63:48.80) (20.86:40.22:44.72))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNIQFEF1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH A Y (6.86:13.99:16.00) (5.61:10.54:12.38))
     (PORT B (2.56:4.72:5.16) (1.86:3.59:3.99))
     (IOPATH B Y (6.07:12.38:14.16) (5.18:9.73:11.42))
     (PORT C (7.87:15.18:16.88) (9.27:17.06:18.65))
     (IOPATH C Y (4.94:10.08:11.52) (4.17:7.83:9.19))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_RNIDB9G_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.18:15.05:16.46) (6.40:12.34:13.72))
     (IOPATH A Y (8.58:16.11:18.91) (4.78:9.75:11.15))
     (PORT B (7.72:14.21:15.54) (6.32:12.19:13.55))
     (IOPATH B Y (7.60:14.28:16.76) (4.47:9.12:10.43))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNILGOA1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.52:17.52:19.16) (8.06:15.55:17.29))
     (IOPATH A Y (4.94:10.08:11.52) (4.17:7.83:9.19))
     (PORT B (3.23:5.94:6.49) (2.32:4.48:4.98))
     (IOPATH B Y (6.30:12.86:14.70) (5.44:10.22:11.99))
     (PORT C (6.29:11.57:12.65) (5.17:9.97:11.09))
     (IOPATH C Y (6.98:14.24:16.28) (5.79:10.88:12.77))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNIOSHI1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:5.94:6.49) (2.32:4.48:4.98))
     (IOPATH A Y (5.58:11.39:13.02) (5.19:9.75:11.45))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.94:11.16:13.10) (4.02:8.21:9.39))
     (PORT S (7.05:12.97:14.18) (5.51:10.63:11.81))
     (IOPATH S Y (4.93:14.02:16.46) (4.45:9.75:11.45))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.54:10.69:11.88) (5.45:10.03:10.97))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.66:5.14:5.71) (3.70:6.80:7.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:12.49:13.65) (5.28:10.19:11.33))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.02:14.76:16.14) (6.57:12.67:14.09))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.27:17.06:18.65) (7.47:14.41:16.02))
     (IOPATH A Y (12.28:23.07:27.08) (6.37:12.99:14.86))
     (PORT B (2.49:4.58:5.01) (1.81:3.48:3.87))
     (IOPATH B Y (9.14:18.64:21.32) (6.30:11.83:13.89))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (5.37:10.09:11.85) (3.94:8.04:9.19))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE \\i_Clk_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (8.57:13.28:15.60) (4.60:9.20:11.18))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (25.00:25.00:25.00))
     (WIDTH (negedge PAD) (25.00:25.00:25.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.64:25.09:27.43) (11.57:22.32:24.81))
     (IOPATH A Y (4.30:8.77:10.03) (6.45:12.11:14.22))
     (PORT B (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH B Y (3.89:7.32:8.59) (3.64:7.43:8.50))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.43:2.76:3.07) (1.95:3.58:3.92))
     (IOPATH A Y (6.72:12.63:14.82) (4.92:10.03:11.47))
     (PORT B (1.43:2.77:3.07) (1.93:3.55:3.88))
     (IOPATH B Y (6.63:12.46:14.62) (4.43:9.03:10.33))
     (PORT S (9.27:17.88:19.88) (11.01:20.26:22.15))
     (IOPATH S Y (4.56:11.11:13.04) (4.92:10.39:11.88))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.12:15.66:17.41) (9.87:18.16:19.86))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.30:12.15:13.50) (7.48:13.77:15.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_Leading_Edge_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH A Y (7.04:14.35:16.42) (5.84:10.97:12.88))
     (PORT B (11.11:20.43:22.34) (9.37:18.08:20.10))
     (IOPATH B Y (5.89:11.06:12.99) (3.46:7.06:8.07))
     (PORT C (3.26:6.00:6.56) (2.37:4.57:5.08))
     (IOPATH C Y (8.25:15.50:18.19) (5.51:11.24:12.85))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (6.41:11.80:12.90) (5.27:10.16:11.30))
     (IOPATH B Y (6.22:12.70:14.52) (5.60:10.53:12.36))
     (PORT S (9.01:17.38:19.32) (10.57:19.45:21.27))
     (IOPATH S Y (4.58:11.17:13.11) (4.95:10.43:11.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.32:10.26:11.41) (5.30:9.75:10.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.45:17.39:19.02) (7.77:14.99:16.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:5.71:6.25) (2.23:4.31:4.79))
     (IOPATH A Y (3.35:10.30:12.09) (3.89:8.02:9.18))
     (PORT B (3.85:7.09:7.75) (2.76:5.33:5.92))
     (IOPATH B Y (6.12:20.54:24.11) (5.66:12.70:14.52))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (12.02:23.18:25.78) (14.47:26.62:29.11))
     (IOPATH S Y (5.36:13.49:15.83) (5.76:11.75:13.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.64:20.52:22.81) (12.06:22.20:24.27))
     (PORT CLK (6.19:11.93:13.27) (5.99:11.03:12.06))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.64:14.73:16.38) (8.75:16.09:17.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE \\o_RHD64_SPI_CS_n_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (17.33:26.46:31.04) (14.27:28.77:35.00))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (10.54:26.46:31.04) (11.16:28.77:33.74))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (75.76:75.76:75.76))
     (WIDTH (negedge D) (75.76:75.76:75.76))
     (WIDTH (posedge E) (75.76:75.76:75.76))
     (WIDTH (negedge E) (75.76:75.76:75.76))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.32:29.54:32.85) (19.33:35.56:38.88))
     (IOPATH A Y (13.99:26.28:30.85) (8.67:17.69:20.23))
     (PORT B (2.55:4.68:5.12) (1.85:3.56:3.96))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (7.05:13.60:15.13) (8.53:15.69:17.15))
     (IOPATH S Y (4.84:11.95:14.03) (5.31:10.86:12.42))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_DV_0_RNIOMCJ2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:4.83:5.29) (1.92:3.71:4.12))
     (IOPATH A Y (4.81:9.03:10.60) (4.96:10.12:11.57))
     (PORT B (7.50:14.47:16.09) (9.66:17.77:19.43))
     (IOPATH B Y (9.35:17.57:20.62) (7.91:16.13:18.45))
     (PORT C (7.93:14.59:15.96) (6.49:12.52:13.92))
     (IOPATH C Y (6.71:13.69:15.66) (9.29:17.46:20.49))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.02:3.71:4.06) (1.50:2.90:3.23))
     (PORT CLK (5.90:11.37:12.64) (5.74:10.57:11.55))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.71:13.02) (5.82:10.71:11.71))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (18.82:34.63:37.87) (16.04:30.94:34.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_14\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.29:19.84:22.05) (12.11:22.28:24.37))
     (IOPATH A Y (3.80:7.14:8.38) (4.54:9.25:10.58))
     (PORT B (12.83:24.73:27.50) (14.92:27.45:30.01))
     (IOPATH B Y (5.24:9.84:11.55) (5.75:11.73:13.42))
     (PORT C (9.68:18.66:20.75) (11.55:21.25:23.23))
     (IOPATH C Y (7.05:13.24:15.54) (7.33:14.95:17.10))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_DV_RNI0HCD\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:5.57:6.09) (2.21:4.27:4.75))
     (IOPATH A Y (5.76:10.82:12.70) (3.21:6.55:7.49))
     (PORT B (9.63:17.72:19.37) (8.37:16.13:17.94))
     (IOPATH B Y (6.05:11.38:13.35) (3.61:7.36:8.42))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (6.69:12.57:14.75) (4.91:10.01:11.45))
     (PORT B (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH B Y (6.59:12.38:14.54) (4.40:8.98:10.27))
     (PORT S (8.93:17.21:19.14) (10.44:19.21:21.00))
     (IOPATH S Y (4.04:9.55:11.21) (4.20:9.50:10.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH A Y (5.51:14.78:17.35) (5.40:11.91:13.62))
     (PORT B (5.37:10.36:11.52) (6.56:12.07:13.20))
     (IOPATH B Y (5.70:15.86:18.61) (7.89:16.86:19.28))
     (PORT C (10.42:20.10:22.35) (12.32:22.67:24.78))
     (IOPATH C Y (4.30:8.09:9.49) (4.84:9.87:11.29))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.25:35.42:38.73) (16.68:32.17:35.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (13.91:26.83:29.82) (16.35:30.08:32.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:6.57:7.19) (2.74:5.29:5.88))
     (IOPATH A Y (5.80:10.90:12.80) (5.46:11.14:12.74))
     (PORT B (4.53:8.34:9.12) (3.50:6.74:7.50))
     (IOPATH B Y (6.38:11.99:14.08) (6.25:12.75:14.58))
     (PORT S (12.38:23.88:26.55) (14.57:26.81:29.31))
     (IOPATH S Y (4.83:11.90:13.97) (5.29:10.84:12.40))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI_RNO_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.95:3.58:3.92) (1.43:2.76:3.07))
     (IOPATH A Y (5.14:10.48:11.99) (4.69:8.81:10.34))
     (PORT B (1.93:3.55:3.88) (1.43:2.77:3.07))
     (IOPATH B Y (5.77:11.76:13.45) (4.94:9.28:10.89))
     (PORT S (11.25:21.70:24.13) (13.79:25.37:27.74))
     (IOPATH S Y (6.15:15.83:18.59) (6.42:13.39:15.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_DV_RNI2SCA\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.70:23.37:25.55) (10.89:21.01:23.36))
     (IOPATH A Y (5.17:9.70:11.39) (2.94:6.00:6.86))
     (PORT B (2.15:3.96:4.33) (1.60:3.08:3.42))
     (IOPATH B Y (6.62:12.43:14.59) (3.87:7.90:9.04))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (5.26:14.05:16.50) (5.11:11.56:13.22))
     (PORT B (1.58:3.05:3.39) (2.14:3.93:4.30))
     (IOPATH B Y (5.05:14.06:16.51) (7.08:15.78:18.05))
     (PORT C (8.12:14.93:16.33) (6.29:12.13:13.48))
     (IOPATH C Y (7.96:14.95:17.55) (6.61:13.49:15.43))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.54:10.69:11.89) (5.47:10.07:11.01))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.60) (5.37:9.88:10.81))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNO_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.70:9.06:10.07) (6.00:11.05:12.08))
     (IOPATH A Y (6.84:12.86:15.09) (6.30:12.86:14.70))
     (PORT B (3.26:6.00:6.56) (2.37:4.57:5.08))
     (IOPATH B Y (4.48:9.14:10.46) (6.79:12.77:14.98))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_SPI_MOSI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.73:10.54:11.53) (4.88:9.40:10.46))
     (PORT CLK (5.56:10.72:11.92) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (1.33:2.56:2.85) (1.78:3.27:3.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.59:28.14:31.28) (16.99:31.25:34.17))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.56:14.57:16.20) (8.64:15.90:17.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\o_RHD64_SPI_Clk_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.51:8.30:9.07) (3.51:6.77:7.53))
     (IOPATH D DOUT (5.88:11.99:13.71) (6.36:11.94:14.02))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.33:10.28:11.43) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (16.27:29.94:32.73) (13.87:26.75:29.74))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.65:12.24:13.39) (5.47:10.54:11.72))
     (PORT CLK (5.65:10.89:12.10) (5.57:10.25:11.21))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.44:10.48:11.66) (5.39:9.92:10.84))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.13:14.96:16.36) (7.17:13.83:15.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.73:32.27:35.88) (20.85:38.35:41.94))
     (IOPATH A Y (14.83:27.87:32.71) (9.21:18.79:21.49))
     (PORT B (2.65:4.88:5.34) (1.94:3.75:4.17))
     (IOPATH B Y (5.97:12.17:13.92) (5.19:9.75:11.45))
     (PORT S (1.85:3.57:3.97) (2.54:4.67:5.11))
     (IOPATH S Y (4.25:10.19:11.96) (4.42:9.78:11.18))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.84:3.55:3.94))
     (PORT CLK (5.51:10.63:11.81) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (24.97:45.94:50.23) (21.68:41.81:46.49))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (19.02:36.69:40.79) (22.67:41.70:45.60))
     (IOPATH A Y (8.83:16.59:19.48) (6.01:12.26:14.02))
     (PORT B (2.60:4.78:5.23) (1.89:3.65:4.05))
     (IOPATH B Y (5.95:12.14:13.89) (5.17:9.71:11.39))
     (PORT S (1.91:3.69:4.10) (2.60:4.77:5.22))
     (IOPATH S Y (4.27:10.24:12.02) (4.46:9.82:11.23))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.31:11.46) (5.31:9.77:10.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (18.16:33.40:36.53) (15.94:30.74:34.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.39:10.39:11.55) (5.35:9.85:10.77))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.30:11.45) (5.30:9.75:10.66))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.77:21.66:23.68) (9.92:19.13:21.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.53:26.73:29.23) (12.32:23.76:26.42))
     (IOPATH A Y (6.21:20.90:24.53) (5.93:12.97:14.84))
     (PORT B (3.22:5.92:6.48) (2.33:4.49:4.99))
     (IOPATH B Y (6.91:20.89:24.52) (6.08:14.37:16.43))
     (PORT C (2.45:4.52:4.94) (1.78:3.43:3.82))
     (IOPATH C Y (3.11:9.64:11.32) (3.67:7.78:8.90))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.60:4.78:5.23) (1.88:3.63:4.04))
     (PORT CLK (5.98:11.53:12.82) (5.83:10.72:11.72))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.73:11.92) (5.49:10.10:11.04))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (28.06:51.63:56.45) (24.24:46.75:51.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.60:8.64:10.15) (2.87:5.85:6.69))
     (PORT B (2.57:4.74:5.18) (1.86:3.59:3.99))
     (IOPATH B Y (5.35:10.92:12.49) (5.10:9.58:11.24))
     (PORT C (8.64:16.66:18.52) (10.53:19.37:21.18))
     (IOPATH C Y (10.56:19.84:23.29) (6.80:13.87:15.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.57:24.97:27.31) (11.25:21.70:24.13))
     (IOPATH A Y (6.73:18.34:21.53) (8.70:22.07:25.24))
     (PORT B (10.62:19.54:21.36) (8.93:17.22:19.15))
     (IOPATH B Y (7.12:21.56:25.31) (6.47:14.80:16.93))
     (PORT C (2.45:4.52:4.94) (1.79:3.45:3.83))
     (IOPATH C Y (3.11:9.64:11.32) (3.68:7.78:8.90))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE \\i_Rst_L_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (8.57:13.28:15.60) (4.60:9.20:11.18))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (25.00:25.00:25.00))
     (WIDTH (negedge PAD) (25.00:25.00:25.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.66:18.63:20.72) (10.97:20.19:22.08))
     (IOPATH A Y (4.85:9.12:10.70) (5.87:11.97:13.68))
     (PORT B (3.03:5.57:6.09) (2.21:4.27:4.75))
     (IOPATH B Y (4.15:7.80:9.16) (3.77:7.68:8.79))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.30:10.22:11.36) (5.27:9.69:10.60))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (5.76:11.11:12.36) (7.09:13.05:14.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.05:9.48:11.13))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.67:10.94:12.17) (5.58:10.27:11.23))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.85:12.60:13.78) (5.79:11.17:12.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_36\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.11:9.61:11.28) (5.63:11.49:13.15))
     (PORT S (13.56:26.16:29.08) (15.72:28.91:31.62))
     (IOPATH S Y (4.13:9.83:11.53) (4.32:9.65:11.04))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.51:2.92:3.24) (2.02:3.71:4.06))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.47:11.64) (5.37:9.88:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.91:15.26:16.96) (9.10:16.73:18.30))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.37:11.52) (5.32:9.79:10.70))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.19:27.96:30.57) (13.00:25.08:27.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/FIFO_1\/\\\\FIFOBLOCK\[0\]\\\\_RNI36EN\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.77:30.41:33.81) (18.52:34.08:37.26))
     (IOPATH A Y (5.78:10.87:12.76) (5.76:11.76:13.45))
     (PORT B (13.24:25.54:28.40) (15.62:28.74:31.42))
     (IOPATH B Y (6.24:11.71:13.75) (6.74:13.75:15.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.86:3.59:3.99))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.34:10.31:11.46) (5.31:9.77:10.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.57:36.01:39.38) (16.85:32.50:36.13))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNIUBUC3\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.52:18.36:20.41) (11.30:20.80:22.74))
     (IOPATH A Y (5.40:11.02:12.60) (5.00:9.39:11.02))
     (PORT B (2.10:3.86:4.22) (1.55:2.99:3.33))
     (IOPATH B Y (6.81:12.79:15.01) (5.15:10.50:12.01))
     (PORT C (16.03:30.92:34.38) (18.53:34.09:37.27))
     (IOPATH C Y (7.85:14.76:17.32) (5.15:10.51:12.02))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.56:3.96))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.51:35.90:39.26) (16.52:31.86:35.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.23:18.82:20.58) (8.45:16.30:18.12))
     (IOPATH A Y (4.27:12.90:15.14) (4.50:9.19:10.66))
     (PORT B (9.97:18.34:20.06) (8.14:15.70:17.46))
     (IOPATH B Y (6.60:21.86:25.66) (6.38:13.63:15.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.97:40.44:44.96) (24.18:44.49:48.65))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (15.03:28.99:32.24) (17.71:32.58:35.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.00:3.86:4.29) (2.76:5.07:5.54))
     (IOPATH A Y (3.37:6.87:7.85) (5.25:9.87:11.58))
     (PORT B (2.88:5.30:5.80) (2.11:4.08:4.53))
     (IOPATH B Y (4.34:8.85:10.12) (6.65:12.49:14.67))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNIES6L\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:12.28:13.43) (5.49:10.58:11.76))
     (IOPATH A Y (5.84:10.97:12.88) (5.48:11.18:12.78))
     (PORT B (9.77:17.97:19.65) (8.09:15.60:17.34))
     (IOPATH B Y (5.35:10.91:12.48) (7.07:13.28:15.58))
     (PORT S (7.27:13.37:14.62) (5.62:10.83:12.04))
     (IOPATH S Y (5.00:14.25:16.72) (4.48:9.84:11.55))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_8_G_0_0_m2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.82:3.51:3.90) (2.51:4.62:5.05))
     (IOPATH A Y (7.04:13.23:15.53) (5.07:10.34:11.82))
     (PORT B (10.81:19.89:21.75) (9.20:17.73:19.72))
     (IOPATH B Y (7.08:13.30:15.61) (4.67:9.52:10.89))
     (PORT S (9.53:17.54:19.17) (7.78:15.01:16.69))
     (IOPATH S Y (4.22:12.04:14.13) (4.05:8.52:10.00))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.59:14.63:16.27) (9.16:16.84:18.42))
     (IOPATH A Y (3.04:6.21:7.10) (4.65:8.74:10.26))
     (PORT B (15.95:30.77:34.21) (18.85:34.68:37.92))
     (IOPATH B Y (5.95:12.15:13.89) (8.12:15.25:17.90))
     (PORT C (8.95:17.26:19.19) (10.66:19.60:21.44))
     (IOPATH C Y (6.61:12.42:14.58) (7.14:14.56:16.65))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNIBMOFD\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.37:2.65:2.94) (1.84:3.38:3.69))
     (IOPATH A Y (4.33:8.14:9.55) (4.75:9.70:11.09))
     (PORT B (6.99:13.48:14.98) (8.12:14.94:16.33))
     (IOPATH B Y (5.27:9.90:11.62) (5.77:11.77:13.46))
     (PORT C (8.65:16.68:18.55) (9.68:17.82:19.48))
     (IOPATH C Y (5.39:10.13:11.89) (6.57:13.41:15.34))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_39\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.11:9.61:11.28) (5.63:11.49:13.15))
     (PORT S (10.63:20.50:22.80) (12.45:22.90:25.04))
     (IOPATH S Y (4.23:10.12:11.88) (4.44:9.80:11.21))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.57:15.77:17.25) (7.10:13.70:15.23))
     (IOPATH A Y (10.82:20.33:23.86) (5.54:11.31:12.94))
     (PORT B (16.45:30.26:33.09) (14.04:27.07:30.09))
     (IOPATH B Y (9.24:18.85:21.56) (6.46:12.14:14.25))
     (PORT C (3.80:7.00:7.65) (2.74:5.28:5.87))
     (IOPATH C Y (6.52:12.25:14.38) (4.46:9.10:10.40))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNI73OU\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.84:3.55:3.94))
     (PORT CLK (5.46:10.52:11.70) (5.42:9.97:10.90))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (27.29:50.21:54.90) (23.37:45.07:50.11))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNIC807E_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.11:19.49:21.67) (11.60:21.35:23.34))
     (IOPATH A Y (4.57:9.32:10.66) (3.72:6.99:8.21))
     (PORT B (2.40:4.62:5.14) (3.32:6.12:6.69))
     (IOPATH B Y (6.33:12.92:14.78) (5.48:10.30:12.09))
     (PORT C (9.61:18.53:20.60) (10.96:20.16:22.04))
     (IOPATH C Y (6.60:13.47:15.41) (5.34:10.03:11.77))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH A Y (6.69:12.57:14.75) (4.91:10.01:11.45))
     (PORT B (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH B Y (6.59:12.38:14.54) (4.40:8.98:10.27))
     (PORT S (21.46:41.39:46.02) (25.08:46.14:50.45))
     (IOPATH S Y (4.77:11.72:13.76) (5.19:10.72:12.26))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.94:15.32:17.03) (9.27:17.05:18.64))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.60:20.44:22.72) (12.19:22.42:24.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE AFLSDF_INV_0)
 (DELAY
  (ABSOLUTE
     (PORT A (0.0:0.0:0.0) (0.0:0.0:0.0))
     (IOPATH A Y (0.0:0.0:0.0) (0.0:0.0:0.0))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.56:10.72:11.92) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.54:21.23:23.22) (9.47:18.25:20.30))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.93:3.55:3.88) (1.43:2.77:3.07))
     (PORT CLK (5.98:11.53:12.82) (5.83:10.72:11.72))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.56:10.73:11.92) (5.49:10.10:11.04))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.72:5.24:5.83) (3.77:6.93:7.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:5.90:6.45) (2.33:4.49:4.99))
     (IOPATH A Y (5.53:15.40:18.07) (7.60:16.47:18.84))
     (PORT B (3.98:7.32:8.01) (2.84:5.48:6.10))
     (IOPATH B Y (4.77:13.04:15.30) (5.70:12.70:14.52))
     (PORT C (7.86:15.15:16.85) (9.60:17.66:19.31))
     (IOPATH C Y (6.00:12.23:13.99) (5.42:10.19:11.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.41:10.43:11.60) (5.37:9.89:10.81))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_DV_0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.86:14.46:15.81) (6.91:13.33:14.82))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (5.57:10.74:11.94) (5.51:10.13:11.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE \\Controller_Headstage_1\/state_RNIC807E\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:11.27:12.53) (6.97:12.83:14.03))
     (IOPATH A Y (7.89:14.82:17.40) (5.09:10.38:11.87))
     (PORT B (7.21:13.90:15.45) (8.73:16.06:17.56))
     (IOPATH B Y (5.66:11.54:13.20) (5.14:9.66:11.34))
     (PORT C (2.40:4.62:5.14) (3.32:6.12:6.69))
     (IOPATH C Y (6.33:12.92:14.78) (5.48:10.30:12.09))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE \\Controller_Headstage_1\/state_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.58:3.05:3.39) (2.14:3.93:4.30))
     (IOPATH A Y (5.30:14.89:17.48) (6.87:15.00:17.15))
     (PORT B (5.60:10.79:12.00) (6.92:12.73:13.92))
     (IOPATH B Y (5.80:15.64:18.36) (5.85:12.47:14.26))
     (PORT C (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH C Y (4.78:8.98:10.54) (2.73:5.56:6.36))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:4.74:5.19) (1.88:3.62:4.03))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.69:11.88) (5.45:10.03:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (33.04:60.78:66.46) (28.38:54.74:60.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNO_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:5.71:6.25) (2.23:4.31:4.79))
     (IOPATH A Y (5.49:10.31:12.10) (3.19:6.50:7.43))
     (PORT B (3.89:7.17:7.84) (2.79:5.37:5.98))
     (IOPATH B Y (8.61:16.18:18.99) (5.66:11.55:13.21))
     (PORT C (11.51:21.17:23.15) (9.60:18.51:20.58))
     (IOPATH C Y (8.39:15.76:18.50) (5.34:10.90:12.46))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.47:16.33:18.16) (9.92:18.25:19.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE \\Controller_Headstage_1\/state_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.97:7.65:8.50) (5.17:9.51:10.40))
     (IOPATH A Y (6.57:21.88:25.69) (6.39:13.57:15.52))
     (PORT B (5.49:10.59:11.78) (7.10:13.06:14.28))
     (IOPATH B Y (7.66:21.26:24.96) (10.10:23.15:26.47))
     (PORT C (1.97:3.79:4.22) (2.71:4.99:5.45))
     (IOPATH C Y (4.40:11.08:13.01) (4.37:10.17:11.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.40:29.71:33.03) (18.01:33.13:36.22))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (7.55:14.56:16.19) (8.65:15.91:17.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.45:11.62) (5.37:9.87:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.66:21.45:23.45) (9.57:18.46:20.53))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_33\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.44:13.70:14.98) (6.19:11.95:13.28))
     (IOPATH A Y (5.70:10.70:12.57) (5.40:11.02:12.60))
     (PORT B (7.19:13.23:14.46) (6.10:11.77:13.08))
     (IOPATH B Y (5.19:9.76:11.45) (5.68:11.60:13.26))
     (PORT S (16.31:31.45:34.97) (18.93:34.83:38.08))
     (IOPATH S Y (4.23:10.12:11.88) (4.44:9.80:11.21))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:4.48:4.98) (3.21:5.90:6.45))
     (IOPATH A Y (5.80:16.25:19.08) (7.38:15.69:17.95))
     (PORT B (2.51:4.62:5.05) (1.82:3.51:3.90))
     (IOPATH B Y (4.20:11.53:13.54) (5.12:11.94:13.66))
     (PORT C (12.08:23.29:25.89) (14.61:26.89:29.40))
     (IOPATH C Y (6.46:13.17:15.06) (6.11:11.48:13.48))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNIAL3H\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (4.09:8.35:9.55) (5.00:9.39:11.03))
     (PORT B (2.11:3.88:4.25) (1.56:3.02:3.35))
     (IOPATH B Y (4.04:8.25:9.43) (6.18:11.61:13.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE \\i_RHD64_SPI_MISO_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (8.57:13.28:15.60) (4.60:9.20:11.18))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (25.00:25.00:25.00))
     (WIDTH (negedge PAD) (25.00:25.00:25.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.46:11.63) (5.37:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.65:5.11:5.68) (3.68:6.77:7.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.53:17.53:19.17) (8.07:15.57:17.31))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.94:27.49:30.06) (12.62:24.34:27.06))
     (IOPATH A Y (5.90:12.04:13.77) (5.68:10.68:12.53))
     (PORT B (2.42:4.67:5.20) (3.33:6.13:6.70))
     (IOPATH B Y (6.50:13.26:15.17) (6.21:11.66:13.69))
     (PORT S (2.45:4.52:4.94) (1.79:3.45:3.84))
     (IOPATH S Y (3.26:9.33:10.95) (3.48:7.11:8.13))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.53:10.67:11.86) (5.46:10.04:10.97))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (14.97:28.86:32.09) (17.34:31.90:34.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.34:10.30:11.45) (5.31:9.77:10.68))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.17:9.96:11.08) (5.17:9.51:10.40))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (5.38:10.38:11.54) (6.60:12.14:13.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.05:9.48:11.13))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNIDSHD\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.28:9.71:10.61) (4.02:7.75:8.61))
     (IOPATH A Y (4.27:8.71:9.96) (6.41:12.04:14.13))
     (PORT B (3.23:5.94:6.49) (2.32:4.48:4.98))
     (IOPATH B Y (4.47:9.11:10.42) (6.77:12.71:14.92))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.75:14.95:16.63) (8.88:16.33:17.86))
     (IOPATH A Y (4.68:9.56:10.93) (3.87:7.27:8.53))
     (PORT B (3.92:7.21:7.88) (2.80:5.41:6.01))
     (IOPATH B Y (8.62:16.20:19.02) (5.67:11.57:13.23))
     (PORT C (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH C Y (7.73:14.53:17.06) (4.99:10.18:11.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.45:21.07:23.04) (9.37:18.07:20.09))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.11:18.60:20.34) (7.55:14.56:16.19))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_8_I_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:4.42:4.83) (1.75:3.37:3.75))
     (IOPATH A Y (3.09:9.58:11.24) (3.68:7.76:8.88))
     (PORT B (5.43:9.99:10.92) (4.19:8.07:8.98))
     (IOPATH B Y (6.66:22.04:25.87) (6.47:13.75:15.73))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_Inactive_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.54:10.69:11.89) (5.47:10.07:11.01))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.30:10.22:11.36) (5.27:9.69:10.60))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (1.75:3.37:3.75) (2.40:4.42:4.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.05:9.48:11.13))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.27:33.62:36.76) (15.28:29.46:32.76))
     (IOPATH A Y (6.33:21.21:24.90) (6.07:13.15:15.04))
     (PORT B (3.22:5.92:6.48) (2.33:4.49:4.99))
     (IOPATH B Y (6.91:20.89:24.52) (6.08:14.37:16.43))
     (PORT C (11.85:21.80:23.83) (9.98:19.25:21.40))
     (IOPATH C Y (3.13:9.69:11.37) (3.72:7.84:8.97))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (27.60:53.22:59.17) (32.67:60.10:65.71))
     (IOPATH A Y (9.59:18.01:21.15) (6.40:13.05:14.92))
     (PORT B (2.55:4.68:5.12) (1.85:3.56:3.96))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH S Y (3.98:9.38:11.01) (4.09:9.37:10.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNIHFQU\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_n\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.44:10.49:11.67) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.38:10.38:11.54) (5.33:9.80:10.72))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (1.78:3.27:3.58) (1.33:2.56:2.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.65:9.48:10.84))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.03:8.22:9.40))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNI7MHD\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:6.90:7.55) (2.69:5.19:5.76))
     (IOPATH A Y (3.72:7.59:8.69) (5.65:10.61:12.45))
     (PORT B (3.92:7.21:7.88) (2.80:5.41:6.01))
     (IOPATH B Y (4.73:9.65:11.04) (7.04:13.23:15.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_34\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.46:13.72:15.00) (6.19:11.94:13.27))
     (IOPATH A Y (5.75:10.81:12.69) (5.43:11.08:12.67))
     (PORT B (6.94:12.77:13.96) (5.89:11.36:12.63))
     (IOPATH B Y (5.19:9.76:11.45) (5.68:11.59:13.25))
     (PORT S (16.31:31.45:34.97) (18.93:34.83:38.08))
     (IOPATH S Y (4.23:10.12:11.88) (4.44:9.80:11.21))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.47:19.26:21.06) (8.87:17.10:19.01))
     (PORT CLK (5.93:11.43:12.71) (5.78:10.64:11.63))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.70:13.01) (5.81:10.68:11.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (18.68:34.37:37.58) (15.96:30.77:34.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNIG1451\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.21:15.10:16.51) (7.24:13.96:15.52))
     (IOPATH A Y (6.60:13.47:15.41) (5.32:9.99:11.73))
     (PORT B (3.91:7.19:7.86) (2.80:5.41:6.01))
     (IOPATH B Y (6.53:13.33:15.24) (5.71:10.73:12.60))
     (PORT C (1.94:3.56:3.90) (1.43:2.76:3.06))
     (IOPATH C Y (4.86:9.13:10.71) (2.88:5.88:6.73))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.59:11.78) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.42:29.73:33.06) (18.08:33.26:36.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.46:11.63) (5.37:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (14.68:28.32:31.48) (17.17:31.59:34.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.44:10.49:11.67) (5.41:9.95:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNI92DS2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.14:9.66:11.34) (5.69:11.61:13.28))
     (PORT C (1.39:2.68:2.98) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.73:13.74:15.71))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.23:15.14:16.55) (7.22:13.93:15.49))
     (IOPATH A Y (5.15:17.97:21.09) (4.64:11.30:12.92))
     (PORT B (3.22:5.92:6.48) (2.31:4.46:4.96))
     (IOPATH B Y (6.91:20.89:24.52) (6.07:14.36:16.42))
     (PORT C (10.35:19.04:20.82) (8.62:16.62:18.48))
     (IOPATH C Y (3.44:10.57:12.40) (4.03:8.22:9.40))
  )
 )
 )
 (CELL
 (CELLTYPE "BUFF")
 (INSTANCE i_RHD64_SPI_MISO_pad_RNI6BFA)
 (DELAY
  (ABSOLUTE
     (PORT A (12.39:23.89:26.56) (15.12:27.82:30.42))
     (IOPATH A Y (7.84:14.72:17.28) (6.74:13.76:15.73))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.10:10.09:11.85) (3.97:9.67:11.05))
     (PORT B (2.51:4.62:5.05) (1.82:3.51:3.90))
     (IOPATH B Y (5.65:19.26:22.61) (5.13:12.01:13.73))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.33:14.13:15.71) (8.46:15.57:17.03))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (10.52:20.30:22.57) (12.62:23.22:25.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_RNICOM41\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.78:17.99:19.67) (8.34:16.09:17.89))
     (IOPATH A Y (4.39:8.25:9.69) (4.80:9.79:11.20))
     (PORT B (3.91:7.19:7.86) (2.79:5.39:5.99))
     (IOPATH B Y (6.02:12.27:14.03) (8.07:15.15:17.79))
     (PORT C (6.51:11.98:13.10) (5.03:9.71:10.79))
     (IOPATH C Y (7.38:15.05:17.22) (10.06:18.90:22.18))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.59:11.78) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.72:16.05:17.55) (7.17:13.82:15.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_CS_n_RNIBICT\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (3.63:7.40:8.47) (3.48:6.54:7.67))
     (PORT B (9.93:19.16:21.30) (11.76:21.63:23.65))
     (IOPATH B Y (6.82:13.91:15.91) (5.88:11.04:12.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.65:5.11:5.68) (3.41:6.28:6.86))
     (PORT CLK (5.41:10.44:11.61) (5.38:9.89:10.82))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.65:5.11:5.68) (3.41:6.28:6.86))
     (PORT CLK (5.51:10.63:11.82) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_RX_DV\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.74:5.28:5.87) (3.82:7.03:7.69))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.42:9.96:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.40:4.42:4.83) (1.75:3.37:3.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.61:15.84:17.32) (7.09:13.67:15.20))
     (IOPATH A Y (6.24:11.73:13.77) (5.69:11.62:13.29))
     (PORT B (8.01:14.74:16.12) (6.68:12.88:14.32))
     (IOPATH B Y (6.05:11.36:13.34) (6.10:12.44:14.23))
     (PORT S (12.80:24.68:27.44) (15.06:27.71:30.30))
     (IOPATH S Y (4.97:12.32:14.46) (5.44:11.11:12.70))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS_RNO_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.81:7.02:7.67) (2.74:5.28:5.87))
     (IOPATH A Y (5.71:10.72:12.59) (3.40:6.93:7.92))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.11:10.43:11.93) (4.84:9.09:10.68))
     (PORT C (11.97:22.03:24.09) (9.79:18.88:20.99))
     (IOPATH C Y (8.06:16.45:18.81) (7.52:14.13:16.58))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.65:12.82:14.25) (7.46:13.72:15.01))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (1.33:2.56:2.85) (1.78:3.27:3.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.56:3.96))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (4.06:7.47:8.17) (3.17:6.11:6.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.35:23.82:26.48) (13.89:25.55:27.94))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.60:20.44:22.72) (12.19:22.42:24.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNIIN3G6\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.30:8.07:9.48) (4.74:9.66:11.05))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.14:9.66:11.34) (5.69:11.61:13.28))
     (PORT C (1.40:2.71:3.01) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.74:13.75:15.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.65:5.11:5.68) (3.41:6.28:6.86))
     (PORT CLK (5.51:10.63:11.82) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.79:5.37:5.97) (3.59:6.61:7.23))
     (PORT CLK (5.54:10.69:11.89) (5.47:10.07:11.01))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:6.55:7.28) (4.38:8.06:8.82))
     (IOPATH A Y (5.01:12.87:15.10) (5.27:11.26:12.87))
     (PORT B (11.39:20.96:22.92) (9.34:18.01:20.02))
     (IOPATH B Y (6.81:22.44:26.35) (6.65:13.99:16.00))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:5.30:5.80) (2.11:4.06:4.51))
     (IOPATH A Y (4.34:11.93:14.01) (5.29:12.15:13.90))
     (PORT B (3.88:7.48:8.32) (4.96:9.13:9.98))
     (IOPATH B Y (6.32:17.60:20.66) (8.68:17.93:20.50))
     (PORT C (9.01:16.58:18.13) (7.46:14.38:15.99))
     (IOPATH C Y (5.49:10.31:12.11) (5.42:11.05:12.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_11\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.12:21.45:23.85) (13.30:24.47:26.75))
     (IOPATH A Y (5.21:9.80:11.50) (5.21:10.62:12.15))
     (PORT B (14.14:27.26:30.31) (16.54:30.44:33.28))
     (IOPATH B Y (6.11:11.49:13.48) (6.21:12.67:14.49))
     (PORT C (14.82:27.27:29.82) (12.30:23.72:26.37))
     (IOPATH C Y (7.24:14.77:16.89) (9.89:18.59:21.82))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:4.46:4.96) (3.22:5.92:6.48))
     (IOPATH A Y (8.66:16.26:19.09) (5.44:11.10:12.69))
     (PORT B (2.76:5.33:5.92) (3.85:7.09:7.75))
     (IOPATH B Y (8.58:16.13:18.93) (5.65:11.54:13.19))
     (PORT C (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH C Y (5.11:10.42:11.91) (4.33:8.13:9.55))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.55:2.99:3.33) (2.08:3.82:4.18))
     (PORT CLK (6.19:11.93:13.27) (5.99:11.03:12.06))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.59:10.78:11.98) (5.52:10.15:11.10))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (3.41:6.27:6.86) (2.49:4.79:5.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/FIFO_1\/\\\\FIFOBLOCK\[0\]\\\\_RNI3F8V\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.16:27.30:30.35) (16.46:30.29:33.12))
     (IOPATH A Y (5.03:10.27:11.74) (4.29:8.06:9.46))
     (PORT B (13.50:26.03:28.94) (15.99:29.42:32.16))
     (IOPATH B Y (6.50:13.26:15.17) (5.78:10.86:12.74))
     (PORT C (5.49:10.60:11.78) (5.45:10.03:10.97))
     (IOPATH C Y (7.27:13.65:16.03) (4.79:9.77:11.17))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.15:20.52:22.43) (9.42:18.18:20.21))
     (IOPATH A Y (5.46:10.26:12.04) (3.34:6.82:7.80))
     (PORT B (8.19:15.07:16.47) (6.79:13.10:14.56))
     (IOPATH B Y (5.66:11.55:13.21) (5.55:10.42:12.24))
     (PORT C (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH C Y (6.63:13.52:15.46) (5.47:10.27:12.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.51:10.63:11.81) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (17.27:31.78:34.75) (14.77:28.48:31.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.56:24.22:26.93) (15.59:28.69:31.37))
     (IOPATH A Y (11.83:22.23:26.09) (7.61:15.52:17.75))
     (PORT B (2.52:4.64:5.08) (1.85:3.56:3.96))
     (IOPATH B Y (5.93:12.10:13.84) (5.14:9.66:11.34))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.51:35.70:39.70) (23.44:43.12:47.15))
     (IOPATH A Y (16.34:30.70:36.03) (9.90:20.19:23.09))
     (PORT B (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.85:3.57:3.97) (2.54:4.67:5.11))
     (IOPATH S Y (4.25:10.19:11.96) (4.42:9.78:11.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\o_STM32_SPI_Clk_pad\/U0\/U1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.89:3.47:3.80) (1.42:2.73:3.04))
     (IOPATH D DOUT (5.88:11.99:13.71) (6.36:11.94:14.02))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.98:20.21:22.10) (8.98:17.31:19.25))
     (PORT CLK (5.61:10.82:12.03) (5.53:10.18:11.13))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (13.95:25.67:28.07) (11.74:22.65:25.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.33:10.28:11.43) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (40.93:75.31:82.34) (35.73:68.90:76.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE \\o_RHD64_SPI_MOSI_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (17.33:26.46:31.04) (14.27:28.77:35.00))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (10.54:26.46:31.04) (11.16:28.77:33.74))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (75.76:75.76:75.76))
     (WIDTH (negedge D) (75.76:75.76:75.76))
     (WIDTH (posedge E) (75.76:75.76:75.76))
     (WIDTH (negedge E) (75.76:75.76:75.76))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.90:11.37:12.64) (5.74:10.57:11.55))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.71:13.02) (5.82:10.71:11.71))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.62:36.10:39.48) (16.72:32.25:35.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH A Y (7.08:13.30:15.61) (5.08:10.37:11.86))
     (PORT B (2.58:4.74:5.19) (1.86:3.59:4.00))
     (IOPATH B Y (5.95:12.13:13.87) (5.15:9.68:11.36))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.56:3.96))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.37:11.52) (5.32:9.79:10.70))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.95:36.70:40.13) (16.84:32.47:36.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.28:10.17:11.31) (5.26:9.68:10.58))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (5.80:11.19:12.44) (6.59:12.12:13.25))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:12.75:14.17) (8.19:15.07:16.48))
     (IOPATH A Y (5.24:13.55:15.91) (5.58:11.63:13.30))
     (PORT B (13.45:24.74:27.05) (11.39:21.97:24.43))
     (IOPATH B Y (5.99:20.19:23.70) (5.60:12.63:14.44))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:4.54:4.96) (1.79:3.45:3.83))
     (IOPATH A Y (3.11:9.37:10.99) (3.70:7.79:8.91))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.27:12.58:14.77) (6.46:19.55:22.36))
     (PORT C (8.89:16.36:17.89) (7.33:14.14:15.72))
     (IOPATH C Y (5.89:12.02:13.75) (8.20:15.40:18.08))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:6.89:7.66) (4.73:8.69:9.51))
     (PORT CLK (5.61:10.82:12.03) (5.53:10.18:11.13))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/FIFO_1\/WRITE_AND\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:11.92:13.25) (7.34:13.50:14.76))
     (IOPATH A Y (5.27:9.90:11.63) (5.23:10.67:12.20))
     (PORT B (9.16:17.67:19.65) (10.60:19.49:21.32))
     (IOPATH B Y (5.26:9.88:11.60) (5.77:11.77:13.46))
     (PORT C (1.37:2.65:2.94) (1.84:3.38:3.69))
     (IOPATH C Y (5.80:10.89:12.79) (6.73:13.73:15.70))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_n_RNO_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:4.52:4.94) (1.78:3.43:3.82))
     (IOPATH A Y (4.97:9.33:10.95) (3.04:6.19:7.08))
     (PORT B (13.86:25.50:27.88) (11.67:22.51:25.03))
     (IOPATH B Y (5.83:11.90:13.61) (5.79:10.87:12.76))
     (PORT C (6.61:12.16:13.30) (5.41:10.44:11.61))
     (IOPATH C Y (7.22:14.73:16.84) (6.32:11.87:13.94))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_Leading_Edge\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.89:11.36:12.63) (5.74:10.55:11.54))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.64:10.88:12.10) (5.55:10.22:11.17))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.04:3.94:4.38) (2.80:5.15:5.63))
     (IOPATH A Y (10.35:19.45:22.83) (5.24:10.68:12.22))
     (PORT B (7.37:14.20:15.79) (9.03:16.61:18.17))
     (IOPATH B Y (11.35:21.32:25.03) (6.19:12.62:14.44))
     (PORT C (2.80:5.39:6.00) (3.85:7.09:7.75))
     (IOPATH C Y (6.55:12.30:14.44) (4.48:9.14:10.46))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_9\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.19:19.66:21.86) (12.17:22.38:24.47))
     (IOPATH A Y (3.71:7.57:8.66) (5.49:10.32:12.12))
     (PORT B (2.33:4.49:4.99) (3.23:5.94:6.49))
     (IOPATH B Y (5.87:11.02:12.94) (6.03:12.30:14.07))
     (PORT C (1.82:3.51:3.90) (2.49:4.58:5.01))
     (IOPATH C Y (6.11:11.48:13.47) (6.86:14.00:16.01))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/o_TX_Ready_RNILGCU2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.94:21.96:24.02) (9.74:18.79:20.89))
     (IOPATH A Y (6.49:13.25:15.15) (6.44:12.10:14.20))
     (PORT B (7.61:14.00:15.30) (6.36:12.27:13.64))
     (IOPATH B Y (6.34:12.94:14.79) (5.77:10.83:12.71))
     (PORT S (2.68:5.17:5.75) (3.74:6.88:7.52))
     (IOPATH S Y (4.68:11.46:13.45) (4.94:10.42:11.91))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE AFLSDF_INV_1)
 (DELAY
  (ABSOLUTE
     (PORT A (0.0:0.0:0.0) (0.0:0.0:0.0))
     (IOPATH A Y (0.0:0.0:0.0) (0.0:0.0:0.0))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (5.56:10.72:11.92) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (33.09:60.87:66.56) (28.34:54.66:60.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:4.31:4.79) (3.09:5.69:6.22))
     (IOPATH A Y (5.09:9.56:11.22) (5.08:10.36:11.85))
     (PORT B (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH B Y (5.51:10.36:12.16) (5.86:11.95:13.67))
     (PORT C (6.94:12.77:13.97) (5.34:10.31:11.46))
     (IOPATH C Y (7.58:15.47:17.69) (10.27:19.30:22.66))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.41:17.31:18.93) (7.83:15.10:16.79))
     (PORT CLK (5.93:11.43:12.71) (5.78:10.64:11.63))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.70:13.01) (5.81:10.68:11.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (22.70:41.75:45.66) (19.27:37.17:41.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.84:3.55:3.94))
     (PORT CLK (5.51:10.63:11.81) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (19.48:35.85:39.19) (16.47:31.76:35.31))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_DV\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.12:29.16:32.42) (17.64:32.45:35.48))
     (PORT CLK (5.98:11.53:12.82) (5.83:10.72:11.72))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.71:11.02:12.25) (5.63:10.37:11.34))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.47:10.54:11.72) (5.41:9.96:10.89))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.48:11.65) (5.38:9.90:10.82))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (17.27:31.78:34.75) (14.77:28.48:31.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.55:2.99:3.33) (2.10:3.86:4.22))
     (PORT CLK (5.99:11.56:12.85) (5.88:10.81:11.82))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.59:10.78:11.98) (5.52:10.15:11.10))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (3.40:6.26:6.84) (2.45:4.72:5.25))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNIQK72\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:4.54:4.96) (1.79:3.45:3.83))
     (IOPATH A Y (4.72:8.87:10.42) (5.20:10.61:12.14))
     (PORT B (1.82:3.51:3.90) (2.51:4.62:5.05))
     (IOPATH B Y (5.70:10.72:12.58) (6.44:13.13:15.02))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count_RNO_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:5.68:6.22) (2.23:4.30:4.78))
     (IOPATH A Y (3.34:10.28:12.07) (3.89:8.02:9.17))
     (PORT B (3.89:7.17:7.84) (2.80:5.41:6.01))
     (IOPATH B Y (6.13:20.58:24.16) (5.68:12.73:14.56))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_4\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.25:17.85:19.84) (10.83:19.93:21.80))
     (IOPATH A Y (2.73:5.56:6.36) (4.31:8.10:9.50))
     (PORT B (15.41:29.72:33.04) (18.17:33.44:36.56))
     (IOPATH B Y (5.97:11.21:13.16) (6.13:12.51:14.31))
     (PORT C (8.99:16.54:18.09) (7.85:15.13:16.82))
     (IOPATH C Y (4.77:9.74:11.14) (7.06:13.27:15.57))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.47:16.33:18.16) (9.92:18.25:19.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/state_RNICBRU\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.33:2.56:2.85) (1.78:3.27:3.58))
     (IOPATH A Y (4.31:8.10:9.51) (5.03:10.26:11.73))
     (PORT B (1.40:2.71:3.01) (1.89:3.48:3.80))
     (IOPATH B Y (5.34:10.03:11.78) (6.28:12.80:14.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.84))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.44:10.49:11.67) (5.41:9.95:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/state_RNICA3C3\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.29:12.12:13.48) (7.52:13.84:15.14))
     (IOPATH A Y (5.21:9.80:11.50) (5.21:10.62:12.15))
     (PORT B (1.43:2.76:3.07) (1.95:3.58:3.92))
     (IOPATH B Y (5.17:9.72:11.41) (5.70:11.64:13.31))
     (PORT C (1.43:2.77:3.07) (1.93:3.55:3.88))
     (IOPATH C Y (5.84:10.98:12.88) (6.75:13.77:15.75))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.76:14.96:16.63) (8.92:16.40:17.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.85:3.57:3.97))
     (PORT CLK (5.67:10.94:12.16) (5.57:10.24:11.20))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.43:11.59) (5.36:9.86:10.78))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.40:4.42:4.83) (1.75:3.37:3.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:5.72:6.36) (4.11:7.55:8.26))
     (IOPATH A Y (3.82:7.80:8.92) (5.49:10.31:12.11))
     (PORT B (2.10:3.86:4.22) (1.55:2.99:3.33))
     (IOPATH B Y (5.37:10.95:12.53) (7.32:13.76:16.15))
     (PORT C (2.88:5.29:5.79) (2.11:4.08:4.53))
     (IOPATH C Y (5.66:11.55:13.20) (7.97:14.97:17.58))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.98:22.04:24.10) (9.80:18.90:21.02))
     (IOPATH A Y (6.98:23.00:27.00) (6.92:14.27:16.32))
     (PORT B (1.43:2.77:3.07) (1.93:3.55:3.88))
     (IOPATH B Y (5.21:14.67:17.22) (7.13:19.12:21.87))
     (PORT C (8.40:15.45:16.89) (6.97:13.44:14.95))
     (IOPATH C Y (3.53:10.84:12.72) (4.08:8.33:9.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_35\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (4.90:9.20:10.80) (4.97:10.15:11.60))
     (PORT B (1.87:3.45:3.77) (1.39:2.68:2.98))
     (IOPATH B Y (5.11:9.61:11.28) (5.63:11.49:13.15))
     (PORT S (11.00:21.22:23.60) (12.78:23.51:25.71))
     (IOPATH S Y (4.13:9.83:11.53) (4.32:9.65:11.04))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.46:11.63) (5.37:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.89:14.51:15.86) (6.53:12.59:14.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:4.46:4.96) (3.21:5.90:6.45))
     (IOPATH A Y (6.90:20.89:24.52) (6.08:14.35:16.41))
     (PORT B (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH B Y (5.67:19.41:22.78) (5.19:12.02:13.74))
     (PORT C (2.47:4.54:4.96) (1.79:3.45:3.83))
     (IOPATH C Y (3.12:9.65:11.32) (3.68:7.79:8.90))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges_RNO_2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:5.68:6.22) (2.23:4.30:4.78))
     (IOPATH A Y (5.79:10.88:12.78) (3.22:6.56:7.50))
     (PORT B (7.00:12.87:14.07) (5.76:11.12:12.36))
     (IOPATH B Y (6.57:12.33:14.48) (3.86:7.87:9.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Edges\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (6.18:11.91:13.24) (5.95:10.95:11.98))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.59:11.78) (5.41:9.95:10.88))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.72:16.05:17.55) (7.17:13.82:15.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.12:6.01:6.68) (4.02:7.40:8.09))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "OAI1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_SM_CS_RNI2AAE2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:12.84:14.28) (7.99:14.70:16.08))
     (IOPATH A Y (4.43:9.03:10.33) (5.47:10.27:12.06))
     (PORT B (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH B Y (3.81:7.78:8.90) (5.79:10.88:12.78))
     (PORT C (7.89:14.52:15.88) (6.63:12.79:14.22))
     (IOPATH C Y (6.43:12.08:14.18) (6.89:14.05:16.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.33:15.32:16.75) (6.86:13.23:14.70))
     (PORT CLK (5.61:10.82:12.03) (5.53:10.18:11.13))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (13.95:25.67:28.07) (11.74:22.65:25.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.46:10.54:11.72) (5.42:9.97:10.90))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.86:3.59:3.99))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.45:11.62) (5.37:9.87:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (20.36:37.46:40.96) (17.28:33.32:37.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.40:14.28:15.87) (8.93:16.43:17.96))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.85:15.13:16.82) (9.49:17.47:19.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.51:10.63:11.82) (5.45:10.02:10.96))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.08:32.95:36.63) (19.87:36.56:39.97))
     (PORT CLK (6.03:11.64:12.94) (5.84:10.75:11.75))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (10.04:19.37:21.53) (12.27:22.57:24.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.55:4.68:5.12) (1.86:3.59:3.99))
     (PORT CLK (5.77:11.13:12.38) (5.64:10.38:11.35))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (8.89:16.36:17.89) (7.55:14.56:16.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "FIFO4K18")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/FIFO_1\/_FIFOBLOCK\[0\]_\\)
 (DELAY
  (ABSOLUTE
     (PORT WD17 (2.23:4.10:4.48) (1.64:3.17:3.52))
     (PORT WD16 (9.16:16.86:18.44) (7.65:14.75:16.40))
     (PORT WD15 (14.18:26.09:28.53) (11.73:22.62:25.15))
     (PORT WD14 (15.88:29.22:31.95) (13.30:25.65:28.52))
     (PORT WD13 (9.02:16.59:18.14) (7.50:14.45:16.07))
     (PORT WD12 (7.37:13.55:14.82) (6.20:11.96:13.29))
     (PORT WD11 (13.30:24.47:26.76) (10.76:20.75:23.07))
     (PORT WD10 (2.23:4.10:4.48) (1.64:3.17:3.52))
     (PORT WD9 (10.91:20.07:21.95) (8.86:17.09:19.00))
     (PORT WD8 (8.89:16.36:17.89) (7.39:14.26:15.85))
     (PORT WD7 (2.26:4.16:4.54) (1.68:3.24:3.60))
     (PORT WD6 (2.11:3.89:4.25) (1.55:2.99:3.33))
     (PORT WD5 (2.11:3.89:4.25) (1.55:2.99:3.33))
     (PORT WD4 (12.47:22.94:25.08) (10.51:20.27:22.54))
     (PORT WD3 (10.87:19.99:21.86) (8.87:17.11:19.02))
     (PORT WD2 (13.53:24.89:27.21) (11.14:21.48:23.89))
     (PORT WD1 (10.10:18.59:20.33) (8.51:16.42:18.25))
     (PORT WD0 (7.57:13.93:15.23) (6.15:11.86:13.19))
     (PORT WEN (2.06:3.97:4.42) (2.77:5.10:5.57))
     (PORT REN (16.19:29.79:32.57) (14.03:27.06:30.08))
     (PORT WCLK (5.97:11.51:12.80) (5.82:10.72:11.72))
     (IOPATH WCLK FULL (22.94:48.73:57.12) (19.01:40.40:47.35))
     (IOPATH WCLK AFULL (85.96:182.65:214.09) ())
     (IOPATH WCLK AEMPTY () (76.58:162.72:190.73))
     (PORT RCLK (5.91:11.40:12.67) (5.76:10.60:11.59))
     (IOPATH RCLK RD0 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD1 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD2 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD3 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD4 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD5 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD6 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD7 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD8 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD9 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD10 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD11 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD12 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD13 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD14 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD15 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD16 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK RD17 (29.70:63.11:73.98) (29.30:62.26:72.97))
     (IOPATH RCLK EMPTY (24.18:51.37:60.21) (19.07:40.52:47.49))
     (IOPATH RCLK AEMPTY (89.03:189.17:221.73) ())
     (IOPATH RCLK AFULL () (78.14:166.04:194.62))
     (PORT RESET (5.90:12.37:13.75) (6.19:12.37:13.52))
     (IOPATH RESET RD0 () (13.69:29.10:34.11))
     (IOPATH RESET RD1 () (13.69:29.10:34.11))
     (IOPATH RESET RD2 () (13.69:29.10:34.11))
     (IOPATH RESET RD3 () (13.69:29.10:34.11))
     (IOPATH RESET RD4 () (13.69:29.10:34.11))
     (IOPATH RESET RD5 () (13.69:29.10:34.11))
     (IOPATH RESET RD6 () (13.69:29.10:34.11))
     (IOPATH RESET RD7 () (13.69:29.10:34.11))
     (IOPATH RESET RD8 () (13.69:29.10:34.11))
     (IOPATH RESET RD9 () (13.69:29.10:34.11))
     (IOPATH RESET RD10 () (13.69:29.10:34.11))
     (IOPATH RESET RD11 () (13.69:29.10:34.11))
     (IOPATH RESET RD12 () (13.69:29.10:34.11))
     (IOPATH RESET RD13 () (13.69:29.10:34.11))
     (IOPATH RESET RD14 () (13.69:29.10:34.11))
     (IOPATH RESET RD15 () (13.69:29.10:34.11))
     (IOPATH RESET RD16 () (13.69:29.10:34.11))
     (IOPATH RESET RD17 () (13.69:29.10:34.11))
     (IOPATH RESET FULL () (13.25:28.16:33.01))
     (IOPATH RESET AFULL () (72.33:153.68:180.13))
     (IOPATH RESET EMPTY (23.82:50.61:59.32) ())
     (IOPATH RESET AEMPTY (88.11:187.21:219.44) ())
  )
 )
 (TIMINGCHECK 
     (HOLD (posedge WD17) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD17) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD17) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD17) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD16) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD16) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD16) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD16) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD15) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD15) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD15) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD15) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD14) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD14) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD14) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD14) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD13) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD13) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD13) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD13) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD12) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD12) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD12) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD12) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD11) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD11) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD11) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD11) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD10) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD10) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD10) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD10) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD9) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD9) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD9) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD9) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD8) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD8) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD8) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD8) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD7) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD7) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD7) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD7) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD6) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD6) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD6) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD6) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD5) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD5) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD5) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD5) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD4) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD4) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD4) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD4) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD3) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD3) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD3) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD3) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD2) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD2) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD2) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD2) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD1) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD1) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD1) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD1) (posedge WCLK) (4.30:9.17:10.92))
     (HOLD (posedge WD0) (posedge WCLK) (1.13:2.41:2.82))
     (HOLD (negedge WD0) (posedge WCLK) (1.13:2.41:2.87))
     (SETUP (posedge WD0) (posedge WCLK) (4.76:10.12:11.86))
     (SETUP (negedge WD0) (posedge WCLK) (4.30:9.17:10.92))
     (SETUP (posedge WEN) (posedge WCLK) (8.16:17.41:20.74))
     (SETUP (negedge WEN) (posedge WCLK) (4.83:10.27:12.04))
     (HOLD (posedge WEN) (posedge WCLK) (1.04:2.21:2.63))
     (HOLD (negedge WEN) (posedge WCLK) (1.04:2.21:2.59))
     (SETUP (posedge REN) (posedge RCLK) (13.35:28.37:33.25))
     (SETUP (negedge REN) (posedge RCLK) (6.41:13.68:16.30))
     (HOLD (posedge REN) (posedge RCLK) (0.56:1.18:1.38))
     (HOLD (negedge REN) (posedge RCLK) (0.55:1.18:1.41))
     (WIDTH (posedge WCLK) (21.89:46.51:54.52))
     (WIDTH (negedge WCLK) (21.57:46.51:54.52))
     (WIDTH (posedge RCLK) (21.89:46.51:54.52))
     (WIDTH (negedge RCLK) (21.57:46.51:54.52))
     (WIDTH (negedge RESET) (4.76:10.10:11.84))
     (RECOVERY (posedge RESET) (posedge WCLK) (21.55:46.00:54.80))
     (HOLD (posedge RESET) (posedge WCLK) (4.03:8.60:10.24))
     (RECOVERY (posedge RESET) (posedge RCLK) (21.55:46.00:54.80))
     (HOLD (posedge RESET) (posedge RCLK) (4.03:8.60:10.24))
 )
 )
 (CELL
 (CELLTYPE "DFN1P1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Bit_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.41:10.43:11.59) (5.38:9.90:10.82))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.94:11.46:12.74) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT PRE (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH PRE Q (2.14:4.36:4.98) ())
     (PORT E (2.66:5.14:5.71) (3.70:6.80:7.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge PRE) (2.34:4.58:4.58))
     (RECOVERY (negedge PRE) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.69:19.67:21.50) (8.74:16.85:18.73))
     (PORT CLK (5.61:10.82:12.03) (5.53:10.18:11.13))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (13.95:25.67:28.07) (11.74:22.65:25.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.81:14.37:15.71) (6.36:12.27:13.64))
     (PORT CLK (5.51:10.62:11.80) (5.45:10.03:10.97))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (11.46:21.09:23.06) (9.52:18.35:20.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_DV\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.85:11.29:12.55) (6.63:12.21:13.35))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.49:10.60:11.78) (5.45:10.03:10.96))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_SPI_Clk_Edges\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.59:10.79:11.99) (5.51:10.13:11.08))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.38:10.38:11.54) (5.33:9.80:10.72))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (2.40:4.42:4.83) (1.75:3.37:3.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.36:14.19:15.78) (9.44:17.37:19.00))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (9.45:18.23:20.27) (11.27:20.74:22.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_13\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.24:4.32:4.80) (3.10:5.71:6.25))
     (IOPATH A Y (5.09:9.57:11.23) (5.08:10.37:11.86))
     (PORT B (7.22:13.93:15.49) (8.83:16.25:17.76))
     (IOPATH B Y (6.40:12.03:14.12) (6.36:12.97:14.84))
     (PORT C (1.40:2.71:3.01) (1.87:3.45:3.77))
     (IOPATH C Y (5.82:10.93:12.83) (6.74:13.75:15.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.68:19.64:21.48) (8.39:16.17:17.98))
     (PORT CLK (6.03:11.64:12.94) (5.85:10.75:11.76))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.45:10.02:10.96))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (7.78:14.31:15.64) (6.88:13.27:14.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI_RNO_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH A Y (5.12:10.44:11.94) (4.67:8.78:10.30))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (5.75:11.73:13.42) (4.92:9.25:10.86))
     (PORT S (8.42:16.24:18.05) (10.25:18.86:20.62))
     (IOPATH S Y (5.32:13.36:15.68) (5.72:11.67:13.35))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_TX_Byte\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.96:11.50:12.79) (5.80:10.68:11.67))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.43:10.47:11.64) (5.37:9.88:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (12.00:23.14:25.72) (14.14:26.01:28.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count_RNI9NAT\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:5.68:6.22) (2.23:4.30:4.78))
     (IOPATH A Y (3.46:7.05:8.06) (5.07:9.53:11.18))
     (PORT B (1.82:3.51:3.90) (2.51:4.62:5.05))
     (IOPATH B Y (5.48:10.29:12.08) (5.84:11.92:13.64))
     (PORT C (3.89:7.15:7.82) (2.80:5.41:6.01))
     (IOPATH C Y (6.14:12.52:14.32) (8.46:15.89:18.66))
  )
 )
 )
 (CELL
 (CELLTYPE "DFI1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_WE\\)
 (DELAY
  (ABSOLUTE
     (PORT D (19.86:36.54:39.96) (17.10:32.98:36.66))
     (PORT CLK (5.90:11.37:12.64) (5.74:10.57:11.55))
     (IOPATH CLK QN (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.25:12.05:13.40) (5.98:11.01:12.03))
     (IOPATH CLR QN (2.14:4.36:4.98) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/int_FIFO_RE\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:16.26:17.77) (7.51:14.49:16.11))
     (PORT CLK (5.43:10.46:11.63) (5.38:9.90:10.83))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.58:10.75:11.96) (5.51:10.15:11.09))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.85:15.14:16.83) (9.20:16.94:18.52))
     (IOPATH A Y (4.16:10.26:12.05) (4.08:9.79:11.20))
     (PORT B (3.26:6.00:6.56) (2.37:4.57:5.08))
     (IOPATH B Y (5.91:19.98:23.45) (5.44:12.41:14.19))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Bit_Count_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.86:3.59:3.99) (2.57:4.74:5.18))
     (IOPATH A Y (5.51:14.78:17.35) (5.40:11.92:13.63))
     (PORT B (1.81:3.48:3.87) (2.49:4.58:5.01))
     (IOPATH B Y (5.21:14.51:17.03) (7.24:15.99:18.29))
     (PORT C (2.43:4.48:4.89) (1.77:3.42:3.80))
     (IOPATH C Y (4.54:8.52:10.00) (4.91:10.01:11.45))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.90:17.17:19.09) (10.74:19.77:21.61))
     (IOPATH A Y (7.49:14.06:16.51) (5.28:10.77:12.32))
     (PORT B (2.55:4.68:5.12) (1.86:3.59:3.99))
     (IOPATH B Y (5.94:12.11:13.85) (5.15:9.68:11.36))
     (PORT S (1.75:3.37:3.75) (2.40:4.42:4.83))
     (IOPATH S Y (4.20:10.04:11.78) (4.36:9.70:11.09))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.65:12.83:14.27) (8.25:15.18:16.60))
     (IOPATH A Y (6.45:17.51:20.55) (8.32:21.59:24.69))
     (PORT B (1.87:3.45:3.77) (1.40:2.71:3.01))
     (IOPATH B Y (6.54:19.73:23.16) (5.62:13.82:15.81))
     (PORT C (4.18:7.69:8.41) (3.23:6.22:6.92))
     (IOPATH C Y (3.74:11.40:13.39) (4.19:8.56:9.79))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.48:6.71:7.46) (4.58:8.43:9.22))
     (PORT CLK (6.30:12.14:13.50) (6.05:11.14:12.18))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNIAPGU1_12\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.81:17.00:18.90) (10.72:19.71:21.56))
     (IOPATH A Y (5.31:9.97:11.71) (5.25:10.72:12.26))
     (PORT B (8.23:15.88:17.66) (9.94:18.29:20.00))
     (IOPATH B Y (6.01:11.29:13.25) (6.15:12.55:14.35))
     (PORT C (5.96:11.50:12.79) (7.16:13.17:14.40))
     (IOPATH C Y (6.00:11.27:13.23) (6.83:13.94:15.94))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNINE8V_2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:4.66:5.18) (3.35:6.16:6.73))
     (IOPATH A Y (5.25:9.87:11.58) (5.44:11.10:12.69))
     (PORT B (3.26:6.30:7.00) (4.58:8.42:9.21))
     (IOPATH B Y (6.92:13.01:15.27) (6.99:14.26:16.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_DV_RNI9N4J2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.63:4.83:5.29) (1.92:3.71:4.12))
     (IOPATH A Y (4.81:9.03:10.60) (4.96:10.12:11.57))
     (PORT B (2.47:4.77:5.30) (3.43:6.31:6.90))
     (IOPATH B Y (5.98:11.23:13.18) (6.08:12.41:14.19))
     (PORT C (8.96:16.48:18.02) (7.68:14.80:16.46))
     (IOPATH C Y (4.76:9.71:11.11) (7.05:13.24:15.54))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE \\o_STM32_SPI_Clk_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (17.33:26.46:31.04) (14.27:28.77:35.00))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (10.54:26.46:31.04) (11.16:28.77:33.74))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (75.76:75.76:75.76))
     (WIDTH (negedge D) (75.76:75.76:75.76))
     (WIDTH (posedge E) (75.76:75.76:75.76))
     (WIDTH (negedge E) (75.76:75.76:75.76))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/counter_RNO\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.81:12.54:13.71) (6.17:11.90:13.23))
     (IOPATH A Y (2.56:8.09:9.50) (3.27:7.25:8.30))
     (PORT B (2.66:4.90:5.35) (1.93:3.72:4.14))
     (IOPATH B Y (5.70:19.41:22.78) (5.19:12.09:13.82))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.89:15.21:16.91) (9.38:17.26:18.88))
     (PORT CLK (5.93:11.44:12.72) (5.79:10.65:11.65))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.56:10.71:11.91) (5.48:10.09:11.03))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (13.73:26.48:29.44) (16.33:30.04:32.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/r_Trailing_Edge_RNID05K\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.94:7.25:7.92) (3.04:5.86:6.52))
     (IOPATH A Y (4.84:9.88:11.29) (6.01:11.29:13.25))
     (PORT B (9.66:18.63:20.72) (10.97:20.19:22.08))
     (IOPATH B Y (4.85:9.12:10.70) (5.87:11.97:13.69))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.88:13.27:14.76) (8.24:15.16:16.57))
     (PORT CLK (5.89:11.37:12.64) (5.75:10.58:11.57))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.48:10.57:11.75) (5.40:9.94:10.87))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (13.63:26.29:29.23) (16.21:29.82:32.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/r_TX_Count_RNI2KNA2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:4.28:4.76) (3.08:5.66:6.19))
     (IOPATH A Y (3.45:7.04:8.06) (5.07:9.52:11.17))
     (PORT B (2.51:4.62:5.05) (1.82:3.51:3.90))
     (IOPATH B Y (5.52:11.25:12.87) (7.48:14.06:16.51))
     (PORT C (16.08:31.02:34.49) (18.55:34.12:37.31))
     (IOPATH C Y (5.89:11.07:13.00) (6.79:13.85:15.84))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE \\Controller_Headstage_1\/counter_RNI3LNV2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (4.88:9.96:11.39) (4.06:7.64:8.96))
     (PORT B (1.89:3.48:3.80) (1.40:2.71:3.01))
     (IOPATH B Y (5.84:11.92:13.63) (4.92:9.24:10.84))
     (PORT C (14.41:26.50:28.98) (12.20:23.52:26.15))
     (IOPATH C Y (7.37:15.04:17.20) (6.34:11.91:13.99))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/counter\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.30:18.94:20.71) (8.46:16.32:18.15))
     (PORT CLK (6.28:12.10:13.46) (6.03:11.10:12.14))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.32:10.26:11.41) (5.29:9.73:10.64))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (13.15:24.19:26.45) (10.93:21.08:23.43))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_TX_Byte\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.97:15.37:17.09) (9.65:17.75:19.41))
     (PORT CLK (6.01:11.60:12.90) (5.83:10.72:11.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.37:10.37:11.52) (5.32:9.79:10.70))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.17:11.90:13.23) (7.36:13.53:14.80))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.21:9.78:11.48))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3C")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNI2ML1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:6.92:7.57) (2.70:5.20:5.78))
     (IOPATH A Y (5.49:10.31:12.11) (5.26:10.73:12.27))
     (PORT B (3.23:5.94:6.49) (2.32:4.48:4.98))
     (IOPATH B Y (5.87:11.02:12.94) (6.03:12.30:14.06))
     (PORT C (2.49:4.58:5.01) (1.81:3.48:3.87))
     (IOPATH C Y (6.10:11.45:13.45) (6.87:14.01:16.02))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_TX_Ready\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.39:2.68:2.98) (1.87:3.45:3.77))
     (PORT CLK (5.44:10.49:11.67) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.48:10.08:11.02))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/int_FIFO_DATA\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.64:4.85:5.31) (1.93:3.72:4.14))
     (PORT CLK (5.93:11.43:12.71) (5.78:10.64:11.63))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (6.07:11.70:13.01) (5.81:10.68:11.68))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (25.53:46.98:51.37) (21.88:42.20:46.92))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE \\Controller_Headstage_1\/int_RHD64_TX_Byte\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.89:14.52:15.88) (6.50:12.54:13.95))
     (PORT CLK (6.30:12.14:13.50) (6.05:11.14:12.18))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (15.48:28.48:31.14) (12.92:24.92:27.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.71:11.01:12.24) (5.61:10.32:11.28))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.42:10.45:11.62) (5.37:9.87:10.80))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (17.05:31.37:34.30) (14.34:27.66:30.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Rising_RNO\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (25.58:49.33:54.84) (30.10:55.38:60.56))
     (IOPATH A Y (8.12:15.26:17.91) (5.62:11.47:13.11))
     (PORT B (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (6.54:12.62:14.03) (8.31:15.30:16.72))
     (IOPATH S Y (6.31:16.31:19.15) (6.57:13.85:16.26))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/counter_RNI7I3H\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:3.27:3.58) (1.33:2.56:2.85))
     (IOPATH A Y (4.09:8.35:9.55) (5.00:9.39:11.03))
     (PORT B (9.96:18.33:20.04) (7.77:14.98:16.65))
     (IOPATH B Y (7.07:14.42:16.49) (9.71:18.25:21.42))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_CS_Inactive_Count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.44:10.49:11.66) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.28:10.17:11.31) (5.25:9.67:10.57))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (6.48:11.91:13.03) (5.51:10.62:11.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_Byte\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.45:33.66:37.42) (20.34:37.42:40.92))
     (PORT CLK (5.63:10.86:12.08) (5.55:10.21:11.16))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (4.28:8.25:9.17) (5.15:9.47:10.35))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_Leading_Edge_RNIM0RA\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.98:12.84:14.04) (5.83:11.25:12.50))
     (IOPATH A Y (3.32:6.78:7.75) (5.22:9.81:11.51))
     (PORT B (9.91:18.23:19.93) (8.43:16.26:18.08))
     (IOPATH B Y (4.12:8.41:9.62) (6.46:12.13:14.24))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:6.92:7.57) (2.70:5.20:5.78))
     (IOPATH A Y (3.58:10.97:12.88) (4.05:8.27:9.46))
     (PORT B (11.39:20.96:22.92) (9.31:17.96:19.97))
     (IOPATH B Y (6.91:22.73:26.68) (6.79:14.17:16.21))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.08:31.00:34.47) (20.37:37.48:40.98))
     (IOPATH A Y (14.58:27.40:32.17) (8.96:18.28:20.91))
     (PORT B (2.55:4.68:5.12) (1.84:3.55:3.94))
     (IOPATH B Y (5.94:12.11:13.85) (5.14:9.66:11.34))
     (PORT S (1.44:2.77:3.08) (1.95:3.58:3.92))
     (IOPATH S Y (4.04:9.56:11.22) (4.16:9.46:10.81))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE \\Controller_Headstage_1\/int_STM32_TX_DV\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.02:3.71:4.06) (1.51:2.92:3.24))
     (PORT CLK (5.44:10.49:11.67) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT E (5.29:10.20:11.34) (5.28:9.71:10.62))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/io_RX_Byte_Falling\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.56:10.72:11.92) (5.48:10.09:11.03))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.41:10.44:11.61) (5.36:9.87:10.79))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (15.24:28.04:30.66) (12.92:24.91:27.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.21:9.78:11.48))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (4.06:8.28:9.47))
     (SETUP (negedge E) (posedge CLK) (5.84:10.98:12.89))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_TX_Count_RNIDB9G\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.80:7.00:7.65) (2.72:5.25:5.83))
     (IOPATH A Y (6.18:11.62:13.64) (3.40:6.94:7.93))
     (PORT B (14.74:27.11:29.65) (12.16:23.45:26.07))
     (IOPATH B Y (8.73:16.41:19.26) (5.10:10.41:11.91))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/SPI_Master_1\/o_SPI_MOSI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.40:2.71:3.01) (1.87:3.45:3.77))
     (PORT CLK (5.43:10.47:11.64) (5.40:9.93:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.35:10.32:11.47) (5.32:9.79:10.70))
     (IOPATH CLR Q () (3.72:7.58:8.67))
     (PORT E (1.33:2.56:2.85) (1.78:3.27:3.58))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.05:9.48:11.13))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge E) (posedge CLK) (5.84:10.98:12.89))
     (SETUP (negedge E) (posedge CLK) (4.06:8.28:9.47))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_RX_Bit_Count_RNO_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:5.52:6.14) (3.98:7.33:8.01))
     (IOPATH A Y (4.55:8.54:10.03) (3.94:8.04:9.19))
     (PORT B (3.26:6.30:7.00) (4.58:8.42:9.21))
     (IOPATH B Y (6.93:13.02:15.28) (6.79:13.86:15.85))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE \\Controller_Headstage_1\/state\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.63:5.07:5.64) (3.41:6.28:6.86))
     (PORT CLK (5.37:10.35:11.51) (5.33:9.81:10.73))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (5.30:9.96:11.69))
     (SETUP (negedge D) (posedge CLK) (4.76:9.72:11.12))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/SPI_Master_CS_STM32\/r_SM_CS\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.39:2.68:2.98))
     (PORT CLK (5.44:10.49:11.67) (5.39:9.92:10.85))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.54:10.68:11.87) (5.48:10.08:11.02))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE \\o_STM32_SPI_CS_n_pad\/U0\/U0\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (17.33:26.46:31.04) (14.27:28.77:35.00))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (10.54:26.46:31.04) (11.16:28.77:33.74))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (75.76:75.76:75.76))
     (WIDTH (negedge D) (75.76:75.76:75.76))
     (WIDTH (posedge E) (75.76:75.76:75.76))
     (WIDTH (negedge E) (75.76:75.76:75.76))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE \\Controller_Headstage_1\/Controller_RHD64_1\/SPI_Master_CS_1\/SPI_Master_1\/r_SPI_Clk_Count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.87:3.45:3.77) (1.40:2.71:3.01))
     (PORT CLK (5.86:11.30:12.56) (5.72:10.53:11.51))
     (IOPATH CLK Q (4.49:9.17:10.49) (6.88:14.04:16.06))
     (PORT CLR (5.57:10.74:11.94) (5.51:10.13:11.08))
     (IOPATH CLR Q () (3.72:7.58:8.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.76:9.72:11.12))
     (SETUP (negedge D) (posedge CLK) (5.30:9.96:11.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.86:9.52:9.52))
     (WIDTH (negedge CLK) (4.86:9.52:9.52))
     (WIDTH (posedge CLR) (2.34:4.58:4.58))
     (RECOVERY (negedge CLR) (posedge CLK) (1.09:2.05:2.41))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
)
