
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rS,rA,rB,49}                       Premise(F2)
	S3= ICache[addr]={31,rS,rA,rB,49}                           Premise(F3)
	S4= GPRegs[rS]=a                                            Premise(F4)
	S5= GPRegs[rB]=b                                            Premise(F5)
	S6= XER[SO]=so                                              Premise(F6)

IF	S7= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S8= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S9= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S10= PC.Out=addr                                            PC-Out(S1)
	S11= XER.SOOut=so                                           XER-SO-Out(S6)
	S12= PIDReg.Out=>IMMU.PID                                   Premise(F7)
	S13= IMMU.PID=pid                                           Path(S7,S12)
	S14= PC.Out=>IMMU.IEA                                       Premise(F8)
	S15= IMMU.IEA=addr                                          Path(S10,S14)
	S16= IMMU.Addr={pid,addr}                                   IMMU-Search(S13,S15)
	S17= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S13,S15)
	S18= IMMU.Addr=>IAddrReg.In                                 Premise(F9)
	S19= IAddrReg.In={pid,addr}                                 Path(S16,S18)
	S20= IMMU.Hit=>IMMUHitReg.In                                Premise(F10)
	S21= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S17,S20)
	S22= PC.Out=>ICache.IEA                                     Premise(F11)
	S23= ICache.IEA=addr                                        Path(S10,S22)
	S24= ICache.Hit=ICacheHit(addr)                             ICache-Search(S23)
	S25= ICache.Out={31,rS,rA,rB,49}                            ICache-Search(S23,S3)
	S26= ICache.Out=>ICacheReg.In                               Premise(F12)
	S27= ICacheReg.In={31,rS,rA,rB,49}                          Path(S25,S26)
	S28= ICache.Hit=>ICacheHitReg.In                            Premise(F13)
	S29= ICacheHitReg.In=ICacheHit(addr)                        Path(S24,S28)
	S30= IMMUHitReg.Out=>CU.IMemHit                             Premise(F14)
	S31= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F15)
	S32= IAddrReg.Out=>IMem.RAddr                               Premise(F16)
	S33= IMem.Out=>IRMux.MemData                                Premise(F17)
	S34= ICacheReg.Out=>IRMux.CacheData                         Premise(F18)
	S35= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F19)
	S36= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F20)
	S37= IRMux.Out=>IR.In                                       Premise(F21)
	S38= IMem.MEM8WordOut=>ICache.WData                         Premise(F22)
	S39= PC.Out=>ICache.IEA                                     Premise(F23)
	S40= IR.Out0_5=>CU.Op                                       Premise(F24)
	S41= IR.Out6_10=>GPRegs.RReg1                               Premise(F25)
	S42= IR.Out16_20=>GPRegs.RReg2                              Premise(F26)
	S43= IR.Out21_31=>CU.IRFunc                                 Premise(F27)
	S44= GPRegs.Rdata1=>A.In                                    Premise(F28)
	S45= GPRegs.Rdata2=>B.In                                    Premise(F29)
	S46= A.Out=>SU.Data                                         Premise(F30)
	S47= B.Out26_31=>SU.Shamt                                   Premise(F31)
	S48= CU.Func=>SU.Func                                       Premise(F32)
	S49= SU.Out=>ALUOut.In                                      Premise(F33)
	S50= SU.CMP=>DataCmb.A                                      Premise(F34)
	S51= XER.SOOut=>DataCmb.B                                   Premise(F35)
	S52= DataCmb.B=so                                           Path(S11,S51)
	S53= DataCmb.Out=>DR4bit.In                                 Premise(F36)
	S54= IR.Out11_15=>GPRegs.WReg                               Premise(F37)
	S55= ALUOut.Out=>GPRegs.WData                               Premise(F38)
	S56= DR4bit.Out=>CRRegs.CR0In                               Premise(F39)
	S57= CtrlPIDReg=0                                           Premise(F40)
	S58= [PIDReg]=pid                                           PIDReg-Hold(S0,S57)
	S59= CtrlIMMU=0                                             Premise(F41)
	S60= CtrlPC=0                                               Premise(F42)
	S61= CtrlPCInc=0                                            Premise(F43)
	S62= PC[Out]=addr                                           PC-Hold(S1,S60,S61)
	S63= CtrlIAddrReg=1                                         Premise(F44)
	S64= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S19,S63)
	S65= CtrlIMMUHitReg=1                                       Premise(F45)
	S66= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S21,S65)
	S67= CtrlICache=0                                           Premise(F46)
	S68= ICache[addr]={31,rS,rA,rB,49}                          ICache-Hold(S3,S67)
	S69= CtrlICacheReg=1                                        Premise(F47)
	S70= [ICacheReg]={31,rS,rA,rB,49}                           ICacheReg-Write(S27,S69)
	S71= CtrlICacheHitReg=1                                     Premise(F48)
	S72= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S29,S71)
	S73= CtrlIMem=0                                             Premise(F49)
	S74= IMem[{pid,addr}]={31,rS,rA,rB,49}                      IMem-Hold(S2,S73)
	S75= CtrlIRMux=0                                            Premise(F50)
	S76= CtrlIR=0                                               Premise(F51)
	S77= CtrlGPRegs=0                                           Premise(F52)
	S78= GPRegs[rS]=a                                           GPRegs-Hold(S4,S77)
	S79= GPRegs[rB]=b                                           GPRegs-Hold(S5,S77)
	S80= CtrlA=0                                                Premise(F53)
	S81= CtrlB=0                                                Premise(F54)
	S82= CtrlALUOut=0                                           Premise(F55)
	S83= CtrlXERSO=0                                            Premise(F56)
	S84= XER[SO]=so                                             XER-SO-Hold(S6,S83)
	S85= CtrlXEROV=0                                            Premise(F57)
	S86= CtrlXERCA=0                                            Premise(F58)
	S87= CtrlDR4bit=0                                           Premise(F59)
	S88= CtrlCRRegs=0                                           Premise(F60)
	S89= CtrlCRRegsCR0=0                                        Premise(F61)
	S90= CtrlCRRegsW4bitRegs=0                                  Premise(F62)
	S91= CtrlCRRegsW1bitRegs=0                                  Premise(F63)

IMMU	S92= PIDReg.Out=pid                                         PIDReg-Out(S58)
	S93= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S58)
	S94= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S58)
	S95= PC.Out=addr                                            PC-Out(S62)
	S96= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S64)
	S97= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S64)
	S98= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S64)
	S99= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S66)
	S100= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S66)
	S101= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S66)
	S102= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S70)
	S103= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S70)
	S104= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S70)
	S105= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S72)
	S106= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S72)
	S107= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S72)
	S108= XER.SOOut=so                                          XER-SO-Out(S84)
	S109= PIDReg.Out=>IMMU.PID                                  Premise(F64)
	S110= IMMU.PID=pid                                          Path(S92,S109)
	S111= PC.Out=>IMMU.IEA                                      Premise(F65)
	S112= IMMU.IEA=addr                                         Path(S95,S111)
	S113= IMMU.Addr={pid,addr}                                  IMMU-Search(S110,S112)
	S114= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S110,S112)
	S115= IMMU.Addr=>IAddrReg.In                                Premise(F66)
	S116= IAddrReg.In={pid,addr}                                Path(S113,S115)
	S117= IMMU.Hit=>IMMUHitReg.In                               Premise(F67)
	S118= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S114,S117)
	S119= PC.Out=>ICache.IEA                                    Premise(F68)
	S120= ICache.IEA=addr                                       Path(S95,S119)
	S121= ICache.Hit=ICacheHit(addr)                            ICache-Search(S120)
	S122= ICache.Out={31,rS,rA,rB,49}                           ICache-Search(S120,S68)
	S123= ICache.Out=>ICacheReg.In                              Premise(F69)
	S124= ICacheReg.In={31,rS,rA,rB,49}                         Path(S122,S123)
	S125= ICache.Hit=>ICacheHitReg.In                           Premise(F70)
	S126= ICacheHitReg.In=ICacheHit(addr)                       Path(S121,S125)
	S127= IMMUHitReg.Out=>CU.IMemHit                            Premise(F71)
	S128= CU.IMemHit=IMMUHit(pid,addr)                          Path(S99,S127)
	S129= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F72)
	S130= CU.ICacheHit=ICacheHit(addr)                          Path(S105,S129)
	S131= IAddrReg.Out=>IMem.RAddr                              Premise(F73)
	S132= IMem.RAddr={pid,addr}                                 Path(S96,S131)
	S133= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S132,S74)
	S134= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S132,S74)
	S135= IMem.Out=>IRMux.MemData                               Premise(F74)
	S136= IRMux.MemData={31,rS,rA,rB,49}                        Path(S133,S135)
	S137= ICacheReg.Out=>IRMux.CacheData                        Premise(F75)
	S138= IRMux.CacheData={31,rS,rA,rB,49}                      Path(S102,S137)
	S139= IRMux.Out={31,rS,rA,rB,49}                            IRMux-Select(S136,S138)
	S140= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F76)
	S141= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S99,S140)
	S142= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F77)
	S143= IRMux.CacheSel=ICacheHit(addr)                        Path(S105,S142)
	S144= IRMux.Out=>IR.In                                      Premise(F78)
	S145= IR.In={31,rS,rA,rB,49}                                Path(S139,S144)
	S146= IMem.MEM8WordOut=>ICache.WData                        Premise(F79)
	S147= ICache.WData=IMemGet8Word({pid,addr})                 Path(S134,S146)
	S148= PC.Out=>ICache.IEA                                    Premise(F80)
	S149= IR.Out0_5=>CU.Op                                      Premise(F81)
	S150= IR.Out6_10=>GPRegs.RReg1                              Premise(F82)
	S151= IR.Out16_20=>GPRegs.RReg2                             Premise(F83)
	S152= IR.Out21_31=>CU.IRFunc                                Premise(F84)
	S153= GPRegs.Rdata1=>A.In                                   Premise(F85)
	S154= GPRegs.Rdata2=>B.In                                   Premise(F86)
	S155= A.Out=>SU.Data                                        Premise(F87)
	S156= B.Out26_31=>SU.Shamt                                  Premise(F88)
	S157= CU.Func=>SU.Func                                      Premise(F89)
	S158= SU.Out=>ALUOut.In                                     Premise(F90)
	S159= SU.CMP=>DataCmb.A                                     Premise(F91)
	S160= XER.SOOut=>DataCmb.B                                  Premise(F92)
	S161= DataCmb.B=so                                          Path(S108,S160)
	S162= DataCmb.Out=>DR4bit.In                                Premise(F93)
	S163= IR.Out11_15=>GPRegs.WReg                              Premise(F94)
	S164= ALUOut.Out=>GPRegs.WData                              Premise(F95)
	S165= DR4bit.Out=>CRRegs.CR0In                              Premise(F96)
	S166= CtrlPIDReg=0                                          Premise(F97)
	S167= [PIDReg]=pid                                          PIDReg-Hold(S58,S166)
	S168= CtrlIMMU=0                                            Premise(F98)
	S169= CtrlPC=0                                              Premise(F99)
	S170= CtrlPCInc=1                                           Premise(F100)
	S171= PC[Out]=addr+4                                        PC-Inc(S62,S169,S170)
	S172= PC[CIA]=addr                                          PC-Inc(S62,S169,S170)
	S173= CtrlIAddrReg=0                                        Premise(F101)
	S174= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S64,S173)
	S175= CtrlIMMUHitReg=0                                      Premise(F102)
	S176= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S66,S175)
	S177= CtrlICache=0                                          Premise(F103)
	S178= ICache[addr]={31,rS,rA,rB,49}                         ICache-Hold(S68,S177)
	S179= CtrlICacheReg=0                                       Premise(F104)
	S180= [ICacheReg]={31,rS,rA,rB,49}                          ICacheReg-Hold(S70,S179)
	S181= CtrlICacheHitReg=0                                    Premise(F105)
	S182= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S72,S181)
	S183= CtrlIMem=0                                            Premise(F106)
	S184= IMem[{pid,addr}]={31,rS,rA,rB,49}                     IMem-Hold(S74,S183)
	S185= CtrlIRMux=0                                           Premise(F107)
	S186= CtrlIR=1                                              Premise(F108)
	S187= [IR]={31,rS,rA,rB,49}                                 IR-Write(S145,S186)
	S188= CtrlGPRegs=0                                          Premise(F109)
	S189= GPRegs[rS]=a                                          GPRegs-Hold(S78,S188)
	S190= GPRegs[rB]=b                                          GPRegs-Hold(S79,S188)
	S191= CtrlA=0                                               Premise(F110)
	S192= CtrlB=0                                               Premise(F111)
	S193= CtrlALUOut=0                                          Premise(F112)
	S194= CtrlXERSO=0                                           Premise(F113)
	S195= XER[SO]=so                                            XER-SO-Hold(S84,S194)
	S196= CtrlXEROV=0                                           Premise(F114)
	S197= CtrlXERCA=0                                           Premise(F115)
	S198= CtrlDR4bit=0                                          Premise(F116)
	S199= CtrlCRRegs=0                                          Premise(F117)
	S200= CtrlCRRegsCR0=0                                       Premise(F118)
	S201= CtrlCRRegsW4bitRegs=0                                 Premise(F119)
	S202= CtrlCRRegsW1bitRegs=0                                 Premise(F120)

ID	S203= PIDReg.Out=pid                                        PIDReg-Out(S167)
	S204= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S167)
	S205= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S167)
	S206= PC.Out=addr+4                                         PC-Out(S171)
	S207= PC.CIA=addr                                           PC-Out(S172)
	S208= PC.CIA31_28=addr[31:28]                               PC-Out(S172)
	S209= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S174)
	S210= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S174)
	S211= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S174)
	S212= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S176)
	S213= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S176)
	S214= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S176)
	S215= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S180)
	S216= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S180)
	S217= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S180)
	S218= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S182)
	S219= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S182)
	S220= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S182)
	S221= IR.Out0_5=31                                          IR-Out(S187)
	S222= IR.Out6_10=rS                                         IR-Out(S187)
	S223= IR.Out11_15=rA                                        IR-Out(S187)
	S224= IR.Out16_20=rB                                        IR-Out(S187)
	S225= IR.Out21_31=49                                        IR-Out(S187)
	S226= XER.SOOut=so                                          XER-SO-Out(S195)
	S227= PIDReg.Out=>IMMU.PID                                  Premise(F121)
	S228= IMMU.PID=pid                                          Path(S203,S227)
	S229= PC.Out=>IMMU.IEA                                      Premise(F122)
	S230= IMMU.IEA=addr+4                                       Path(S206,S229)
	S231= IMMU.Addr={pid,addr+4}                                IMMU-Search(S228,S230)
	S232= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S228,S230)
	S233= IMMU.Addr=>IAddrReg.In                                Premise(F123)
	S234= IAddrReg.In={pid,addr+4}                              Path(S231,S233)
	S235= IMMU.Hit=>IMMUHitReg.In                               Premise(F124)
	S236= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S232,S235)
	S237= PC.Out=>ICache.IEA                                    Premise(F125)
	S238= ICache.IEA=addr+4                                     Path(S206,S237)
	S239= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S238)
	S240= ICache.Out=>ICacheReg.In                              Premise(F126)
	S241= ICache.Hit=>ICacheHitReg.In                           Premise(F127)
	S242= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S239,S241)
	S243= IMMUHitReg.Out=>CU.IMemHit                            Premise(F128)
	S244= CU.IMemHit=IMMUHit(pid,addr)                          Path(S212,S243)
	S245= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F129)
	S246= CU.ICacheHit=ICacheHit(addr)                          Path(S218,S245)
	S247= IAddrReg.Out=>IMem.RAddr                              Premise(F130)
	S248= IMem.RAddr={pid,addr}                                 Path(S209,S247)
	S249= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S248,S184)
	S250= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S248,S184)
	S251= IMem.Out=>IRMux.MemData                               Premise(F131)
	S252= IRMux.MemData={31,rS,rA,rB,49}                        Path(S249,S251)
	S253= ICacheReg.Out=>IRMux.CacheData                        Premise(F132)
	S254= IRMux.CacheData={31,rS,rA,rB,49}                      Path(S215,S253)
	S255= IRMux.Out={31,rS,rA,rB,49}                            IRMux-Select(S252,S254)
	S256= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F133)
	S257= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S212,S256)
	S258= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F134)
	S259= IRMux.CacheSel=ICacheHit(addr)                        Path(S218,S258)
	S260= IRMux.Out=>IR.In                                      Premise(F135)
	S261= IR.In={31,rS,rA,rB,49}                                Path(S255,S260)
	S262= IMem.MEM8WordOut=>ICache.WData                        Premise(F136)
	S263= ICache.WData=IMemGet8Word({pid,addr})                 Path(S250,S262)
	S264= PC.Out=>ICache.IEA                                    Premise(F137)
	S265= IR.Out0_5=>CU.Op                                      Premise(F138)
	S266= CU.Op=31                                              Path(S221,S265)
	S267= IR.Out6_10=>GPRegs.RReg1                              Premise(F139)
	S268= GPRegs.RReg1=rS                                       Path(S222,S267)
	S269= GPRegs.Rdata1=a                                       GPRegs-Read(S268,S189)
	S270= IR.Out16_20=>GPRegs.RReg2                             Premise(F140)
	S271= GPRegs.RReg2=rB                                       Path(S224,S270)
	S272= GPRegs.Rdata2=b                                       GPRegs-Read(S271,S190)
	S273= IR.Out21_31=>CU.IRFunc                                Premise(F141)
	S274= CU.IRFunc=49                                          Path(S225,S273)
	S275= CU.Func=su_sl                                         CU(S266,S274)
	S276= GPRegs.Rdata1=>A.In                                   Premise(F142)
	S277= A.In=a                                                Path(S269,S276)
	S278= GPRegs.Rdata2=>B.In                                   Premise(F143)
	S279= B.In=b                                                Path(S272,S278)
	S280= A.Out=>SU.Data                                        Premise(F144)
	S281= B.Out26_31=>SU.Shamt                                  Premise(F145)
	S282= CU.Func=>SU.Func                                      Premise(F146)
	S283= SU.Func=su_sl                                         Path(S275,S282)
	S284= SU.Out=>ALUOut.In                                     Premise(F147)
	S285= SU.CMP=>DataCmb.A                                     Premise(F148)
	S286= XER.SOOut=>DataCmb.B                                  Premise(F149)
	S287= DataCmb.B=so                                          Path(S226,S286)
	S288= DataCmb.Out=>DR4bit.In                                Premise(F150)
	S289= IR.Out11_15=>GPRegs.WReg                              Premise(F151)
	S290= GPRegs.WReg=rA                                        Path(S223,S289)
	S291= ALUOut.Out=>GPRegs.WData                              Premise(F152)
	S292= DR4bit.Out=>CRRegs.CR0In                              Premise(F153)
	S293= CtrlPIDReg=0                                          Premise(F154)
	S294= [PIDReg]=pid                                          PIDReg-Hold(S167,S293)
	S295= CtrlIMMU=0                                            Premise(F155)
	S296= CtrlPC=0                                              Premise(F156)
	S297= CtrlPCInc=0                                           Premise(F157)
	S298= PC[CIA]=addr                                          PC-Hold(S172,S297)
	S299= PC[Out]=addr+4                                        PC-Hold(S171,S296,S297)
	S300= CtrlIAddrReg=0                                        Premise(F158)
	S301= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S174,S300)
	S302= CtrlIMMUHitReg=0                                      Premise(F159)
	S303= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S176,S302)
	S304= CtrlICache=0                                          Premise(F160)
	S305= ICache[addr]={31,rS,rA,rB,49}                         ICache-Hold(S178,S304)
	S306= CtrlICacheReg=0                                       Premise(F161)
	S307= [ICacheReg]={31,rS,rA,rB,49}                          ICacheReg-Hold(S180,S306)
	S308= CtrlICacheHitReg=0                                    Premise(F162)
	S309= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S182,S308)
	S310= CtrlIMem=0                                            Premise(F163)
	S311= IMem[{pid,addr}]={31,rS,rA,rB,49}                     IMem-Hold(S184,S310)
	S312= CtrlIRMux=0                                           Premise(F164)
	S313= CtrlIR=0                                              Premise(F165)
	S314= [IR]={31,rS,rA,rB,49}                                 IR-Hold(S187,S313)
	S315= CtrlGPRegs=0                                          Premise(F166)
	S316= GPRegs[rS]=a                                          GPRegs-Hold(S189,S315)
	S317= GPRegs[rB]=b                                          GPRegs-Hold(S190,S315)
	S318= CtrlA=1                                               Premise(F167)
	S319= [A]=a                                                 A-Write(S277,S318)
	S320= CtrlB=1                                               Premise(F168)
	S321= [B]=b                                                 B-Write(S279,S320)
	S322= CtrlALUOut=0                                          Premise(F169)
	S323= CtrlXERSO=0                                           Premise(F170)
	S324= XER[SO]=so                                            XER-SO-Hold(S195,S323)
	S325= CtrlXEROV=0                                           Premise(F171)
	S326= CtrlXERCA=0                                           Premise(F172)
	S327= CtrlDR4bit=0                                          Premise(F173)
	S328= CtrlCRRegs=0                                          Premise(F174)
	S329= CtrlCRRegsCR0=0                                       Premise(F175)
	S330= CtrlCRRegsW4bitRegs=0                                 Premise(F176)
	S331= CtrlCRRegsW1bitRegs=0                                 Premise(F177)

EX	S332= PIDReg.Out=pid                                        PIDReg-Out(S294)
	S333= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S294)
	S334= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S294)
	S335= PC.CIA=addr                                           PC-Out(S298)
	S336= PC.CIA31_28=addr[31:28]                               PC-Out(S298)
	S337= PC.Out=addr+4                                         PC-Out(S299)
	S338= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S301)
	S339= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S301)
	S340= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S301)
	S341= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S303)
	S342= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S303)
	S343= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S303)
	S344= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S307)
	S345= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S307)
	S346= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S307)
	S347= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S309)
	S348= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S309)
	S349= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S309)
	S350= IR.Out0_5=31                                          IR-Out(S314)
	S351= IR.Out6_10=rS                                         IR-Out(S314)
	S352= IR.Out11_15=rA                                        IR-Out(S314)
	S353= IR.Out16_20=rB                                        IR-Out(S314)
	S354= IR.Out21_31=49                                        IR-Out(S314)
	S355= A.Out=a                                               A-Out(S319)
	S356= A.Out26_31=a[26:31]                                   A-Out(S319)
	S357= A.Out30_31=a[30:31]                                   A-Out(S319)
	S358= B.Out=b                                               B-Out(S321)
	S359= B.Out26_31=b[26:31]                                   B-Out(S321)
	S360= B.Out30_31=b[30:31]                                   B-Out(S321)
	S361= XER.SOOut=so                                          XER-SO-Out(S324)
	S362= PIDReg.Out=>IMMU.PID                                  Premise(F178)
	S363= IMMU.PID=pid                                          Path(S332,S362)
	S364= PC.Out=>IMMU.IEA                                      Premise(F179)
	S365= IMMU.IEA=addr+4                                       Path(S337,S364)
	S366= IMMU.Addr={pid,addr+4}                                IMMU-Search(S363,S365)
	S367= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S363,S365)
	S368= IMMU.Addr=>IAddrReg.In                                Premise(F180)
	S369= IAddrReg.In={pid,addr+4}                              Path(S366,S368)
	S370= IMMU.Hit=>IMMUHitReg.In                               Premise(F181)
	S371= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S367,S370)
	S372= PC.Out=>ICache.IEA                                    Premise(F182)
	S373= ICache.IEA=addr+4                                     Path(S337,S372)
	S374= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S373)
	S375= ICache.Out=>ICacheReg.In                              Premise(F183)
	S376= ICache.Hit=>ICacheHitReg.In                           Premise(F184)
	S377= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S374,S376)
	S378= IMMUHitReg.Out=>CU.IMemHit                            Premise(F185)
	S379= CU.IMemHit=IMMUHit(pid,addr)                          Path(S341,S378)
	S380= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F186)
	S381= CU.ICacheHit=ICacheHit(addr)                          Path(S347,S380)
	S382= IAddrReg.Out=>IMem.RAddr                              Premise(F187)
	S383= IMem.RAddr={pid,addr}                                 Path(S338,S382)
	S384= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S383,S311)
	S385= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S383,S311)
	S386= IMem.Out=>IRMux.MemData                               Premise(F188)
	S387= IRMux.MemData={31,rS,rA,rB,49}                        Path(S384,S386)
	S388= ICacheReg.Out=>IRMux.CacheData                        Premise(F189)
	S389= IRMux.CacheData={31,rS,rA,rB,49}                      Path(S344,S388)
	S390= IRMux.Out={31,rS,rA,rB,49}                            IRMux-Select(S387,S389)
	S391= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F190)
	S392= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S341,S391)
	S393= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F191)
	S394= IRMux.CacheSel=ICacheHit(addr)                        Path(S347,S393)
	S395= IRMux.Out=>IR.In                                      Premise(F192)
	S396= IR.In={31,rS,rA,rB,49}                                Path(S390,S395)
	S397= IMem.MEM8WordOut=>ICache.WData                        Premise(F193)
	S398= ICache.WData=IMemGet8Word({pid,addr})                 Path(S385,S397)
	S399= PC.Out=>ICache.IEA                                    Premise(F194)
	S400= IR.Out0_5=>CU.Op                                      Premise(F195)
	S401= CU.Op=31                                              Path(S350,S400)
	S402= IR.Out6_10=>GPRegs.RReg1                              Premise(F196)
	S403= GPRegs.RReg1=rS                                       Path(S351,S402)
	S404= GPRegs.Rdata1=a                                       GPRegs-Read(S403,S316)
	S405= IR.Out16_20=>GPRegs.RReg2                             Premise(F197)
	S406= GPRegs.RReg2=rB                                       Path(S353,S405)
	S407= GPRegs.Rdata2=b                                       GPRegs-Read(S406,S317)
	S408= IR.Out21_31=>CU.IRFunc                                Premise(F198)
	S409= CU.IRFunc=49                                          Path(S354,S408)
	S410= CU.Func=su_sl                                         CU(S401,S409)
	S411= GPRegs.Rdata1=>A.In                                   Premise(F199)
	S412= A.In=a                                                Path(S404,S411)
	S413= GPRegs.Rdata2=>B.In                                   Premise(F200)
	S414= B.In=b                                                Path(S407,S413)
	S415= A.Out=>SU.Data                                        Premise(F201)
	S416= SU.Data=a                                             Path(S355,S415)
	S417= B.Out26_31=>SU.Shamt                                  Premise(F202)
	S418= SU.Shamt=b[26:31]                                     Path(S359,S417)
	S419= CU.Func=>SU.Func                                      Premise(F203)
	S420= SU.Func=su_sl                                         Path(S410,S419)
	S421= SU.Out=a<<b[26:31]                                    SU(S416,S418)
	S422= SU.CMP=Compare0(a<<b[26:31])                          SU(S416,S418)
	S423= SU.CA=Carry(a<<b[26:31])                              SU(S416,S418)
	S424= SU.Out=>ALUOut.In                                     Premise(F204)
	S425= ALUOut.In=a<<b[26:31]                                 Path(S421,S424)
	S426= SU.CMP=>DataCmb.A                                     Premise(F205)
	S427= DataCmb.A=Compare0(a<<b[26:31])                       Path(S422,S426)
	S428= XER.SOOut=>DataCmb.B                                  Premise(F206)
	S429= DataCmb.B=so                                          Path(S361,S428)
	S430= DataCmb.Out={Compare0(a<<b[26:31]),so}                DataCmb(S427,S429)
	S431= DataCmb.Out=>DR4bit.In                                Premise(F207)
	S432= DR4bit.In={Compare0(a<<b[26:31]),so}                  Path(S430,S431)
	S433= IR.Out11_15=>GPRegs.WReg                              Premise(F208)
	S434= GPRegs.WReg=rA                                        Path(S352,S433)
	S435= ALUOut.Out=>GPRegs.WData                              Premise(F209)
	S436= DR4bit.Out=>CRRegs.CR0In                              Premise(F210)
	S437= CtrlPIDReg=0                                          Premise(F211)
	S438= [PIDReg]=pid                                          PIDReg-Hold(S294,S437)
	S439= CtrlIMMU=0                                            Premise(F212)
	S440= CtrlPC=0                                              Premise(F213)
	S441= CtrlPCInc=0                                           Premise(F214)
	S442= PC[CIA]=addr                                          PC-Hold(S298,S441)
	S443= PC[Out]=addr+4                                        PC-Hold(S299,S440,S441)
	S444= CtrlIAddrReg=0                                        Premise(F215)
	S445= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S301,S444)
	S446= CtrlIMMUHitReg=0                                      Premise(F216)
	S447= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S303,S446)
	S448= CtrlICache=0                                          Premise(F217)
	S449= ICache[addr]={31,rS,rA,rB,49}                         ICache-Hold(S305,S448)
	S450= CtrlICacheReg=0                                       Premise(F218)
	S451= [ICacheReg]={31,rS,rA,rB,49}                          ICacheReg-Hold(S307,S450)
	S452= CtrlICacheHitReg=0                                    Premise(F219)
	S453= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S309,S452)
	S454= CtrlIMem=0                                            Premise(F220)
	S455= IMem[{pid,addr}]={31,rS,rA,rB,49}                     IMem-Hold(S311,S454)
	S456= CtrlIRMux=0                                           Premise(F221)
	S457= CtrlIR=0                                              Premise(F222)
	S458= [IR]={31,rS,rA,rB,49}                                 IR-Hold(S314,S457)
	S459= CtrlGPRegs=0                                          Premise(F223)
	S460= GPRegs[rS]=a                                          GPRegs-Hold(S316,S459)
	S461= GPRegs[rB]=b                                          GPRegs-Hold(S317,S459)
	S462= CtrlA=0                                               Premise(F224)
	S463= [A]=a                                                 A-Hold(S319,S462)
	S464= CtrlB=0                                               Premise(F225)
	S465= [B]=b                                                 B-Hold(S321,S464)
	S466= CtrlALUOut=1                                          Premise(F226)
	S467= [ALUOut]=a<<b[26:31]                                  ALUOut-Write(S425,S466)
	S468= CtrlXERSO=0                                           Premise(F227)
	S469= XER[SO]=so                                            XER-SO-Hold(S324,S468)
	S470= CtrlXEROV=0                                           Premise(F228)
	S471= CtrlXERCA=0                                           Premise(F229)
	S472= CtrlDR4bit=1                                          Premise(F230)
	S473= [DR4bit]={Compare0(a<<b[26:31]),so}                   DR4bit-Write(S432,S472)
	S474= CtrlCRRegs=0                                          Premise(F231)
	S475= CtrlCRRegsCR0=0                                       Premise(F232)
	S476= CtrlCRRegsW4bitRegs=0                                 Premise(F233)
	S477= CtrlCRRegsW1bitRegs=0                                 Premise(F234)

MEM	S478= PIDReg.Out=pid                                        PIDReg-Out(S438)
	S479= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S438)
	S480= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S438)
	S481= PC.CIA=addr                                           PC-Out(S442)
	S482= PC.CIA31_28=addr[31:28]                               PC-Out(S442)
	S483= PC.Out=addr+4                                         PC-Out(S443)
	S484= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S445)
	S485= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S445)
	S486= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S445)
	S487= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S447)
	S488= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S447)
	S489= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S447)
	S490= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S451)
	S491= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S451)
	S492= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S451)
	S493= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S453)
	S494= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S453)
	S495= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S453)
	S496= IR.Out0_5=31                                          IR-Out(S458)
	S497= IR.Out6_10=rS                                         IR-Out(S458)
	S498= IR.Out11_15=rA                                        IR-Out(S458)
	S499= IR.Out16_20=rB                                        IR-Out(S458)
	S500= IR.Out21_31=49                                        IR-Out(S458)
	S501= A.Out=a                                               A-Out(S463)
	S502= A.Out26_31=a[26:31]                                   A-Out(S463)
	S503= A.Out30_31=a[30:31]                                   A-Out(S463)
	S504= B.Out=b                                               B-Out(S465)
	S505= B.Out26_31=b[26:31]                                   B-Out(S465)
	S506= B.Out30_31=b[30:31]                                   B-Out(S465)
	S507= ALUOut.Out=a<<b[26:31]                                ALUOut-Out(S467)
	S508= ALUOut.Out26_31=a<<b[26:31][26:31]                    ALUOut-Out(S467)
	S509= ALUOut.Out30_31=a<<b[26:31][30:31]                    ALUOut-Out(S467)
	S510= XER.SOOut=so                                          XER-SO-Out(S469)
	S511= DR4bit.Out={Compare0(a<<b[26:31]),so}                 DR4bit-Out(S473)
	S512= DR4bit.Out26_31={Compare0(a<<b[26:31]),so}[26:31]     DR4bit-Out(S473)
	S513= DR4bit.Out30_31={Compare0(a<<b[26:31]),so}[30:31]     DR4bit-Out(S473)
	S514= PIDReg.Out=>IMMU.PID                                  Premise(F235)
	S515= IMMU.PID=pid                                          Path(S478,S514)
	S516= PC.Out=>IMMU.IEA                                      Premise(F236)
	S517= IMMU.IEA=addr+4                                       Path(S483,S516)
	S518= IMMU.Addr={pid,addr+4}                                IMMU-Search(S515,S517)
	S519= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S515,S517)
	S520= IMMU.Addr=>IAddrReg.In                                Premise(F237)
	S521= IAddrReg.In={pid,addr+4}                              Path(S518,S520)
	S522= IMMU.Hit=>IMMUHitReg.In                               Premise(F238)
	S523= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S519,S522)
	S524= PC.Out=>ICache.IEA                                    Premise(F239)
	S525= ICache.IEA=addr+4                                     Path(S483,S524)
	S526= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S525)
	S527= ICache.Out=>ICacheReg.In                              Premise(F240)
	S528= ICache.Hit=>ICacheHitReg.In                           Premise(F241)
	S529= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S526,S528)
	S530= IMMUHitReg.Out=>CU.IMemHit                            Premise(F242)
	S531= CU.IMemHit=IMMUHit(pid,addr)                          Path(S487,S530)
	S532= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F243)
	S533= CU.ICacheHit=ICacheHit(addr)                          Path(S493,S532)
	S534= IAddrReg.Out=>IMem.RAddr                              Premise(F244)
	S535= IMem.RAddr={pid,addr}                                 Path(S484,S534)
	S536= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S535,S455)
	S537= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S535,S455)
	S538= IMem.Out=>IRMux.MemData                               Premise(F245)
	S539= IRMux.MemData={31,rS,rA,rB,49}                        Path(S536,S538)
	S540= ICacheReg.Out=>IRMux.CacheData                        Premise(F246)
	S541= IRMux.CacheData={31,rS,rA,rB,49}                      Path(S490,S540)
	S542= IRMux.Out={31,rS,rA,rB,49}                            IRMux-Select(S539,S541)
	S543= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F247)
	S544= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S487,S543)
	S545= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F248)
	S546= IRMux.CacheSel=ICacheHit(addr)                        Path(S493,S545)
	S547= IRMux.Out=>IR.In                                      Premise(F249)
	S548= IR.In={31,rS,rA,rB,49}                                Path(S542,S547)
	S549= IMem.MEM8WordOut=>ICache.WData                        Premise(F250)
	S550= ICache.WData=IMemGet8Word({pid,addr})                 Path(S537,S549)
	S551= PC.Out=>ICache.IEA                                    Premise(F251)
	S552= IR.Out0_5=>CU.Op                                      Premise(F252)
	S553= CU.Op=31                                              Path(S496,S552)
	S554= IR.Out6_10=>GPRegs.RReg1                              Premise(F253)
	S555= GPRegs.RReg1=rS                                       Path(S497,S554)
	S556= GPRegs.Rdata1=a                                       GPRegs-Read(S555,S460)
	S557= IR.Out16_20=>GPRegs.RReg2                             Premise(F254)
	S558= GPRegs.RReg2=rB                                       Path(S499,S557)
	S559= GPRegs.Rdata2=b                                       GPRegs-Read(S558,S461)
	S560= IR.Out21_31=>CU.IRFunc                                Premise(F255)
	S561= CU.IRFunc=49                                          Path(S500,S560)
	S562= CU.Func=su_sl                                         CU(S553,S561)
	S563= GPRegs.Rdata1=>A.In                                   Premise(F256)
	S564= A.In=a                                                Path(S556,S563)
	S565= GPRegs.Rdata2=>B.In                                   Premise(F257)
	S566= B.In=b                                                Path(S559,S565)
	S567= A.Out=>SU.Data                                        Premise(F258)
	S568= SU.Data=a                                             Path(S501,S567)
	S569= B.Out26_31=>SU.Shamt                                  Premise(F259)
	S570= SU.Shamt=b[26:31]                                     Path(S505,S569)
	S571= CU.Func=>SU.Func                                      Premise(F260)
	S572= SU.Func=su_sl                                         Path(S562,S571)
	S573= SU.Out=a<<b[26:31]                                    SU(S568,S570)
	S574= SU.CMP=Compare0(a<<b[26:31])                          SU(S568,S570)
	S575= SU.CA=Carry(a<<b[26:31])                              SU(S568,S570)
	S576= SU.Out=>ALUOut.In                                     Premise(F261)
	S577= ALUOut.In=a<<b[26:31]                                 Path(S573,S576)
	S578= SU.CMP=>DataCmb.A                                     Premise(F262)
	S579= DataCmb.A=Compare0(a<<b[26:31])                       Path(S574,S578)
	S580= XER.SOOut=>DataCmb.B                                  Premise(F263)
	S581= DataCmb.B=so                                          Path(S510,S580)
	S582= DataCmb.Out={Compare0(a<<b[26:31]),so}                DataCmb(S579,S581)
	S583= DataCmb.Out=>DR4bit.In                                Premise(F264)
	S584= DR4bit.In={Compare0(a<<b[26:31]),so}                  Path(S582,S583)
	S585= IR.Out11_15=>GPRegs.WReg                              Premise(F265)
	S586= GPRegs.WReg=rA                                        Path(S498,S585)
	S587= ALUOut.Out=>GPRegs.WData                              Premise(F266)
	S588= GPRegs.WData=a<<b[26:31]                              Path(S507,S587)
	S589= DR4bit.Out=>CRRegs.CR0In                              Premise(F267)
	S590= CRRegs.CR0In={Compare0(a<<b[26:31]),so}               Path(S511,S589)
	S591= CtrlPIDReg=0                                          Premise(F268)
	S592= [PIDReg]=pid                                          PIDReg-Hold(S438,S591)
	S593= CtrlIMMU=0                                            Premise(F269)
	S594= CtrlPC=0                                              Premise(F270)
	S595= CtrlPCInc=0                                           Premise(F271)
	S596= PC[CIA]=addr                                          PC-Hold(S442,S595)
	S597= PC[Out]=addr+4                                        PC-Hold(S443,S594,S595)
	S598= CtrlIAddrReg=0                                        Premise(F272)
	S599= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S445,S598)
	S600= CtrlIMMUHitReg=0                                      Premise(F273)
	S601= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S447,S600)
	S602= CtrlICache=0                                          Premise(F274)
	S603= ICache[addr]={31,rS,rA,rB,49}                         ICache-Hold(S449,S602)
	S604= CtrlICacheReg=0                                       Premise(F275)
	S605= [ICacheReg]={31,rS,rA,rB,49}                          ICacheReg-Hold(S451,S604)
	S606= CtrlICacheHitReg=0                                    Premise(F276)
	S607= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S453,S606)
	S608= CtrlIMem=0                                            Premise(F277)
	S609= IMem[{pid,addr}]={31,rS,rA,rB,49}                     IMem-Hold(S455,S608)
	S610= CtrlIRMux=0                                           Premise(F278)
	S611= CtrlIR=0                                              Premise(F279)
	S612= [IR]={31,rS,rA,rB,49}                                 IR-Hold(S458,S611)
	S613= CtrlGPRegs=0                                          Premise(F280)
	S614= GPRegs[rS]=a                                          GPRegs-Hold(S460,S613)
	S615= GPRegs[rB]=b                                          GPRegs-Hold(S461,S613)
	S616= CtrlA=0                                               Premise(F281)
	S617= [A]=a                                                 A-Hold(S463,S616)
	S618= CtrlB=0                                               Premise(F282)
	S619= [B]=b                                                 B-Hold(S465,S618)
	S620= CtrlALUOut=0                                          Premise(F283)
	S621= [ALUOut]=a<<b[26:31]                                  ALUOut-Hold(S467,S620)
	S622= CtrlXERSO=0                                           Premise(F284)
	S623= XER[SO]=so                                            XER-SO-Hold(S469,S622)
	S624= CtrlXEROV=0                                           Premise(F285)
	S625= CtrlXERCA=0                                           Premise(F286)
	S626= CtrlDR4bit=0                                          Premise(F287)
	S627= [DR4bit]={Compare0(a<<b[26:31]),so}                   DR4bit-Hold(S473,S626)
	S628= CtrlCRRegs=0                                          Premise(F288)
	S629= CtrlCRRegsCR0=0                                       Premise(F289)
	S630= CtrlCRRegsW4bitRegs=0                                 Premise(F290)
	S631= CtrlCRRegsW1bitRegs=0                                 Premise(F291)

DMMU1	S632= PIDReg.Out=pid                                        PIDReg-Out(S592)
	S633= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S592)
	S634= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S592)
	S635= PC.CIA=addr                                           PC-Out(S596)
	S636= PC.CIA31_28=addr[31:28]                               PC-Out(S596)
	S637= PC.Out=addr+4                                         PC-Out(S597)
	S638= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S599)
	S639= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S599)
	S640= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S599)
	S641= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S601)
	S642= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S601)
	S643= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S601)
	S644= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S605)
	S645= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S605)
	S646= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S605)
	S647= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S607)
	S648= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S607)
	S649= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S607)
	S650= IR.Out0_5=31                                          IR-Out(S612)
	S651= IR.Out6_10=rS                                         IR-Out(S612)
	S652= IR.Out11_15=rA                                        IR-Out(S612)
	S653= IR.Out16_20=rB                                        IR-Out(S612)
	S654= IR.Out21_31=49                                        IR-Out(S612)
	S655= A.Out=a                                               A-Out(S617)
	S656= A.Out26_31=a[26:31]                                   A-Out(S617)
	S657= A.Out30_31=a[30:31]                                   A-Out(S617)
	S658= B.Out=b                                               B-Out(S619)
	S659= B.Out26_31=b[26:31]                                   B-Out(S619)
	S660= B.Out30_31=b[30:31]                                   B-Out(S619)
	S661= ALUOut.Out=a<<b[26:31]                                ALUOut-Out(S621)
	S662= ALUOut.Out26_31=a<<b[26:31][26:31]                    ALUOut-Out(S621)
	S663= ALUOut.Out30_31=a<<b[26:31][30:31]                    ALUOut-Out(S621)
	S664= XER.SOOut=so                                          XER-SO-Out(S623)
	S665= DR4bit.Out={Compare0(a<<b[26:31]),so}                 DR4bit-Out(S627)
	S666= DR4bit.Out26_31={Compare0(a<<b[26:31]),so}[26:31]     DR4bit-Out(S627)
	S667= DR4bit.Out30_31={Compare0(a<<b[26:31]),so}[30:31]     DR4bit-Out(S627)
	S668= PIDReg.Out=>IMMU.PID                                  Premise(F292)
	S669= IMMU.PID=pid                                          Path(S632,S668)
	S670= PC.Out=>IMMU.IEA                                      Premise(F293)
	S671= IMMU.IEA=addr+4                                       Path(S637,S670)
	S672= IMMU.Addr={pid,addr+4}                                IMMU-Search(S669,S671)
	S673= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S669,S671)
	S674= IMMU.Addr=>IAddrReg.In                                Premise(F294)
	S675= IAddrReg.In={pid,addr+4}                              Path(S672,S674)
	S676= IMMU.Hit=>IMMUHitReg.In                               Premise(F295)
	S677= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S673,S676)
	S678= PC.Out=>ICache.IEA                                    Premise(F296)
	S679= ICache.IEA=addr+4                                     Path(S637,S678)
	S680= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S679)
	S681= ICache.Out=>ICacheReg.In                              Premise(F297)
	S682= ICache.Hit=>ICacheHitReg.In                           Premise(F298)
	S683= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S680,S682)
	S684= IMMUHitReg.Out=>CU.IMemHit                            Premise(F299)
	S685= CU.IMemHit=IMMUHit(pid,addr)                          Path(S641,S684)
	S686= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F300)
	S687= CU.ICacheHit=ICacheHit(addr)                          Path(S647,S686)
	S688= IAddrReg.Out=>IMem.RAddr                              Premise(F301)
	S689= IMem.RAddr={pid,addr}                                 Path(S638,S688)
	S690= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S689,S609)
	S691= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S689,S609)
	S692= IMem.Out=>IRMux.MemData                               Premise(F302)
	S693= IRMux.MemData={31,rS,rA,rB,49}                        Path(S690,S692)
	S694= ICacheReg.Out=>IRMux.CacheData                        Premise(F303)
	S695= IRMux.CacheData={31,rS,rA,rB,49}                      Path(S644,S694)
	S696= IRMux.Out={31,rS,rA,rB,49}                            IRMux-Select(S693,S695)
	S697= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F304)
	S698= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S641,S697)
	S699= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F305)
	S700= IRMux.CacheSel=ICacheHit(addr)                        Path(S647,S699)
	S701= IRMux.Out=>IR.In                                      Premise(F306)
	S702= IR.In={31,rS,rA,rB,49}                                Path(S696,S701)
	S703= IMem.MEM8WordOut=>ICache.WData                        Premise(F307)
	S704= ICache.WData=IMemGet8Word({pid,addr})                 Path(S691,S703)
	S705= PC.Out=>ICache.IEA                                    Premise(F308)
	S706= IR.Out0_5=>CU.Op                                      Premise(F309)
	S707= CU.Op=31                                              Path(S650,S706)
	S708= IR.Out6_10=>GPRegs.RReg1                              Premise(F310)
	S709= GPRegs.RReg1=rS                                       Path(S651,S708)
	S710= GPRegs.Rdata1=a                                       GPRegs-Read(S709,S614)
	S711= IR.Out16_20=>GPRegs.RReg2                             Premise(F311)
	S712= GPRegs.RReg2=rB                                       Path(S653,S711)
	S713= GPRegs.Rdata2=b                                       GPRegs-Read(S712,S615)
	S714= IR.Out21_31=>CU.IRFunc                                Premise(F312)
	S715= CU.IRFunc=49                                          Path(S654,S714)
	S716= CU.Func=su_sl                                         CU(S707,S715)
	S717= GPRegs.Rdata1=>A.In                                   Premise(F313)
	S718= A.In=a                                                Path(S710,S717)
	S719= GPRegs.Rdata2=>B.In                                   Premise(F314)
	S720= B.In=b                                                Path(S713,S719)
	S721= A.Out=>SU.Data                                        Premise(F315)
	S722= SU.Data=a                                             Path(S655,S721)
	S723= B.Out26_31=>SU.Shamt                                  Premise(F316)
	S724= SU.Shamt=b[26:31]                                     Path(S659,S723)
	S725= CU.Func=>SU.Func                                      Premise(F317)
	S726= SU.Func=su_sl                                         Path(S716,S725)
	S727= SU.Out=a<<b[26:31]                                    SU(S722,S724)
	S728= SU.CMP=Compare0(a<<b[26:31])                          SU(S722,S724)
	S729= SU.CA=Carry(a<<b[26:31])                              SU(S722,S724)
	S730= SU.Out=>ALUOut.In                                     Premise(F318)
	S731= ALUOut.In=a<<b[26:31]                                 Path(S727,S730)
	S732= SU.CMP=>DataCmb.A                                     Premise(F319)
	S733= DataCmb.A=Compare0(a<<b[26:31])                       Path(S728,S732)
	S734= XER.SOOut=>DataCmb.B                                  Premise(F320)
	S735= DataCmb.B=so                                          Path(S664,S734)
	S736= DataCmb.Out={Compare0(a<<b[26:31]),so}                DataCmb(S733,S735)
	S737= DataCmb.Out=>DR4bit.In                                Premise(F321)
	S738= DR4bit.In={Compare0(a<<b[26:31]),so}                  Path(S736,S737)
	S739= IR.Out11_15=>GPRegs.WReg                              Premise(F322)
	S740= GPRegs.WReg=rA                                        Path(S652,S739)
	S741= ALUOut.Out=>GPRegs.WData                              Premise(F323)
	S742= GPRegs.WData=a<<b[26:31]                              Path(S661,S741)
	S743= DR4bit.Out=>CRRegs.CR0In                              Premise(F324)
	S744= CRRegs.CR0In={Compare0(a<<b[26:31]),so}               Path(S665,S743)
	S745= CtrlPIDReg=0                                          Premise(F325)
	S746= [PIDReg]=pid                                          PIDReg-Hold(S592,S745)
	S747= CtrlIMMU=0                                            Premise(F326)
	S748= CtrlPC=0                                              Premise(F327)
	S749= CtrlPCInc=0                                           Premise(F328)
	S750= PC[CIA]=addr                                          PC-Hold(S596,S749)
	S751= PC[Out]=addr+4                                        PC-Hold(S597,S748,S749)
	S752= CtrlIAddrReg=0                                        Premise(F329)
	S753= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S599,S752)
	S754= CtrlIMMUHitReg=0                                      Premise(F330)
	S755= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S601,S754)
	S756= CtrlICache=0                                          Premise(F331)
	S757= ICache[addr]={31,rS,rA,rB,49}                         ICache-Hold(S603,S756)
	S758= CtrlICacheReg=0                                       Premise(F332)
	S759= [ICacheReg]={31,rS,rA,rB,49}                          ICacheReg-Hold(S605,S758)
	S760= CtrlICacheHitReg=0                                    Premise(F333)
	S761= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S607,S760)
	S762= CtrlIMem=0                                            Premise(F334)
	S763= IMem[{pid,addr}]={31,rS,rA,rB,49}                     IMem-Hold(S609,S762)
	S764= CtrlIRMux=0                                           Premise(F335)
	S765= CtrlIR=0                                              Premise(F336)
	S766= [IR]={31,rS,rA,rB,49}                                 IR-Hold(S612,S765)
	S767= CtrlGPRegs=0                                          Premise(F337)
	S768= GPRegs[rS]=a                                          GPRegs-Hold(S614,S767)
	S769= GPRegs[rB]=b                                          GPRegs-Hold(S615,S767)
	S770= CtrlA=0                                               Premise(F338)
	S771= [A]=a                                                 A-Hold(S617,S770)
	S772= CtrlB=0                                               Premise(F339)
	S773= [B]=b                                                 B-Hold(S619,S772)
	S774= CtrlALUOut=0                                          Premise(F340)
	S775= [ALUOut]=a<<b[26:31]                                  ALUOut-Hold(S621,S774)
	S776= CtrlXERSO=0                                           Premise(F341)
	S777= XER[SO]=so                                            XER-SO-Hold(S623,S776)
	S778= CtrlXEROV=0                                           Premise(F342)
	S779= CtrlXERCA=0                                           Premise(F343)
	S780= CtrlDR4bit=0                                          Premise(F344)
	S781= [DR4bit]={Compare0(a<<b[26:31]),so}                   DR4bit-Hold(S627,S780)
	S782= CtrlCRRegs=0                                          Premise(F345)
	S783= CtrlCRRegsCR0=0                                       Premise(F346)
	S784= CtrlCRRegsW4bitRegs=0                                 Premise(F347)
	S785= CtrlCRRegsW1bitRegs=0                                 Premise(F348)

DMMU2	S786= PIDReg.Out=pid                                        PIDReg-Out(S746)
	S787= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S746)
	S788= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S746)
	S789= PC.CIA=addr                                           PC-Out(S750)
	S790= PC.CIA31_28=addr[31:28]                               PC-Out(S750)
	S791= PC.Out=addr+4                                         PC-Out(S751)
	S792= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S753)
	S793= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S753)
	S794= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S753)
	S795= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S755)
	S796= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S755)
	S797= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S755)
	S798= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S759)
	S799= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S759)
	S800= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S759)
	S801= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S761)
	S802= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S761)
	S803= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S761)
	S804= IR.Out0_5=31                                          IR-Out(S766)
	S805= IR.Out6_10=rS                                         IR-Out(S766)
	S806= IR.Out11_15=rA                                        IR-Out(S766)
	S807= IR.Out16_20=rB                                        IR-Out(S766)
	S808= IR.Out21_31=49                                        IR-Out(S766)
	S809= A.Out=a                                               A-Out(S771)
	S810= A.Out26_31=a[26:31]                                   A-Out(S771)
	S811= A.Out30_31=a[30:31]                                   A-Out(S771)
	S812= B.Out=b                                               B-Out(S773)
	S813= B.Out26_31=b[26:31]                                   B-Out(S773)
	S814= B.Out30_31=b[30:31]                                   B-Out(S773)
	S815= ALUOut.Out=a<<b[26:31]                                ALUOut-Out(S775)
	S816= ALUOut.Out26_31=a<<b[26:31][26:31]                    ALUOut-Out(S775)
	S817= ALUOut.Out30_31=a<<b[26:31][30:31]                    ALUOut-Out(S775)
	S818= XER.SOOut=so                                          XER-SO-Out(S777)
	S819= DR4bit.Out={Compare0(a<<b[26:31]),so}                 DR4bit-Out(S781)
	S820= DR4bit.Out26_31={Compare0(a<<b[26:31]),so}[26:31]     DR4bit-Out(S781)
	S821= DR4bit.Out30_31={Compare0(a<<b[26:31]),so}[30:31]     DR4bit-Out(S781)
	S822= PIDReg.Out=>IMMU.PID                                  Premise(F349)
	S823= IMMU.PID=pid                                          Path(S786,S822)
	S824= PC.Out=>IMMU.IEA                                      Premise(F350)
	S825= IMMU.IEA=addr+4                                       Path(S791,S824)
	S826= IMMU.Addr={pid,addr+4}                                IMMU-Search(S823,S825)
	S827= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S823,S825)
	S828= IMMU.Addr=>IAddrReg.In                                Premise(F351)
	S829= IAddrReg.In={pid,addr+4}                              Path(S826,S828)
	S830= IMMU.Hit=>IMMUHitReg.In                               Premise(F352)
	S831= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S827,S830)
	S832= PC.Out=>ICache.IEA                                    Premise(F353)
	S833= ICache.IEA=addr+4                                     Path(S791,S832)
	S834= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S833)
	S835= ICache.Out=>ICacheReg.In                              Premise(F354)
	S836= ICache.Hit=>ICacheHitReg.In                           Premise(F355)
	S837= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S834,S836)
	S838= IMMUHitReg.Out=>CU.IMemHit                            Premise(F356)
	S839= CU.IMemHit=IMMUHit(pid,addr)                          Path(S795,S838)
	S840= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F357)
	S841= CU.ICacheHit=ICacheHit(addr)                          Path(S801,S840)
	S842= IAddrReg.Out=>IMem.RAddr                              Premise(F358)
	S843= IMem.RAddr={pid,addr}                                 Path(S792,S842)
	S844= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S843,S763)
	S845= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S843,S763)
	S846= IMem.Out=>IRMux.MemData                               Premise(F359)
	S847= IRMux.MemData={31,rS,rA,rB,49}                        Path(S844,S846)
	S848= ICacheReg.Out=>IRMux.CacheData                        Premise(F360)
	S849= IRMux.CacheData={31,rS,rA,rB,49}                      Path(S798,S848)
	S850= IRMux.Out={31,rS,rA,rB,49}                            IRMux-Select(S847,S849)
	S851= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F361)
	S852= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S795,S851)
	S853= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F362)
	S854= IRMux.CacheSel=ICacheHit(addr)                        Path(S801,S853)
	S855= IRMux.Out=>IR.In                                      Premise(F363)
	S856= IR.In={31,rS,rA,rB,49}                                Path(S850,S855)
	S857= IMem.MEM8WordOut=>ICache.WData                        Premise(F364)
	S858= ICache.WData=IMemGet8Word({pid,addr})                 Path(S845,S857)
	S859= PC.Out=>ICache.IEA                                    Premise(F365)
	S860= IR.Out0_5=>CU.Op                                      Premise(F366)
	S861= CU.Op=31                                              Path(S804,S860)
	S862= IR.Out6_10=>GPRegs.RReg1                              Premise(F367)
	S863= GPRegs.RReg1=rS                                       Path(S805,S862)
	S864= GPRegs.Rdata1=a                                       GPRegs-Read(S863,S768)
	S865= IR.Out16_20=>GPRegs.RReg2                             Premise(F368)
	S866= GPRegs.RReg2=rB                                       Path(S807,S865)
	S867= GPRegs.Rdata2=b                                       GPRegs-Read(S866,S769)
	S868= IR.Out21_31=>CU.IRFunc                                Premise(F369)
	S869= CU.IRFunc=49                                          Path(S808,S868)
	S870= CU.Func=su_sl                                         CU(S861,S869)
	S871= GPRegs.Rdata1=>A.In                                   Premise(F370)
	S872= A.In=a                                                Path(S864,S871)
	S873= GPRegs.Rdata2=>B.In                                   Premise(F371)
	S874= B.In=b                                                Path(S867,S873)
	S875= A.Out=>SU.Data                                        Premise(F372)
	S876= SU.Data=a                                             Path(S809,S875)
	S877= B.Out26_31=>SU.Shamt                                  Premise(F373)
	S878= SU.Shamt=b[26:31]                                     Path(S813,S877)
	S879= CU.Func=>SU.Func                                      Premise(F374)
	S880= SU.Func=su_sl                                         Path(S870,S879)
	S881= SU.Out=a<<b[26:31]                                    SU(S876,S878)
	S882= SU.CMP=Compare0(a<<b[26:31])                          SU(S876,S878)
	S883= SU.CA=Carry(a<<b[26:31])                              SU(S876,S878)
	S884= SU.Out=>ALUOut.In                                     Premise(F375)
	S885= ALUOut.In=a<<b[26:31]                                 Path(S881,S884)
	S886= SU.CMP=>DataCmb.A                                     Premise(F376)
	S887= DataCmb.A=Compare0(a<<b[26:31])                       Path(S882,S886)
	S888= XER.SOOut=>DataCmb.B                                  Premise(F377)
	S889= DataCmb.B=so                                          Path(S818,S888)
	S890= DataCmb.Out={Compare0(a<<b[26:31]),so}                DataCmb(S887,S889)
	S891= DataCmb.Out=>DR4bit.In                                Premise(F378)
	S892= DR4bit.In={Compare0(a<<b[26:31]),so}                  Path(S890,S891)
	S893= IR.Out11_15=>GPRegs.WReg                              Premise(F379)
	S894= GPRegs.WReg=rA                                        Path(S806,S893)
	S895= ALUOut.Out=>GPRegs.WData                              Premise(F380)
	S896= GPRegs.WData=a<<b[26:31]                              Path(S815,S895)
	S897= DR4bit.Out=>CRRegs.CR0In                              Premise(F381)
	S898= CRRegs.CR0In={Compare0(a<<b[26:31]),so}               Path(S819,S897)
	S899= CtrlPIDReg=0                                          Premise(F382)
	S900= [PIDReg]=pid                                          PIDReg-Hold(S746,S899)
	S901= CtrlIMMU=0                                            Premise(F383)
	S902= CtrlPC=0                                              Premise(F384)
	S903= CtrlPCInc=0                                           Premise(F385)
	S904= PC[CIA]=addr                                          PC-Hold(S750,S903)
	S905= PC[Out]=addr+4                                        PC-Hold(S751,S902,S903)
	S906= CtrlIAddrReg=0                                        Premise(F386)
	S907= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S753,S906)
	S908= CtrlIMMUHitReg=0                                      Premise(F387)
	S909= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S755,S908)
	S910= CtrlICache=0                                          Premise(F388)
	S911= ICache[addr]={31,rS,rA,rB,49}                         ICache-Hold(S757,S910)
	S912= CtrlICacheReg=0                                       Premise(F389)
	S913= [ICacheReg]={31,rS,rA,rB,49}                          ICacheReg-Hold(S759,S912)
	S914= CtrlICacheHitReg=0                                    Premise(F390)
	S915= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S761,S914)
	S916= CtrlIMem=0                                            Premise(F391)
	S917= IMem[{pid,addr}]={31,rS,rA,rB,49}                     IMem-Hold(S763,S916)
	S918= CtrlIRMux=0                                           Premise(F392)
	S919= CtrlIR=0                                              Premise(F393)
	S920= [IR]={31,rS,rA,rB,49}                                 IR-Hold(S766,S919)
	S921= CtrlGPRegs=0                                          Premise(F394)
	S922= GPRegs[rS]=a                                          GPRegs-Hold(S768,S921)
	S923= GPRegs[rB]=b                                          GPRegs-Hold(S769,S921)
	S924= CtrlA=0                                               Premise(F395)
	S925= [A]=a                                                 A-Hold(S771,S924)
	S926= CtrlB=0                                               Premise(F396)
	S927= [B]=b                                                 B-Hold(S773,S926)
	S928= CtrlALUOut=0                                          Premise(F397)
	S929= [ALUOut]=a<<b[26:31]                                  ALUOut-Hold(S775,S928)
	S930= CtrlXERSO=0                                           Premise(F398)
	S931= XER[SO]=so                                            XER-SO-Hold(S777,S930)
	S932= CtrlXEROV=0                                           Premise(F399)
	S933= CtrlXERCA=0                                           Premise(F400)
	S934= CtrlDR4bit=0                                          Premise(F401)
	S935= [DR4bit]={Compare0(a<<b[26:31]),so}                   DR4bit-Hold(S781,S934)
	S936= CtrlCRRegs=0                                          Premise(F402)
	S937= CtrlCRRegsCR0=0                                       Premise(F403)
	S938= CtrlCRRegsW4bitRegs=0                                 Premise(F404)
	S939= CtrlCRRegsW1bitRegs=0                                 Premise(F405)

WB	S940= PIDReg.Out=pid                                        PIDReg-Out(S900)
	S941= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S900)
	S942= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S900)
	S943= PC.CIA=addr                                           PC-Out(S904)
	S944= PC.CIA31_28=addr[31:28]                               PC-Out(S904)
	S945= PC.Out=addr+4                                         PC-Out(S905)
	S946= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S907)
	S947= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S907)
	S948= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S907)
	S949= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S909)
	S950= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S909)
	S951= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S909)
	S952= ICacheReg.Out={31,rS,rA,rB,49}                        ICacheReg-Out(S913)
	S953= ICacheReg.Out26_31={31,rS,rA,rB,49}[26:31]            ICacheReg-Out(S913)
	S954= ICacheReg.Out30_31={31,rS,rA,rB,49}[30:31]            ICacheReg-Out(S913)
	S955= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S915)
	S956= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S915)
	S957= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S915)
	S958= IR.Out0_5=31                                          IR-Out(S920)
	S959= IR.Out6_10=rS                                         IR-Out(S920)
	S960= IR.Out11_15=rA                                        IR-Out(S920)
	S961= IR.Out16_20=rB                                        IR-Out(S920)
	S962= IR.Out21_31=49                                        IR-Out(S920)
	S963= A.Out=a                                               A-Out(S925)
	S964= A.Out26_31=a[26:31]                                   A-Out(S925)
	S965= A.Out30_31=a[30:31]                                   A-Out(S925)
	S966= B.Out=b                                               B-Out(S927)
	S967= B.Out26_31=b[26:31]                                   B-Out(S927)
	S968= B.Out30_31=b[30:31]                                   B-Out(S927)
	S969= ALUOut.Out=a<<b[26:31]                                ALUOut-Out(S929)
	S970= ALUOut.Out26_31=a<<b[26:31][26:31]                    ALUOut-Out(S929)
	S971= ALUOut.Out30_31=a<<b[26:31][30:31]                    ALUOut-Out(S929)
	S972= XER.SOOut=so                                          XER-SO-Out(S931)
	S973= DR4bit.Out={Compare0(a<<b[26:31]),so}                 DR4bit-Out(S935)
	S974= DR4bit.Out26_31={Compare0(a<<b[26:31]),so}[26:31]     DR4bit-Out(S935)
	S975= DR4bit.Out30_31={Compare0(a<<b[26:31]),so}[30:31]     DR4bit-Out(S935)
	S976= PIDReg.Out=>IMMU.PID                                  Premise(F406)
	S977= IMMU.PID=pid                                          Path(S940,S976)
	S978= PC.Out=>IMMU.IEA                                      Premise(F407)
	S979= IMMU.IEA=addr+4                                       Path(S945,S978)
	S980= IMMU.Addr={pid,addr+4}                                IMMU-Search(S977,S979)
	S981= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S977,S979)
	S982= IMMU.Addr=>IAddrReg.In                                Premise(F408)
	S983= IAddrReg.In={pid,addr+4}                              Path(S980,S982)
	S984= IMMU.Hit=>IMMUHitReg.In                               Premise(F409)
	S985= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S981,S984)
	S986= PC.Out=>ICache.IEA                                    Premise(F410)
	S987= ICache.IEA=addr+4                                     Path(S945,S986)
	S988= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S987)
	S989= ICache.Out=>ICacheReg.In                              Premise(F411)
	S990= ICache.Hit=>ICacheHitReg.In                           Premise(F412)
	S991= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S988,S990)
	S992= IMMUHitReg.Out=>CU.IMemHit                            Premise(F413)
	S993= CU.IMemHit=IMMUHit(pid,addr)                          Path(S949,S992)
	S994= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F414)
	S995= CU.ICacheHit=ICacheHit(addr)                          Path(S955,S994)
	S996= IAddrReg.Out=>IMem.RAddr                              Premise(F415)
	S997= IMem.RAddr={pid,addr}                                 Path(S946,S996)
	S998= IMem.Out={31,rS,rA,rB,49}                             IMem-Read(S997,S917)
	S999= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S997,S917)
	S1000= IMem.Out=>IRMux.MemData                              Premise(F416)
	S1001= IRMux.MemData={31,rS,rA,rB,49}                       Path(S998,S1000)
	S1002= ICacheReg.Out=>IRMux.CacheData                       Premise(F417)
	S1003= IRMux.CacheData={31,rS,rA,rB,49}                     Path(S952,S1002)
	S1004= IRMux.Out={31,rS,rA,rB,49}                           IRMux-Select(S1001,S1003)
	S1005= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F418)
	S1006= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S949,S1005)
	S1007= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F419)
	S1008= IRMux.CacheSel=ICacheHit(addr)                       Path(S955,S1007)
	S1009= IRMux.Out=>IR.In                                     Premise(F420)
	S1010= IR.In={31,rS,rA,rB,49}                               Path(S1004,S1009)
	S1011= IMem.MEM8WordOut=>ICache.WData                       Premise(F421)
	S1012= ICache.WData=IMemGet8Word({pid,addr})                Path(S999,S1011)
	S1013= PC.Out=>ICache.IEA                                   Premise(F422)
	S1014= IR.Out0_5=>CU.Op                                     Premise(F423)
	S1015= CU.Op=31                                             Path(S958,S1014)
	S1016= IR.Out6_10=>GPRegs.RReg1                             Premise(F424)
	S1017= GPRegs.RReg1=rS                                      Path(S959,S1016)
	S1018= GPRegs.Rdata1=a                                      GPRegs-Read(S1017,S922)
	S1019= IR.Out16_20=>GPRegs.RReg2                            Premise(F425)
	S1020= GPRegs.RReg2=rB                                      Path(S961,S1019)
	S1021= GPRegs.Rdata2=b                                      GPRegs-Read(S1020,S923)
	S1022= IR.Out21_31=>CU.IRFunc                               Premise(F426)
	S1023= CU.IRFunc=49                                         Path(S962,S1022)
	S1024= CU.Func=su_sl                                        CU(S1015,S1023)
	S1025= GPRegs.Rdata1=>A.In                                  Premise(F427)
	S1026= A.In=a                                               Path(S1018,S1025)
	S1027= GPRegs.Rdata2=>B.In                                  Premise(F428)
	S1028= B.In=b                                               Path(S1021,S1027)
	S1029= A.Out=>SU.Data                                       Premise(F429)
	S1030= SU.Data=a                                            Path(S963,S1029)
	S1031= B.Out26_31=>SU.Shamt                                 Premise(F430)
	S1032= SU.Shamt=b[26:31]                                    Path(S967,S1031)
	S1033= CU.Func=>SU.Func                                     Premise(F431)
	S1034= SU.Func=su_sl                                        Path(S1024,S1033)
	S1035= SU.Out=a<<b[26:31]                                   SU(S1030,S1032)
	S1036= SU.CMP=Compare0(a<<b[26:31])                         SU(S1030,S1032)
	S1037= SU.CA=Carry(a<<b[26:31])                             SU(S1030,S1032)
	S1038= SU.Out=>ALUOut.In                                    Premise(F432)
	S1039= ALUOut.In=a<<b[26:31]                                Path(S1035,S1038)
	S1040= SU.CMP=>DataCmb.A                                    Premise(F433)
	S1041= DataCmb.A=Compare0(a<<b[26:31])                      Path(S1036,S1040)
	S1042= XER.SOOut=>DataCmb.B                                 Premise(F434)
	S1043= DataCmb.B=so                                         Path(S972,S1042)
	S1044= DataCmb.Out={Compare0(a<<b[26:31]),so}               DataCmb(S1041,S1043)
	S1045= DataCmb.Out=>DR4bit.In                               Premise(F435)
	S1046= DR4bit.In={Compare0(a<<b[26:31]),so}                 Path(S1044,S1045)
	S1047= IR.Out11_15=>GPRegs.WReg                             Premise(F436)
	S1048= GPRegs.WReg=rA                                       Path(S960,S1047)
	S1049= ALUOut.Out=>GPRegs.WData                             Premise(F437)
	S1050= GPRegs.WData=a<<b[26:31]                             Path(S969,S1049)
	S1051= DR4bit.Out=>CRRegs.CR0In                             Premise(F438)
	S1052= CRRegs.CR0In={Compare0(a<<b[26:31]),so}              Path(S973,S1051)
	S1053= CtrlPIDReg=0                                         Premise(F439)
	S1054= [PIDReg]=pid                                         PIDReg-Hold(S900,S1053)
	S1055= CtrlIMMU=0                                           Premise(F440)
	S1056= CtrlPC=0                                             Premise(F441)
	S1057= CtrlPCInc=0                                          Premise(F442)
	S1058= PC[CIA]=addr                                         PC-Hold(S904,S1057)
	S1059= PC[Out]=addr+4                                       PC-Hold(S905,S1056,S1057)
	S1060= CtrlIAddrReg=0                                       Premise(F443)
	S1061= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S907,S1060)
	S1062= CtrlIMMUHitReg=0                                     Premise(F444)
	S1063= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S909,S1062)
	S1064= CtrlICache=0                                         Premise(F445)
	S1065= ICache[addr]={31,rS,rA,rB,49}                        ICache-Hold(S911,S1064)
	S1066= CtrlICacheReg=0                                      Premise(F446)
	S1067= [ICacheReg]={31,rS,rA,rB,49}                         ICacheReg-Hold(S913,S1066)
	S1068= CtrlICacheHitReg=0                                   Premise(F447)
	S1069= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S915,S1068)
	S1070= CtrlIMem=0                                           Premise(F448)
	S1071= IMem[{pid,addr}]={31,rS,rA,rB,49}                    IMem-Hold(S917,S1070)
	S1072= CtrlIRMux=0                                          Premise(F449)
	S1073= CtrlIR=0                                             Premise(F450)
	S1074= [IR]={31,rS,rA,rB,49}                                IR-Hold(S920,S1073)
	S1075= CtrlGPRegs=1                                         Premise(F451)
	S1076= GPRegs[rA]=a<<b[26:31]                               GPRegs-Write(S1048,S1050,S1075)
	S1077= CtrlA=0                                              Premise(F452)
	S1078= [A]=a                                                A-Hold(S925,S1077)
	S1079= CtrlB=0                                              Premise(F453)
	S1080= [B]=b                                                B-Hold(S927,S1079)
	S1081= CtrlALUOut=0                                         Premise(F454)
	S1082= [ALUOut]=a<<b[26:31]                                 ALUOut-Hold(S929,S1081)
	S1083= CtrlXERSO=0                                          Premise(F455)
	S1084= XER[SO]=so                                           XER-SO-Hold(S931,S1083)
	S1085= CtrlXEROV=0                                          Premise(F456)
	S1086= CtrlXERCA=0                                          Premise(F457)
	S1087= CtrlDR4bit=0                                         Premise(F458)
	S1088= [DR4bit]={Compare0(a<<b[26:31]),so}                  DR4bit-Hold(S935,S1087)
	S1089= CtrlCRRegs=0                                         Premise(F459)
	S1090= CtrlCRRegsCR0=1                                      Premise(F460)
	S1091= CRRegs[CR0]={Compare0(a<<b[26:31]),so}               CRRegs-CR0-Write(S1052,S1090)
	S1092= CtrlCRRegsW4bitRegs=0                                Premise(F461)
	S1093= CtrlCRRegsW1bitRegs=0                                Premise(F462)

POST	S1054= [PIDReg]=pid                                         PIDReg-Hold(S900,S1053)
	S1058= PC[CIA]=addr                                         PC-Hold(S904,S1057)
	S1059= PC[Out]=addr+4                                       PC-Hold(S905,S1056,S1057)
	S1061= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S907,S1060)
	S1063= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S909,S1062)
	S1065= ICache[addr]={31,rS,rA,rB,49}                        ICache-Hold(S911,S1064)
	S1067= [ICacheReg]={31,rS,rA,rB,49}                         ICacheReg-Hold(S913,S1066)
	S1069= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S915,S1068)
	S1071= IMem[{pid,addr}]={31,rS,rA,rB,49}                    IMem-Hold(S917,S1070)
	S1074= [IR]={31,rS,rA,rB,49}                                IR-Hold(S920,S1073)
	S1076= GPRegs[rA]=a<<b[26:31]                               GPRegs-Write(S1048,S1050,S1075)
	S1078= [A]=a                                                A-Hold(S925,S1077)
	S1080= [B]=b                                                B-Hold(S927,S1079)
	S1082= [ALUOut]=a<<b[26:31]                                 ALUOut-Hold(S929,S1081)
	S1084= XER[SO]=so                                           XER-SO-Hold(S931,S1083)
	S1088= [DR4bit]={Compare0(a<<b[26:31]),so}                  DR4bit-Hold(S935,S1087)
	S1091= CRRegs[CR0]={Compare0(a<<b[26:31]),so}               CRRegs-CR0-Write(S1052,S1090)

