
# ðŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

![RISC-V](https://img.shields.io/badge/RISC--V-Processor-blue)
![SoC Tapeout](https://img.shields.io/badge/SoC-Tapeout-success)
![VSD](https://img.shields.io/badge/VSD-Program-orange)
![Participants](https://img.shields.io/badge/Participants-3500%2B-brightgreen)
![Made in India](https://img.shields.io/badge/Made%20in-India-green)

---

Welcome to my journey through the **SoC Tapeout Program VSD** ðŸš€  

This repository documents my **week-by-week progress** with tasks inside each week.

---

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools.  
> Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nationâ€™s semiconductor ecosystem."*

---

## ðŸ“… Weekly Progress

- **Week 0** â€“ Setup Tools (OpenLane, Docker, etc.)  
- **Week 1** â€“ RTL Design & Synthesis  
- **Week 2** â€“ Floorplanning  
- **Week 3** â€“ Placement  
- **Week 4** â€“ Clock Tree Synthesis (CTS)  
- **Week 5** â€“ Routing  
- **Week 6** â€“ DRC/LVS Checks  
- **Week 7** â€“ Final GDSII Generation & Tapeout Ready  

---

## ðŸ”§ Tools Used
- **OpenLane** â€“ Digital ASIC Flow  
- **Yosys** â€“ Logic Synthesis  
- **Magic** â€“ Layout & DRC  
- **OpenSTA** â€“ Timing Analysis  
- **KLayout** â€“ GDSII Viewer  

---

