<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Software Ontwikkeling: Globals</title>
<link rel="icon" href="ico.ico" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="logo_hogeschool_utrecht-removebg-preview.png"/></td>
  <td id="projectalign">
   <div id="projectname">Software Ontwikkeling
   </div>
   <div id="projectbrief">VGA Driver API Development</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('globals_defs_t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all documented macros with links to the documentation:</div>

<h3><a id="index_t" name="index_t"></a>- t -</h3><ul>
<li>TIM11_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">stm32f4xx.h</a></li>
<li>TIM_ARR_ARR&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">stm32f4xx.h</a></li>
<li>TIM_BDTR_AOE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">stm32f4xx.h</a></li>
<li>TIM_BDTR_BKE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">stm32f4xx.h</a></li>
<li>TIM_BDTR_BKP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_5&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_6&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_7&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">stm32f4xx.h</a></li>
<li>TIM_BDTR_LOCK&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">stm32f4xx.h</a></li>
<li>TIM_BDTR_LOCK_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">stm32f4xx.h</a></li>
<li>TIM_BDTR_LOCK_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">stm32f4xx.h</a></li>
<li>TIM_BDTR_MOE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">stm32f4xx.h</a></li>
<li>TIM_BDTR_OSSI&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">stm32f4xx.h</a></li>
<li>TIM_BDTR_OSSR&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1NE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2NE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3NE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">stm32f4xx.h</a></li>
<li>TIM_CCER_CC4E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">stm32f4xx.h</a></li>
<li>TIM_CCER_CC4NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">stm32f4xx.h</a></li>
<li>TIM_CCER_CC4P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC1S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC1S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC1S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC2S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC2S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC2S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC3S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC3S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC3S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC4S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC4S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC4S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">stm32f4xx.h</a></li>
<li>TIM_CCR1_CCR1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">stm32f4xx.h</a></li>
<li>TIM_CCR2_CCR2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">stm32f4xx.h</a></li>
<li>TIM_CCR3_CCR3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">stm32f4xx.h</a></li>
<li>TIM_CCR4_CCR4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">stm32f4xx.h</a></li>
<li>TIM_CNT_CNT&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">stm32f4xx.h</a></li>
<li>TIM_CR1_ARPE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">stm32f4xx.h</a></li>
<li>TIM_CR1_CEN&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">stm32f4xx.h</a></li>
<li>TIM_CR1_CKD&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">stm32f4xx.h</a></li>
<li>TIM_CR1_CKD_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">stm32f4xx.h</a></li>
<li>TIM_CR1_CKD_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">stm32f4xx.h</a></li>
<li>TIM_CR1_CMS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">stm32f4xx.h</a></li>
<li>TIM_CR1_CMS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">stm32f4xx.h</a></li>
<li>TIM_CR1_CMS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">stm32f4xx.h</a></li>
<li>TIM_CR1_DIR&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">stm32f4xx.h</a></li>
<li>TIM_CR1_OPM&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">stm32f4xx.h</a></li>
<li>TIM_CR1_UDIS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">stm32f4xx.h</a></li>
<li>TIM_CR1_URS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">stm32f4xx.h</a></li>
<li>TIM_CR2_CCDS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">stm32f4xx.h</a></li>
<li>TIM_CR2_CCPC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">stm32f4xx.h</a></li>
<li>TIM_CR2_CCUS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS1N&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS2N&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS3N&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">stm32f4xx.h</a></li>
<li>TIM_CR2_TI1S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">stm32f4xx.h</a></li>
<li>TIM_DIER_BIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">stm32f4xx.h</a></li>
<li>TIM_DIER_CC1DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">stm32f4xx.h</a></li>
<li>TIM_DIER_CC1IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">stm32f4xx.h</a></li>
<li>TIM_DIER_CC2DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">stm32f4xx.h</a></li>
<li>TIM_DIER_CC2IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">stm32f4xx.h</a></li>
<li>TIM_DIER_CC3DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">stm32f4xx.h</a></li>
<li>TIM_DIER_CC3IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">stm32f4xx.h</a></li>
<li>TIM_DIER_CC4DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">stm32f4xx.h</a></li>
<li>TIM_DIER_CC4IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">stm32f4xx.h</a></li>
<li>TIM_DIER_COMDE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">stm32f4xx.h</a></li>
<li>TIM_DIER_COMIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">stm32f4xx.h</a></li>
<li>TIM_DIER_TDE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">stm32f4xx.h</a></li>
<li>TIM_DIER_TIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">stm32f4xx.h</a></li>
<li>TIM_DIER_UDE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">stm32f4xx.h</a></li>
<li>TIM_DIER_UIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">stm32f4xx.h</a></li>
<li>TIM_DMAR_DMAB&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">stm32f4xx.h</a></li>
<li>TIM_EGR_BG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">stm32f4xx.h</a></li>
<li>TIM_EGR_CC1G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">stm32f4xx.h</a></li>
<li>TIM_EGR_CC2G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">stm32f4xx.h</a></li>
<li>TIM_EGR_CC3G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">stm32f4xx.h</a></li>
<li>TIM_EGR_CC4G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">stm32f4xx.h</a></li>
<li>TIM_EGR_COMG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">stm32f4xx.h</a></li>
<li>TIM_EGR_TG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">stm32f4xx.h</a></li>
<li>TIM_EGR_UG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">stm32f4xx.h</a></li>
<li>TIM_ICPSC_DIV1&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV2&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#ga1d8a7b66add914e2ddd910d2d700978f">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV4&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#gaf5a675046430fa0f0c95b0dac612828f">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV8&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#ga5086cb03c89a5c67b199d20b605f00cb">stm32f4xx_tim.h</a></li>
<li>TIM_ICSelection_DirectTI&#160;:&#160;<a class="el" href="de/dc7/group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">stm32f4xx_tim.h</a></li>
<li>TIM_ICSelection_IndirectTI&#160;:&#160;<a class="el" href="de/dc7/group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">stm32f4xx_tim.h</a></li>
<li>TIM_ICSelection_TRC&#160;:&#160;<a class="el" href="de/dc7/group___t_i_m___input___capture___selection.html#ga2cd464e97ffd6ea3208ec65672f9a373">stm32f4xx_tim.h</a></li>
<li>TIM_OR_ITR1_RMP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">stm32f4xx.h</a></li>
<li>TIM_OR_ITR1_RMP_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549">stm32f4xx.h</a></li>
<li>TIM_OR_ITR1_RMP_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">stm32f4xx.h</a></li>
<li>TIM_OR_TI4_RMP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">stm32f4xx.h</a></li>
<li>TIM_OR_TI4_RMP_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">stm32f4xx.h</a></li>
<li>TIM_OR_TI4_RMP_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">stm32f4xx.h</a></li>
<li>TIM_PSC_PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">stm32f4xx.h</a></li>
<li>TIM_RCR_REP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">stm32f4xx.h</a></li>
<li>TIM_SMCR_ECE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETPS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETPS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETPS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">stm32f4xx.h</a></li>
<li>TIM_SMCR_MSM&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">stm32f4xx.h</a></li>
<li>TIM_SR_BIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">stm32f4xx.h</a></li>
<li>TIM_SR_CC1IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">stm32f4xx.h</a></li>
<li>TIM_SR_CC1OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">stm32f4xx.h</a></li>
<li>TIM_SR_CC2IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">stm32f4xx.h</a></li>
<li>TIM_SR_CC2OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">stm32f4xx.h</a></li>
<li>TIM_SR_CC3IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">stm32f4xx.h</a></li>
<li>TIM_SR_CC3OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">stm32f4xx.h</a></li>
<li>TIM_SR_CC4IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">stm32f4xx.h</a></li>
<li>TIM_SR_CC4OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">stm32f4xx.h</a></li>
<li>TIM_SR_COMIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">stm32f4xx.h</a></li>
<li>TIM_SR_TIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">stm32f4xx.h</a></li>
<li>TIM_SR_UIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">stm32f4xx.h</a></li>
<li>TIM_UpdateSource_Global&#160;:&#160;<a class="el" href="d8/d2f/group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">stm32f4xx_tim.h</a></li>
<li>TIM_UpdateSource_Regular&#160;:&#160;<a class="el" href="d8/d2f/group___t_i_m___update___source.html#ga6f50423cdb011137ae8cd303ccd2080c">stm32f4xx_tim.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
