<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_p1_2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_p1_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_p1_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_p1_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1670473644" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1670473643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480879" xil_pn:in_ck="-8692634262161187202" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670480879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AND.vhd"/>
      <outfile xil_pn:name="Control_Unit.vhd"/>
      <outfile xil_pn:name="MUlT.vhd"/>
      <outfile xil_pn:name="Test33.vhd"/>
      <outfile xil_pn:name="Test_counter.vhd"/>
      <outfile xil_pn:name="Test_div_r.vhd"/>
      <outfile xil_pn:name="Test_p1_2.vhd"/>
      <outfile xil_pn:name="Two_bit_adder.vhd"/>
      <outfile xil_pn:name="add_branch.vhd"/>
      <outfile xil_pn:name="add_enable.vhd"/>
      <outfile xil_pn:name="add_pc.vhd"/>
      <outfile xil_pn:name="adder-16.vhd"/>
      <outfile xil_pn:name="adder_32.vhd"/>
      <outfile xil_pn:name="adder_8bit.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_control.vhd"/>
      <outfile xil_pn:name="branch_and.vhd"/>
      <outfile xil_pn:name="counter_module.vhd"/>
      <outfile xil_pn:name="counter_test_top.vhd"/>
      <outfile xil_pn:name="demux.vhd"/>
      <outfile xil_pn:name="div1.vhd"/>
      <outfile xil_pn:name="div1_r.vhd"/>
      <outfile xil_pn:name="enable_demux_bus.vhd"/>
      <outfile xil_pn:name="four_bit_adder.vhd"/>
      <outfile xil_pn:name="instruction_block.vhd"/>
      <outfile xil_pn:name="mem_addr_helper.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="mult_test.vhd"/>
      <outfile xil_pn:name="mux_alu.vhd"/>
      <outfile xil_pn:name="mux_mem.vhd"/>
      <outfile xil_pn:name="mux_reg.vhd"/>
      <outfile xil_pn:name="one_bit_adder.vhd"/>
      <outfile xil_pn:name="or_bit.vhd"/>
      <outfile xil_pn:name="pc_main.vhd"/>
      <outfile xil_pn:name="pc_main_helper.vhd"/>
      <outfile xil_pn:name="pc_mux.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="shift_left_2.vhd"/>
      <outfile xil_pn:name="shift_left_module.vhd"/>
      <outfile xil_pn:name="shift_left_test.vhd"/>
      <outfile xil_pn:name="sign_extend.vhd"/>
      <outfile xil_pn:name="test_div.vhd"/>
      <outfile xil_pn:name="two_complement.vhd"/>
      <outfile xil_pn:name="xor_bit.vhd"/>
      <outfile xil_pn:name="zero_m.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1670435731" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6732230686828283609" xil_pn:start_ts="1670435731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670435731" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4514464351423871365" xil_pn:start_ts="1670435731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670435731" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5344969445804472119" xil_pn:start_ts="1670435731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480879" xil_pn:in_ck="-8692634262161187202" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670480879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AND.vhd"/>
      <outfile xil_pn:name="Control_Unit.vhd"/>
      <outfile xil_pn:name="MUlT.vhd"/>
      <outfile xil_pn:name="Test33.vhd"/>
      <outfile xil_pn:name="Test_counter.vhd"/>
      <outfile xil_pn:name="Test_div_r.vhd"/>
      <outfile xil_pn:name="Test_p1_2.vhd"/>
      <outfile xil_pn:name="Two_bit_adder.vhd"/>
      <outfile xil_pn:name="add_branch.vhd"/>
      <outfile xil_pn:name="add_enable.vhd"/>
      <outfile xil_pn:name="add_pc.vhd"/>
      <outfile xil_pn:name="adder-16.vhd"/>
      <outfile xil_pn:name="adder_32.vhd"/>
      <outfile xil_pn:name="adder_8bit.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_control.vhd"/>
      <outfile xil_pn:name="branch_and.vhd"/>
      <outfile xil_pn:name="counter_module.vhd"/>
      <outfile xil_pn:name="counter_test_top.vhd"/>
      <outfile xil_pn:name="demux.vhd"/>
      <outfile xil_pn:name="div1.vhd"/>
      <outfile xil_pn:name="div1_r.vhd"/>
      <outfile xil_pn:name="enable_demux_bus.vhd"/>
      <outfile xil_pn:name="four_bit_adder.vhd"/>
      <outfile xil_pn:name="instruction_block.vhd"/>
      <outfile xil_pn:name="mem_addr_helper.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="mult_test.vhd"/>
      <outfile xil_pn:name="mux_alu.vhd"/>
      <outfile xil_pn:name="mux_mem.vhd"/>
      <outfile xil_pn:name="mux_reg.vhd"/>
      <outfile xil_pn:name="one_bit_adder.vhd"/>
      <outfile xil_pn:name="or_bit.vhd"/>
      <outfile xil_pn:name="pc_main.vhd"/>
      <outfile xil_pn:name="pc_main_helper.vhd"/>
      <outfile xil_pn:name="pc_mux.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="shift_left_2.vhd"/>
      <outfile xil_pn:name="shift_left_module.vhd"/>
      <outfile xil_pn:name="shift_left_test.vhd"/>
      <outfile xil_pn:name="sign_extend.vhd"/>
      <outfile xil_pn:name="test_div.vhd"/>
      <outfile xil_pn:name="two_complement.vhd"/>
      <outfile xil_pn:name="xor_bit.vhd"/>
      <outfile xil_pn:name="zero_m.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1670480884" xil_pn:in_ck="-8692634262161187202" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6205299329234675938" xil_pn:start_ts="1670480879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_p1_2_beh.prj"/>
      <outfile xil_pn:name="Test_p1_2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670480884" xil_pn:in_ck="-7862700909698065504" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6544382002893037547" xil_pn:start_ts="1670480884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_p1_2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6871217639376981951" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5344969445804472119" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7528939229302028765" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480018" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8887310406566905363" xil_pn:start_ts="1670480018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480026" xil_pn:in_ck="7666403639374645051" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1176010700980984496" xil_pn:start_ts="1670480018">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="processor.lso"/>
      <outfile xil_pn:name="processor.prj"/>
      <outfile xil_pn:name="processor.syr"/>
      <outfile xil_pn:name="processor.xst"/>
      <outfile xil_pn:name="processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1670480026" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1227920052383859960" xil_pn:start_ts="1670480026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_postParSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
