Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: AFG3000_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AFG3000_FPGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AFG3000_FPGA"
Output Format                      : NGC
Target Device                      : xc3s1400a-4-fg484

---- Source Options
Top Module Name                    : AFG3000_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : NO
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : AFG3000_FPGA.lso
Keep Hierarchy                     : SOFT
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_parameters_0.vhd" in Library work.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dm_iob_0.vhd" in Library work.
Architecture arc of Entity mig20_s3_dm_iob_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dqs_iob.vhd" in Library work.
Architecture arc of Entity mig20_s3_dqs_iob is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dq_iob.vhd" in Library work.
Architecture arc of Entity mig20_s3_dq_iob is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_dqs_delay_0.vhd" in Library work.
Architecture arc_dqs_delay of Entity mig20_dqs_delay is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_0_wr_en_0.vhd" in Library work.
Architecture arc of Entity mig20_fifo_0_wr_en_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_1_wr_en_0.vhd" in Library work.
Architecture arc of Entity mig20_fifo_1_wr_en_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_wr_gray_cntr.vhd" in Library work.
Architecture arc of Entity mig20_wr_gray_cntr is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_rd_gray_cntr.vhd" in Library work.
Architecture arc of Entity mig20_rd_gray_cntr is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_ram8d_0.vhd" in Library work.
Architecture arc of Entity mig20_ram8d_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_ctl_0.vhd" in Library work.
Architecture arc_cal_ctl of Entity mig20_cal_ctl is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_tap_dly.vhd" in Library work.
Architecture arc_tap_dly of Entity mig20_tap_dly is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_iobs_0.vhd" in Library work.
Architecture arc of Entity mig20_infrastructure_iobs_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_iobs_0.vhd" in Library work.
Architecture arc of Entity mig20_controller_iobs_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_iobs_0.vhd" in Library work.
Architecture arc of Entity mig20_data_path_iobs_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_0.vhd" in Library work.
Architecture arc of Entity mig20_data_read_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_controller_0.vhd" in Library work.
Architecture arc of Entity mig20_data_read_controller_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_write_0.vhd" in Library work.
Architecture arc of Entity mig20_data_write_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_top.vhd" in Library work.
Architecture arc of Entity mig20_cal_top is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd" in Library work.
Architecture arc of Entity mig20_controller_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_0.vhd" in Library work.
Architecture arc of Entity mig20_data_path_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure.vhd" in Library work.
Architecture arc of Entity mig20_infrastructure is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_iobs_0.vhd" in Library work.
Architecture arc of Entity mig20_iobs_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_top_0.vhd" in Library work.
Architecture arc of Entity mig20_top_0 is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_top0_0.vhd" in Library work.
Architecture arc of Entity mig20_infrastructure_top is up to date.
Compiling vhdl file "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20.vhd" in Library work.
Architecture arc_mem_interface_top of Entity mig20 is up to date.
Compiling verilog file "DFF.v" in library work
Compiling verilog file "BufReg1B.v" in library work
Module <DFF> compiled
Compiling verilog file "Pulse_Rear.v" in library work
Module <BufReg1B> compiled
Compiling verilog file "Pulse_Front.v" in library work
Module <Pulse_Rear> compiled
Compiling verilog file "PSWR_Path.v" in library work
Module <Pulse_Front> compiled
Compiling verilog file "Maunal_Trigger.v" in library work
Module <PSWR_Path> compiled
Compiling verilog file "Manual_Trigger_Single_Rear.v" in library work
Module <Maunal_Trigger> compiled
Compiling verilog file "Manual_Trigger_Single_Front.v" in library work
Module <Manual_Trigger_Single_Rear> compiled
Compiling verilog file "Infinite_Trigout_Single_Rear.v" in library work
Module <Manual_Trigger_Single_Front> compiled
Compiling verilog file "Infinite_Trigout_Mux.v" in library work
Module <Infinite_Trigout_Single_Rear> compiled
Compiling verilog file "Infinite_Mode_Mux.v" in library work
Module <Infinite_Trigout_Mux> compiled
Compiling verilog file "Counter34B.v" in library work
Module <Infinite_Mode_Mux> compiled
Compiling verilog file "Pulse_Trig.v" in library work
Module <Counter34B> compiled
Compiling verilog file "Period_Reg2bits.v" in library work
Module <Pulse_Trig> compiled
Compiling verilog file "Period_ACC_2bits.v" in library work
Module <Period_Reg2bits> compiled
Compiling verilog file "Maunal_Trigger_Rear.v" in library work
Module <Period_acc_2bits> compiled
Compiling verilog file "Latency_Buf1B.v" in library work
Module <Maunal_Trigger_Rear> compiled
Compiling verilog file "Infinite_Trigout.v" in library work
Module <Latency_Buf1B> compiled
Compiling verilog file "Infinite_circuit.v" in library work
Module <Infinite_Trigout> compiled
Compiling verilog file "BPMC_Pulse.v" in library work
Module <Infinite_circuit> compiled
Compiling verilog file "Reg_12bits.v" in library work
Module <BPMC_Pulse> compiled
Compiling verilog file "Reg2bits.v" in library work
Module <Reg_12bits> compiled
Compiling verilog file "Pulse_Reg.v" in library work
Module <Reg2bits> compiled
Compiling verilog file "Peirod_ACC48bits.v" in library work
Module <Pulse_Reg> compiled
Compiling verilog file "Normal_Trigger.v" in library work
Module <Period_ACC48bits> compiled
Compiling verilog file "Normall_Trigger_Rear.v" in library work
Module <Normal_Trigger> compiled
Compiling verilog file "Manual_Trigger_Mode.v" in library work
Module <Normal_Trigger_Rear> compiled
Compiling verilog file "INFMNL_TrigOut_LPath.v" in library work
Module <Manual_Trigger_Mode> compiled
Compiling verilog file "Infinite_Integrate.v" in library work
Module <INFMNL_TrigOut_LPath> compiled
Compiling verilog file "IFandML_MUX.v" in library work
Module <Infinite_Integrate> compiled
Compiling verilog file "Gated_Reg1bit.v" in library work
Module <IFandML_MUX> compiled
Compiling verilog file "Gated_ENReg1bit.v" in library work
Module <Gated_Reg1bit> compiled
Compiling verilog file "DCM_MUL_4.v" in library work
Module <Gated_ENReg1bit> compiled
Compiling verilog file "DCM_MUL_16.v" in library work
Module <DCM_MUL_4> compiled
Compiling verilog file "Comp_Reg20bits.v" in library work
Module <DCM_MUL_16> compiled
Compiling verilog file "Comp_Reg1bits.v" in library work
Module <Comp_Reg20bits> compiled
Compiling verilog file "compare.v" in library work
Module <Comp_Reg1bits> compiled
Compiling verilog file "Burst_Period_ROM12bits.v" in library work
Module <compare> compiled
Compiling verilog file "Burst_Period_Reg1B.v" in library work
Module <Burst_Period_ROMTable> compiled
Compiling verilog file "BPMC_Reg1bits.v" in library work
Module <Burst_Period_Reg1B> compiled
Compiling verilog file "BPMC_Mux.v" in library work
Module <BPMC_Reg1bits> compiled
Compiling verilog file "BPMC_Ctrl.v" in library work
Module <BPMC_Mux> compiled
Compiling verilog file "Amount_Reg20B.v" in library work
Module <BPMC_Ctrl> compiled
Compiling verilog file "Amount_Reg1B.v" in library work
Module <Amount_Reg20B> compiled
Compiling verilog file "ACC_2bits.v" in library work
Module <Amount_Reg1B> compiled
Compiling verilog file "SYNC.v" in library work
Module <acc_2bits> compiled
Compiling verilog file "RW_SELECTER.v" in library work
Module <SYNC> compiled
Compiling verilog file "Read_Controler.v" in library work
Module <RW_SELECTER> compiled
Compiling verilog file "Pulse_wave.v" in library work
Module <Read_Controler> compiled
Compiling verilog file "OPN_Sel.v" in library work
Module <Pulse_wave> compiled
Compiling verilog file "Normal_TrigOut_LPath.v" in library work
Module <OPN_Sel> compiled
Compiling verilog file "Normal_Trigger_Mode.v" in library work
Module <Normal_TrigOut_LPath> compiled
Compiling verilog file "Infinite_merge_Manual.v" in library work
Module <Normal_Trigger_Mode> compiled
Compiling verilog file "INC_Amount.v" in library work
Module <Infinite_merge_Manual> compiled
Compiling verilog file "Gobal_DCM.v" in library work
Module <INC_Amount> compiled
Compiling verilog file "GobalCLK.v" in library work
Module <Gobal_DCM> compiled
Compiling verilog file "Gated_SIG.v" in library work
Module <GobalCLK> compiled
Compiling verilog file "GatedPN_Sel.v" in library work
Module <Gated_SIG> compiled
Compiling verilog file "FSK_Reg2bits.v" in library work
Module <GatedPN_Sel> compiled
Compiling verilog file "FSK_ACC_2bits.v" in library work
Module <FSK_Reg2bits> compiled
Compiling verilog file "EGPN_Sel.v" in library work
Module <FSK_acc_2bits> compiled
Compiling verilog file "Counter8Bits.v" in library work
Module <EGPN_Sel> compiled
Compiling verilog file "Controler.v" in library work
Module <Counter8Bits> compiled
Compiling verilog file "compmc12.v" in library work
Module <Write_Controler> compiled
Compiling verilog file "comparator.v" in library work
Module <compmc12> compiled
Compiling verilog file "Burst_Period_EXT.v" in library work
Module <Comparator> compiled
Compiling verilog file "Burst_Period_48bits.v" in library work
Module <Burst_Period_EXT> compiled
Compiling verilog file "Burst_IE_Sel.v" in library work
Module <Burst_Period> compiled
Compiling verilog file "Burst_Gated_Sel.v" in library work
Module <Burst_IE_Sel> compiled
Compiling verilog file "BufReg14B.v" in library work
Module <Burst_Gated_Sel> compiled
Compiling verilog file "BUFF.v" in library work
Module <BufReg14B> compiled
Compiling verilog file "BTrigout_Sel.v" in library work
Module <BUFF> compiled
Compiling verilog file "BPMC_Mux2to1.v" in library work
Module <BTrigout_Sel> compiled
Compiling verilog file "ARB_CLK_GEN.vf" in library work
Module <BPMC_Mux2to1> compiled
Compiling verilog file "Amount_Reg20bits.v" in library work
Module <ARB_CLK_GEN> compiled
Compiling verilog file "Amount_Count20Bits.v" in library work
Module <Amount_Reg20bits> compiled
Compiling verilog file "ADDSUB48.v" in library work
Module <Burst_Amount_Count20Bits> compiled
Module <ADSU16_HXILINX_ADDSUB48> compiled
Compiling verilog file "AddReg2bits.v" in library work
Module <ADDSUB48> compiled
Compiling verilog file "Addition_2bits.v" in library work
Module <AddReg2bits> compiled
Compiling verilog file "ACC48bits.v" in library work
Module <Addition_2bits> compiled
Compiling verilog file "V1.v" in library work
Module <ACC48bits> compiled
Compiling verilog file "triger.v" in library work
Module <V1> compiled
Compiling verilog file "Triangle_RAM_DEC.v" in library work
Module <triger> compiled
Compiling verilog file "Triangle_RAM1K.v" in library work
Module <Triangle_RAM_DEC> compiled
Compiling verilog file "TReg20Bits.v" in library work
Module <Triangle_RAM1K> compiled
Compiling verilog file "TReg16Bits.v" in library work
Module <TReg20Bits> compiled
Compiling verilog file "Sweep_Time_Value.v" in library work
Module <TReg16Bits> compiled
Compiling verilog file "Sweep_Start_Frequency.v" in library work
Module <Sweep_Time_Value> compiled
Compiling verilog file "Sweep_StartEnd_DiffV.v" in library work
Module <Sweep_Start_Frequency> compiled
Compiling verilog file "Sweep_Marker_ValueLD.v" in library work
Module <Sweep_StartEnd_DiffV> compiled
Compiling verilog file "SUB48.v" in library work
Module <Sweep_Marker_ValueLD> compiled
Compiling verilog file "ROM_Table.v" in library work
Module <SUB48> compiled
Compiling verilog file "REG_SQ_VT.v" in library work
Module <ROM_Table> compiled
Compiling verilog file "REG_SQ_VL.v" in library work
Module <REG_SQ_VT> compiled
Compiling verilog file "REG_SPARE.v" in library work
Module <REG_SQ_VL> compiled
Compiling verilog file "REG_GAIN_V.v" in library work
Module <REG_SPARE> compiled
Compiling verilog file "REG_DUTY_S.v" in library work
Module <REG_GAIN_V> compiled
Compiling verilog file "REG_DC_OFFSET.v" in library work
Module <REG_DUTY_S> compiled
Compiling verilog file "REG_DAC7821_MODWAVE.v" in library work
Module <REG_DC_OFFSET> compiled
Compiling verilog file "RAM4K_V2.v" in library work
Module <REG_DAC7821_MODWAVE> compiled
Compiling verilog file "Phase_Shift.v" in library work
Module <RAM4K_V2> compiled
Compiling verilog file "Phase_Reg48B.v" in library work
Module <Phase_Shift> compiled
Compiling verilog file "Phase_Mux14B.v" in library work
Module <Phase_Reg48B> compiled
Compiling verilog file "Phase_Mux.v" in library work
Module <Phase_Mux14B> compiled
Compiling verilog file "mux32.v" in library work
Module <Phase_Mux> compiled
Compiling verilog file "MUX16Bits.v" in library work
Module <mux32> compiled
Compiling verilog file "MUX12.v" in library work
Module <MUX16Bits> compiled
Compiling verilog file "./Multiplier48Bits_V3.v" in library work
Module <MUX12> compiled
Compiling verilog file "LREG_D11B.v" in library work
Module <Multiplier48Bits_V3> compiled
Compiling verilog file "KeyData_LD16B.v" in library work
Module <LREG_D11B> compiled
Compiling verilog file "InitialDDR2.v" in library work
Module <KeyData_LD16B> compiled
Compiling verilog file "FSK_MUX_Sel.v" in library work
Module <InitialDDR2> compiled
Compiling verilog file "FSK_Mux_Reg48B.v" in library work
Module <FSK_MUX_Sel> compiled
Compiling verilog file "FSK_IPeriod_LD42B.v" in library work
Module <FSK_Mux_Reg48B> compiled
Compiling verilog file "FSK_EXTSIG_Reg1B.v" in library work
Module <FSK_IPeriod_LD42B> compiled
Compiling verilog file "FSK_Ctrl_ROMTable.v" in library work
Module <FSK_EXTSIG_Reg1B> compiled
Compiling verilog file "FSK_ACC42bits.v" in library work
Module <FSK_Ctrl_ROMTable> compiled
Compiling verilog file "FM_SW_RAM_DEC.v" in library work
Module <FSK_ACC42bits> compiled
Compiling verilog file "FM_Sweep_Reg48B.v" in library work
Module <FM_SW_RAM_DEC> compiled
Compiling verilog file "FM_NOT1B.v" in library work
Module <FM_Sweep_Reg48B> compiled
Compiling verilog file "FM_Frequency_Value.v" in library work
Module <FM_NOT1B> compiled
Compiling verilog file "FM_Deviation_Value.v" in library work
Module <FM_Frequency_Value> compiled
Compiling verilog file "FM_CFrequency_Value.v" in library work
Module <FM_Deviation_Value> compiled
Compiling verilog file "FDCE_latch_48bits.v" in library work
Module <FM_CFrequency_Value> compiled
Compiling verilog file "FDCE_latch_16bits.v" in library work
Module <FDCE_latch_48bits> compiled
Compiling verilog file "FD48CLR.v" in library work
Module <FDCE_latch_16bits> compiled
Module <FD16CE_HXILINX_FD48CLR> compiled
Compiling verilog file "FD12.v" in library work
Module <FD48CLR> compiled
Module <FD8CE_HXILINX_FD12> compiled
Module <FD4CE_HXILINX_FD12> compiled
Compiling verilog file "EXT_Triger.v" in library work
Module <FD12> compiled
Compiling verilog file "EXTSIN_REG1B.v" in library work
Module <EXT_Triger> compiled
Compiling verilog file "DIV.v" in library work
Module <EXTSIN_REG1B> compiled
Module <CB4CE_HXILINX_DIV> compiled
Module <FTC_HXILINX_DIV> compiled
Compiling verilog file "DEC_OP_CTRL2.v" in library work
Module <DIV> compiled
Compiling verilog file "DEC_OP_CTRL.v" in library work
Module <DEC_OP_CTRL2> compiled
Compiling verilog file "DEC_FID16B.v" in library work
Module <DEC_OP_CTRL> compiled
Compiling verilog file "DEC_DReg17B.v" in library work
Module <DEC_FID16B> compiled
Compiling verilog file "DEC_DAC7821_REG.v" in library work
Module <DEC_DReg17B> compiled
Compiling verilog file "DECODE_DAC7821.v" in library work
Module <DEC_DAC7821_REG> compiled
Compiling verilog file "Decoder_Data.v" in library work
Module <DECODE_DAC7821> compiled
Compiling verilog file "DDR2_16_TO_64_RW.vf" in library work
Module <Decoder_Data> compiled
Compiling verilog file "DDFS48bits.v" in library work
Module <DDR2_16_TO_64_RW> compiled
Compiling verilog file "DCM_220MHz.v" in library work
Module <DDFS48bits> compiled
Compiling verilog file "DCM0.vf" in library work
Module <DCM_214MHz> compiled
Compiling verilog file "Data_Reg48B.v" in library work
Module <DCM0> compiled
Compiling verilog file "Data_Reg20B.v" in library work
Module <Data_Reg48B> compiled
Compiling verilog file "Data_Reg16B.v" in library work
Module <Data_Reg20B> compiled
Compiling verilog file "DAC7821_SCANNER.v" in library work
Module <Data_Reg16B> compiled
Compiling verilog file "CVG_DAC7821_RWbar_DPATH.v" in library work
Module <DAC7821_SCANNER> compiled
Compiling verilog file "CVG_DAC7821_Data_DPATH.v" in library work
Module <CVG_DAC7821_RWbar_DPATH> compiled
Compiling verilog file "CVG_DAC7821_CSbar_DPATH.v" in library work
Module <CVG_DAC7821_Data_DPATH> compiled
Compiling verilog file "CPU_Data_Addr.v" in library work
Module <CVG_DAC7821_CSbar_DPATH> compiled
Compiling verilog file "Burst_IPeriod_LD48B.v" in library work
Module <CPU_Data_Addr> compiled
Compiling verilog file "Burst_Increment_LD16B.v" in library work
Module <Burst_IPeriod_LD48B> compiled
Compiling verilog file "Burst_Delay_VU.v" in library work
Module <Burst_Increment_LD16B> compiled
Compiling verilog file "Burst_Ctrl_Rear2.v" in library work
Module <Burst_Delay_VU> compiled
Compiling verilog file "Burst_Ctrl_Rear1.v" in library work
Module <Burst_Ctrl_Rear2> compiled
Compiling verilog file "Burst_Count_LD20B.v" in library work
Module <Burst_Ctrl_Rear1> compiled
Compiling verilog file "BufReg48B.v" in library work
Module <Burst_Count_LD20B> compiled
Compiling verilog file "BufReg42B.v" in library work
Module <BufReg48B> compiled
Compiling verilog file "BufReg34B.v" in library work
Module <BufReg42B> compiled
Compiling verilog file "BufReg32B.v" in library work
Module <BufReg34B> compiled
Compiling verilog file "BufReg16B.v" in library work
Module <BufReg32B> compiled
Compiling verilog file "BufReg14RB.v" in library work
Module <BufReg16B> compiled
Compiling verilog file "BufReg12B.v" in library work
Module <BufReg14RB> compiled
Compiling verilog file "BufReg10B.v" in library work
Module <BufReg12B> compiled
Compiling verilog file "BufEReg14B.v" in library work
Module <BufReg10B> compiled
Compiling verilog file "Based_DDFS_LD48B_K2.v" in library work
Module <BufEReg14B> compiled
Compiling verilog file "Based_DDFS_LD48B_K1.v" in library work
Module <Based_DDFS_LD48B_K2> compiled
Compiling verilog file "Analog_Vol_Reg11B.v" in library work
Module <Based_DDFS_LD48B_K1> compiled
Compiling verilog file "AM_MUXCY16B.v" in library work
Module <Analog_Vol_Reg11B> compiled
Compiling verilog file "AM_CONSTANT_LD16B.v" in library work
Module <AM_MUXCY16B> compiled
Compiling verilog file "ADDR_Path.v" in library work
Module <AM_CONSTANT_LD16B> compiled
Compiling verilog file "AddrBufTempM.v" in library work
Module <ADDR_Path> compiled
Compiling verilog file "Addition_14bits.v" in library work
Module <AddrBufTempM> compiled
Compiling verilog file "ADD48.v" in library work
Module <Addition_14bits> compiled
Module <ADD16_HXILINX_ADD48> compiled
Compiling verilog file "TRIARAM_DPATH.v" in library work
Module <ADD48> compiled
Compiling verilog file "SW_Marker_DPath.v" in library work
Module <TRIARAM_DPATH> compiled
Compiling verilog file "Sweep_SweepTime_Path.v" in library work
Module <SW_Marker_DPath> compiled
Compiling verilog file "Sweep_Start_Path.v" in library work
Module <Sweep_SweepTime_Path> compiled
Compiling verilog file "Sweep_StaEnd_Path.v" in library work
Module <Sweep_Start_Path> compiled
Compiling verilog file "Sweep_FM_Mux48.v" in library work
Module <Sweep_StaEnd_Path> compiled
Compiling verilog file "SQVT_VPath.v" in library work
Module <Sweep_FM_Mux48> compiled
Compiling verilog file "SQVL_VPath.v" in library work
Module <SQVT_VPath> compiled
Compiling verilog file "SPARE_VPath.v" in library work
Module <SQVL_VPath> compiled
Compiling verilog file "Reset_Mux.v" in library work
Module <SPARE_VPath> compiled
Compiling verilog file "REG_VKEY.v" in library work
Module <Reset_Mux> compiled
Compiling verilog file "Reg_Buf3bits.v" in library work
Module <REG_VKEY> compiled
Compiling verilog file "Reg_Buf1bits.v" in library work
Module <Reg_Buf3bits> compiled
Compiling verilog file "OPCTRL_DPATH.v" in library work
Module <Reg_Buf1bits> compiled
Compiling verilog file "Latch_Data_Region.v" in library work
Module <OPCTRL_DPATH> compiled
Compiling verilog file "Integrate_DDFS.v" in library work
Module <Latch_Data_Region> compiled
Compiling verilog file "GAINV_VPath.v" in library work
Module <Integrate_DDFS> compiled
Compiling verilog file "FSWMRAM_DPTH.v" in library work
Module <GAINV_VPath> compiled
Compiling verilog file "FSK_Rate_Sel.v" in library work
Module <FSWMRAM_DPTH> compiled
Compiling verilog file "FSK_Mode.v" in library work
Module <FSK_Rate_Sel> compiled
Compiling verilog file "FM_Frequency_Path.v" in library work
Module <FSK_Mode> compiled
Compiling verilog file "FM_Deviation_Path.v" in library work
Module <FM_Frequency_Path> compiled
Compiling verilog file "FM.v" in library work
Module <FM_Deviation_Path> compiled
Compiling verilog file "EXTSIN_DPATH.v" in library work
Module <FM> compiled
Compiling verilog file "DUTYS_VPath.v" in library work
Module <EXTSIN_DPATH> compiled
Compiling verilog file "Delay_Value_Path.v" in library work
Module <DUTYS_VPath> compiled
Compiling verilog file "Decoder_DataCtrl.v" in library work
Module <Delay_Value_Path> compiled
Compiling verilog file "DCOFFSET_VPath.v" in library work
Module <Decoder_DataCtrl> compiled
Compiling verilog file "DCM_IRest.v" in library work
Module <DCOFFSET_VPath> compiled
Compiling verilog file "Data_Stack_48bits.v" in library work
Module <DCM_IRest> compiled
Compiling verilog file "Data_Reg42B.v" in library work
Module <Data_Stack_48bits> compiled
Compiling verilog file "CVG_DAC7821_AllSignals.v" in library work
Module <Data_Reg42B> compiled
Compiling verilog file "Central_Freq_path.v" in library work
Module <CVG_DAC7821_AllSignals> compiled
Compiling verilog file "Burst_INTP_Path.v" in library work
Module <Central_Freq_path> compiled
Compiling verilog file "Burst_INCRE_VPath.v" in library work
Module <Burst_INTP_Path> compiled
Compiling verilog file "Burst_Ctrl_Integrate.v" in library work
Module <Burst_INCRE_VPath> compiled
Compiling verilog file "Burst_Amount_Path.v" in library work
Module <Burst_Ctrl_Integrate> compiled
Compiling verilog file "BFS_Trigout_SEL.v" in library work
Module <Burst_Amount_Path> compiled
Compiling verilog file "ARB_MODULE.vf" in library work
Module <BFS_Trigout_SEL> compiled
Compiling verilog file "ARB_DDS_SNC_SEL.v" in library work
Module <ARB_MODULE> compiled
Compiling verilog file "ARB_DDS_OSEL.v" in library work
Module <ARB_DDS_SNC_SEL> compiled
Compiling verilog file "AM_Constants_VPath.v" in library work
Module <ARB_DDS_OSEL> compiled
Compiling verilog file "AD9224_DPath.v" in library work
Module <AM_Constants_VPath> compiled
Compiling verilog file "AFG3000_FPGA.v" in library work
Module <AD9224_DataPath> compiled
Module <AFG3000_FPGA> compiled
No errors in compilation
Analysis of file <"AFG3000_FPGA.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <AFG3000_FPGA> in library <work>.

Analyzing hierarchy for module <REG_VKEY> in library <work> with parameters.
	DETECTING = "00"
	FLIPFLOP = "01"
	INTERRUPT = "10"
	KD0 = "000"
	KD1 = "001"
	KD2 = "011"
	KD3 = "010"
	KD4 = "110"
	KD5 = "100"
	KD6 = "101"
	KD7 = "111"
	WAIT_RELEASE = "11"

Analyzing hierarchy for module <DCM_IRest> in library <work>.

Analyzing hierarchy for module <Decoder_DataCtrl> in library <work>.

Analyzing hierarchy for module <Data_Stack_48bits> in library <work>.

Analyzing hierarchy for module <Latch_Data_Region> in library <work>.

Analyzing hierarchy for module <Data_Reg48B> in library <work>.

Analyzing hierarchy for module <Data_Reg42B> in library <work>.

Analyzing hierarchy for module <OPCTRL_DPATH> in library <work>.

Analyzing hierarchy for module <Burst_INTP_Path> in library <work>.

Analyzing hierarchy for module <Burst_Amount_Path> in library <work>.

Analyzing hierarchy for module <Burst_INCRE_VPath> in library <work>.

Analyzing hierarchy for module <Central_Freq_path> in library <work>.

Analyzing hierarchy for module <FM_Deviation_Path> in library <work>.

Analyzing hierarchy for module <FM_Frequency_Path> in library <work>.

Analyzing hierarchy for module <Sweep_StaEnd_Path> in library <work>.

Analyzing hierarchy for module <Sweep_Start_Path> in library <work>.

Analyzing hierarchy for module <Sweep_SweepTime_Path> in library <work>.

Analyzing hierarchy for module <AD9224_DataPath> in library <work>.

Analyzing hierarchy for module <EXTSIN_DPATH> in library <work>.

Analyzing hierarchy for module <SW_Marker_DPath> in library <work>.

Analyzing hierarchy for module <Delay_Value_Path> in library <work>.

Analyzing hierarchy for module <TRIARAM_DPATH> in library <work>.

Analyzing hierarchy for module <FSWMRAM_DPTH> in library <work>.

Analyzing hierarchy for module <DCOFFSET_VPath> in library <work>.

Analyzing hierarchy for module <DUTYS_VPath> in library <work>.

Analyzing hierarchy for module <GAINV_VPath> in library <work>.

Analyzing hierarchy for module <SPARE_VPath> in library <work>.

Analyzing hierarchy for module <SQVL_VPath> in library <work>.

Analyzing hierarchy for module <SQVT_VPath> in library <work>.

Analyzing hierarchy for module <AM_Constants_VPath> in library <work>.

Analyzing hierarchy for module <Sweep_FM_Mux48> in library <work>.

Analyzing hierarchy for module <FSK_Rate_Sel> in library <work>.

Analyzing hierarchy for module <FSK_Mode> in library <work>.

Analyzing hierarchy for module <Integrate_DDFS> in library <work>.

Analyzing hierarchy for module <Burst_Ctrl_Integrate> in library <work>.

Analyzing hierarchy for module <Reset_Mux> in library <work>.

Analyzing hierarchy for module <BufReg16B> in library <work>.

Analyzing hierarchy for module <FM> in library <work>.

Analyzing hierarchy for module <BFS_Trigout_SEL> in library <work>.

Analyzing hierarchy for module <ARB_MODULE> in library <work>.

Analyzing hierarchy for module <ARB_DDS_SNC_SEL> in library <work>.

Analyzing hierarchy for module <ARB_DDS_OSEL> in library <work>.

Analyzing hierarchy for module <Reg_Buf3bits> in library <work>.

Analyzing hierarchy for module <Reg_Buf1bits> in library <work>.

Analyzing hierarchy for module <CVG_DAC7821_AllSignals> in library <work>.

Analyzing hierarchy for module <DCM_214MHz> in library <work>.

Analyzing hierarchy for module <Phase_Shift> in library <work>.

Analyzing hierarchy for module <CPU_Data_Addr> in library <work>.

Analyzing hierarchy for module <Decoder_Data> in library <work>.

Analyzing hierarchy for module <DEC_DReg17B> in library <work>.

Analyzing hierarchy for module <DEC_FID16B> in library <work>.

Analyzing hierarchy for module <BufReg12B> in library <work>.

Analyzing hierarchy for module <FM_SW_RAM_DEC> in library <work>.

Analyzing hierarchy for module <DEC_OP_CTRL> in library <work>.

Analyzing hierarchy for module <DEC_OP_CTRL2> in library <work>.

Analyzing hierarchy for module <Triangle_RAM_DEC> in library <work>.

Analyzing hierarchy for module <DECODE_DAC7821> in library <work>.

Analyzing hierarchy for module <DEC_DAC7821_REG> in library <work>.

Analyzing hierarchy for module <FDCE_latch_16bits> in library <work>.

Analyzing hierarchy for module <FDCE_latch_48bits> in library <work>.

Analyzing hierarchy for module <TReg16Bits> in library <work>.

Analyzing hierarchy for module <TReg20Bits> in library <work>.

Analyzing hierarchy for module <Based_DDFS_LD48B_K1> in library <work>.

Analyzing hierarchy for module <Based_DDFS_LD48B_K2> in library <work>.

Analyzing hierarchy for module <FSK_IPeriod_LD42B> in library <work>.

Analyzing hierarchy for module <Burst_IPeriod_LD48B> in library <work>.

Analyzing hierarchy for module <Burst_Count_LD20B> in library <work>.

Analyzing hierarchy for module <Burst_Increment_LD16B> in library <work>.

Analyzing hierarchy for module <FM_CFrequency_Value> in library <work>.

Analyzing hierarchy for module <FM_Deviation_Value> in library <work>.

Analyzing hierarchy for module <FM_Frequency_Value> in library <work>.

Analyzing hierarchy for module <Sweep_StartEnd_DiffV> in library <work>.

Analyzing hierarchy for module <Sweep_Start_Frequency> in library <work>.

Analyzing hierarchy for module <Sweep_Time_Value> in library <work>.

Analyzing hierarchy for module <Sweep_Marker_ValueLD> in library <work>.

Analyzing hierarchy for module <Burst_Delay_VU> in library <work>.

Analyzing hierarchy for module <REG_DAC7821_MODWAVE> in library <work>.

Analyzing hierarchy for module <REG_DC_OFFSET> in library <work>.

Analyzing hierarchy for module <REG_DUTY_S> in library <work>.

Analyzing hierarchy for module <REG_GAIN_V> in library <work>.

Analyzing hierarchy for module <REG_SPARE> in library <work>.

Analyzing hierarchy for module <REG_SQ_VL> in library <work>.

Analyzing hierarchy for module <REG_SQ_VT> in library <work>.

Analyzing hierarchy for module <AM_CONSTANT_LD16B> in library <work>.

Analyzing hierarchy for module <KeyData_LD16B> in library <work>.

Analyzing hierarchy for module <BufReg32B> in library <work>.

Analyzing hierarchy for module <Data_Reg48B> in library <work>.

Analyzing hierarchy for module <Data_Reg20B> in library <work>.

Analyzing hierarchy for module <Data_Reg16B> in library <work>.

Analyzing hierarchy for module <BufReg48B> in library <work>.

Analyzing hierarchy for module <EXTSIN_REG1B> in library <work>.

Analyzing hierarchy for module <BufReg34B> in library <work>.

Analyzing hierarchy for module <BufReg1B> in library <work>.

Analyzing hierarchy for module <BufReg10B> in library <work>.

Analyzing hierarchy for module <Analog_Vol_Reg11B> in library <work>.

Analyzing hierarchy for module <LREG_D11B> in library <work>.

Analyzing hierarchy for module <FM_Sweep_Reg48B> in library <work>.

Analyzing hierarchy for module <FSK_MUX_Sel> in library <work>.

Analyzing hierarchy for module <FSK_Mux_Reg48B> in library <work>.

Analyzing hierarchy for module <BufReg42B> in library <work>.

Analyzing hierarchy for module <FSK_ACC42bits> in library <work>.

Analyzing hierarchy for module <FSK_Ctrl_ROMTable> in library <work>.

Analyzing hierarchy for module <FSK_EXTSIG_Reg1B> in library <work>.

Analyzing hierarchy for module <Phase_Reg48B> in library <work>.

Analyzing hierarchy for module <DDFS48bits> in library <work>.

Analyzing hierarchy for module <BufReg14RB> in library <work>.

Analyzing hierarchy for module <Addition_14bits> in library <work>.

Analyzing hierarchy for module <ADDR_Path> in library <work>.

Analyzing hierarchy for module <Phase_Mux14B> in library <work>.

Analyzing hierarchy for module <BufEReg14B> in library <work>.

Analyzing hierarchy for module <Phase_Mux> in library <work>.

Analyzing hierarchy for module <AddrBufTempM> in library <work>.

Analyzing hierarchy for module <ROM_Table> in library <work>.

Analyzing hierarchy for module <MUX16Bits> in library <work>.

Analyzing hierarchy for module <Burst_Ctrl_Rear1> in library <work>.

Analyzing hierarchy for module <Burst_Ctrl_Rear2> in library <work>.

Analyzing hierarchy for module <MUX12> in library <work>.

Analyzing hierarchy for module <mux32> in library <work>.

Analyzing hierarchy for module <ADD48> in library <work>.

Analyzing hierarchy for module <FD48CLR> in library <work>.

Analyzing hierarchy for module <SUB48> in library <work>.

Analyzing hierarchy for module <FD12> in library <work>.

Analyzing hierarchy for module <DIV> in library <work>.

Analyzing hierarchy for module <triger> in library <work>.

Analyzing hierarchy for module <EXT_Triger> in library <work>.

Analyzing hierarchy for module <ADD16_HXILINX_ADD48> in library <work>.

Analyzing hierarchy for module <BufReg16B> in library <work>.

Analyzing hierarchy for module <FM_NOT1B> in library <work>.

Analyzing hierarchy for module <AM_MUXCY16B> in library <work>.

Analyzing hierarchy for module <DCM0> in library <work>.

Analyzing hierarchy for module <DDR2_16_TO_64_RW> in library <work>.

Analyzing hierarchy for module <InitialDDR2> in library <work>.

Analyzing hierarchy for entity <mig20> in library <work> (architecture <arc_mem_interface_top>).

Analyzing hierarchy for module <V1> in library <work>.

Analyzing hierarchy for module <DAC7821_SCANNER> in library <work>.

Analyzing hierarchy for module <CVG_DAC7821_Data_DPATH> in library <work>.

Analyzing hierarchy for module <CVG_DAC7821_CSbar_DPATH> in library <work>.

Analyzing hierarchy for module <CVG_DAC7821_RWbar_DPATH> in library <work>.

Analyzing hierarchy for module <FSK_acc_2bits> in library <work>.

Analyzing hierarchy for module <FSK_Reg2bits> in library <work>.

Analyzing hierarchy for module <ACC48bits> in library <work>.

Analyzing hierarchy for module <Addition_2bits> in library <work>.

Analyzing hierarchy for module <AddReg2bits> in library <work>.

Analyzing hierarchy for module <BufReg14B> in library <work>.

Analyzing hierarchy for module <INC_Amount> in library <work>.

Analyzing hierarchy for module <Burst_Amount_Count20Bits> in library <work>.

Analyzing hierarchy for module <Amount_Reg20bits> in library <work>.

Analyzing hierarchy for module <Comparator> in library <work>.

Analyzing hierarchy for module <Burst_Period_EXT> in library <work>.

Analyzing hierarchy for module <Burst_Period> in library <work>.

Analyzing hierarchy for module <Normal_Trigger_Mode> in library <work>.

Analyzing hierarchy for module <Normal_TrigOut_LPath> in library <work>.

Analyzing hierarchy for module <BTrigout_Sel> in library <work>.

Analyzing hierarchy for module <OPN_Sel> in library <work>.

Analyzing hierarchy for module <BPMC_Mux2to1> in library <work>.

Analyzing hierarchy for module <Burst_Gated_Sel> in library <work>.

Analyzing hierarchy for module <EGPN_Sel> in library <work>.

Analyzing hierarchy for module <Burst_IE_Sel> in library <work>.

Analyzing hierarchy for module <GatedPN_Sel> in library <work>.

Analyzing hierarchy for module <Gated_SIG> in library <work>.

Analyzing hierarchy for module <Infinite_merge_Manual> in library <work>.

Analyzing hierarchy for module <Pulse_wave> in library <work>.

Analyzing hierarchy for module <ADD16_HXILINX_ADD48> in library <work>.

Analyzing hierarchy for module <ADD16_HXILINX_ADD48> in library <work>.

Analyzing hierarchy for module <ADD16_HXILINX_ADD48> in library <work>.

Analyzing hierarchy for module <FD16CE_HXILINX_FD48CLR> in library <work>.

Analyzing hierarchy for module <FD16CE_HXILINX_FD48CLR> in library <work>.

Analyzing hierarchy for module <FD16CE_HXILINX_FD48CLR> in library <work>.

Analyzing hierarchy for module <ADDSUB48> in library <work>.

Analyzing hierarchy for module <FD4CE_HXILINX_FD12> in library <work>.

Analyzing hierarchy for module <FD8CE_HXILINX_FD12> in library <work>.

Analyzing hierarchy for module <FTC_HXILINX_DIV> in library <work>.

Analyzing hierarchy for module <CB4CE_HXILINX_DIV> in library <work> with parameters.
	TERMINAL_COUNT = "1111"

Analyzing hierarchy for module <compmc12> in library <work>.

Analyzing hierarchy for module <Gobal_DCM> in library <work>.

Analyzing hierarchy for module <GobalCLK> in library <work>.

Analyzing hierarchy for module <BUFF> in library <work>.

Analyzing hierarchy for module <Write_Controler> in library <work>.

Analyzing hierarchy for module <Read_Controler> in library <work> with parameters.
	OFF = "000"
	ON = "001"
	SUSPEND_BURST0 = "010"
	SUSPEND_BURST1 = "011"
	SUSPEND_WAIT = "100"

Analyzing hierarchy for module <RW_SELECTER> in library <work>.

Analyzing hierarchy for module <SYNC> in library <work>.

Analyzing hierarchy for module <ARB_CLK_GEN> in library <work>.

Analyzing hierarchy for entity <mig20_top_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_infrastructure_top> in library <work> (architecture <arc>).

Analyzing hierarchy for module <Counter8Bits> in library <work>.

Analyzing hierarchy for module <acc_2bits> in library <work>.

Analyzing hierarchy for module <Reg2bits> in library <work>.

Analyzing hierarchy for module <Amount_Reg1B> in library <work>.

Analyzing hierarchy for module <Amount_Reg20B> in library <work>.

Analyzing hierarchy for module <Comp_Reg20bits> in library <work>.

Analyzing hierarchy for module <compare> in library <work>.

Analyzing hierarchy for module <Comp_Reg1bits> in library <work>.

Analyzing hierarchy for module <Period_ACC48bits> in library <work>.

Analyzing hierarchy for module <Reg_12bits> in library <work>.

Analyzing hierarchy for module <Burst_Period_ROMTable> in library <work>.

Analyzing hierarchy for module <Burst_Period_Reg1B> in library <work>.

Analyzing hierarchy for module <Normal_Trigger> in library <work>.

Analyzing hierarchy for module <Counter34B> in library <work>.

Analyzing hierarchy for module <Normal_Trigger_Rear> in library <work>.

Analyzing hierarchy for module <Latency_Buf1B> in library <work>.

Analyzing hierarchy for module <BPMC_Mux> in library <work>.

Analyzing hierarchy for module <BPMC_Reg1bits> in library <work>.

Analyzing hierarchy for module <BPMC_Ctrl> in library <work>.

Analyzing hierarchy for module <Gated_Reg1bit> in library <work>.

Analyzing hierarchy for module <Gated_ENReg1bit> in library <work>.

Analyzing hierarchy for module <Manual_Trigger_Mode> in library <work>.

Analyzing hierarchy for module <Infinite_Integrate> in library <work>.

Analyzing hierarchy for module <IFandML_MUX> in library <work>.

Analyzing hierarchy for module <INFMNL_TrigOut_LPath> in library <work>.

Analyzing hierarchy for module <Pulse_Reg> in library <work>.

Analyzing hierarchy for module <ADSU16_HXILINX_ADDSUB48> in library <work>.

Analyzing hierarchy for module <ADSU16_HXILINX_ADDSUB48> in library <work>.

Analyzing hierarchy for module <ADSU16_HXILINX_ADDSUB48> in library <work>.

Analyzing hierarchy for module <DCM_MUL_16> in library <work>.

Analyzing hierarchy for module <DCM_MUL_4> in library <work>.

Analyzing hierarchy for entity <mig20_controller_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_data_path_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_infrastructure> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_cal_top> in library <work> (architecture <arc>).

Analyzing hierarchy for module <Period_acc_2bits> in library <work>.

Analyzing hierarchy for module <Period_Reg2bits> in library <work>.

Analyzing hierarchy for module <BPMC_Pulse> in library <work>.

Analyzing hierarchy for module <Pulse_Trig> in library <work>.

Analyzing hierarchy for module <Maunal_Trigger> in library <work>.

Analyzing hierarchy for module <Counter34B> in library <work>.

Analyzing hierarchy for module <Maunal_Trigger_Rear> in library <work>.

Analyzing hierarchy for module <Infinite_Trigout> in library <work>.

Analyzing hierarchy for module <Infinite_circuit> in library <work>.

Analyzing hierarchy for module <Latency_Buf1B> in library <work>.

Analyzing hierarchy for entity <mig20_data_read_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_data_read_controller_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_data_write_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_infrastructure_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_controller_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_data_path_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_cal_ctl> in library <work> (architecture <arc_cal_ctl>).

Analyzing hierarchy for entity <mig20_tap_dly> in library <work> (architecture <arc_tap_dly>).

Analyzing hierarchy for module <Pulse_Front> in library <work>.

Analyzing hierarchy for module <Pulse_Rear> in library <work>.

Analyzing hierarchy for module <DFF> in library <work>.

Analyzing hierarchy for module <Infinite_Trigout_Mux> in library <work>.

Analyzing hierarchy for module <Infinite_Trigout_Single_Rear> in library <work>.

Analyzing hierarchy for module <PSWR_Path> in library <work>.

Analyzing hierarchy for module <Infinite_Mode_Mux> in library <work>.

Analyzing hierarchy for module <Maunal_Trigger> in library <work>.

Analyzing hierarchy for module <Manual_Trigger_Single_Front> in library <work>.

Analyzing hierarchy for module <Counter34B> in library <work>.

Analyzing hierarchy for module <Manual_Trigger_Single_Rear> in library <work>.

Analyzing hierarchy for entity <mig20_rd_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_ram8d_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <mig20_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <mig20_fifo_0_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_fifo_1_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_wr_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_s3_dm_iob_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_s3_dqs_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <mig20_s3_dq_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for module <BufReg1B> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <AFG3000_FPGA>.
Module <AFG3000_FPGA> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF0> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF0> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF0> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF0> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF0> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF0> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF1> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF1> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF1> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF1> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF1> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF1> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF2> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF2> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF2> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF2> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF2> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF2> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF3> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF3> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF3> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF3> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF3> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF3> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF4> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF4> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF4> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF4> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF4> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF4> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF5> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF5> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF5> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF5> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF5> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF5> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF6> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF6> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF6> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF6> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF6> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF6> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF7> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF7> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF7> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF7> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF7> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF7> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF8> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF8> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF8> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF8> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF8> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF8> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF9> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF9> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF9> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF9> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF9> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF9> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF10> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF10> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF10> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF10> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF10> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF10> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF11> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF11> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF11> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF11> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF11> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF11> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF12> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF12> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF12> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF12> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF12> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF12> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF13> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF13> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF13> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF13> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF13> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF13> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF14> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF14> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF14> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF14> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF14> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF14> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DataBus_IOBUF15> in unit <AFG3000_FPGA>.
    Set user-defined property "DRIVE =  12" for instance <DataBus_IOBUF15> in unit <AFG3000_FPGA>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DataBus_IOBUF15> in unit <AFG3000_FPGA>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DataBus_IOBUF15> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DataBus_IOBUF15> in unit <AFG3000_FPGA>.
    Set user-defined property "SLEW =  SLOW" for instance <DataBus_IOBUF15> in unit <AFG3000_FPGA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUFDS_LVDS> in unit <AFG3000_FPGA>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUFDS_LVDS> in unit <AFG3000_FPGA>.
    Set user-defined property "KEEP =  true" for signal <CLK_6MHz>.
Analyzing module <REG_VKEY> in library <work>.
	DETECTING = 2'b00
	FLIPFLOP = 2'b01
	INTERRUPT = 2'b10
	KD0 = 3'b000
	KD1 = 3'b001
	KD2 = 3'b011
	KD3 = 3'b010
	KD4 = 3'b110
	KD5 = 3'b100
	KD6 = 3'b101
	KD7 = 3'b111
	WAIT_RELEASE = 2'b11
Module <REG_VKEY> is correct for synthesis.
 
Analyzing module <DCM_IRest> in library <work>.
Module <DCM_IRest> is correct for synthesis.
 
Analyzing module <DCM_214MHz> in library <work>.
Module <DCM_214MHz> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM_214MHz>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM_214MHz>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLKDV_DIVIDE =  13.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLKIN_PERIOD =  18.6260000000000010" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM_214MHz>.
Analyzing module <Phase_Shift> in library <work>.
Module <Phase_Shift> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "CLKIN_PERIOD =  4.6570000000000000" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <Phase_Shift>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <Phase_Shift>.
Analyzing module <Decoder_DataCtrl> in library <work>.
Module <Decoder_DataCtrl> is correct for synthesis.
 
Analyzing module <CPU_Data_Addr> in library <work>.
Module <CPU_Data_Addr> is correct for synthesis.
 
Analyzing module <Decoder_Data> in library <work>.
Module <Decoder_Data> is correct for synthesis.
 
Analyzing module <DEC_DReg17B> in library <work>.
Module <DEC_DReg17B> is correct for synthesis.
 
Analyzing module <DEC_FID16B> in library <work>.
Module <DEC_FID16B> is correct for synthesis.
 
Analyzing module <BufReg12B> in library <work>.
Module <BufReg12B> is correct for synthesis.
 
Analyzing module <FM_SW_RAM_DEC> in library <work>.
Module <FM_SW_RAM_DEC> is correct for synthesis.
 
Analyzing module <DEC_OP_CTRL> in library <work>.
Module <DEC_OP_CTRL> is correct for synthesis.
 
Analyzing module <DEC_OP_CTRL2> in library <work>.
Module <DEC_OP_CTRL2> is correct for synthesis.
 
Analyzing module <Triangle_RAM_DEC> in library <work>.
Module <Triangle_RAM_DEC> is correct for synthesis.
 
Analyzing module <DECODE_DAC7821> in library <work>.
Module <DECODE_DAC7821> is correct for synthesis.
 
Analyzing module <DEC_DAC7821_REG> in library <work>.
Module <DEC_DAC7821_REG> is correct for synthesis.
 
Analyzing module <Data_Stack_48bits> in library <work>.
Module <Data_Stack_48bits> is correct for synthesis.
 
Analyzing module <FDCE_latch_16bits> in library <work>.
Module <FDCE_latch_16bits> is correct for synthesis.
 
Analyzing module <FDCE_latch_48bits> in library <work>.
Module <FDCE_latch_48bits> is correct for synthesis.
 
Analyzing module <TReg16Bits> in library <work>.
Module <TReg16Bits> is correct for synthesis.
 
Analyzing module <TReg20Bits> in library <work>.
Module <TReg20Bits> is correct for synthesis.
 
Analyzing module <Latch_Data_Region> in library <work>.
Module <Latch_Data_Region> is correct for synthesis.
 
Analyzing module <Based_DDFS_LD48B_K1> in library <work>.
Module <Based_DDFS_LD48B_K1> is correct for synthesis.
 
Analyzing module <Based_DDFS_LD48B_K2> in library <work>.
Module <Based_DDFS_LD48B_K2> is correct for synthesis.
 
Analyzing module <FSK_IPeriod_LD42B> in library <work>.
Module <FSK_IPeriod_LD42B> is correct for synthesis.
 
Analyzing module <Burst_IPeriod_LD48B> in library <work>.
Module <Burst_IPeriod_LD48B> is correct for synthesis.
 
Analyzing module <Burst_Count_LD20B> in library <work>.
Module <Burst_Count_LD20B> is correct for synthesis.
 
Analyzing module <Burst_Increment_LD16B> in library <work>.
Module <Burst_Increment_LD16B> is correct for synthesis.
 
Analyzing module <FM_CFrequency_Value> in library <work>.
Module <FM_CFrequency_Value> is correct for synthesis.
 
Analyzing module <FM_Deviation_Value> in library <work>.
Module <FM_Deviation_Value> is correct for synthesis.
 
Analyzing module <FM_Frequency_Value> in library <work>.
Module <FM_Frequency_Value> is correct for synthesis.
 
Analyzing module <Sweep_StartEnd_DiffV> in library <work>.
Module <Sweep_StartEnd_DiffV> is correct for synthesis.
 
Analyzing module <Sweep_Start_Frequency> in library <work>.
Module <Sweep_Start_Frequency> is correct for synthesis.
 
Analyzing module <Sweep_Time_Value> in library <work>.
Module <Sweep_Time_Value> is correct for synthesis.
 
Analyzing module <Sweep_Marker_ValueLD> in library <work>.
Module <Sweep_Marker_ValueLD> is correct for synthesis.
 
Analyzing module <Burst_Delay_VU> in library <work>.
Module <Burst_Delay_VU> is correct for synthesis.
 
Analyzing module <REG_DAC7821_MODWAVE> in library <work>.
Module <REG_DAC7821_MODWAVE> is correct for synthesis.
 
Analyzing module <REG_DC_OFFSET> in library <work>.
Module <REG_DC_OFFSET> is correct for synthesis.
 
Analyzing module <REG_DUTY_S> in library <work>.
Module <REG_DUTY_S> is correct for synthesis.
 
Analyzing module <REG_GAIN_V> in library <work>.
Module <REG_GAIN_V> is correct for synthesis.
 
Analyzing module <REG_SPARE> in library <work>.
Module <REG_SPARE> is correct for synthesis.
 
Analyzing module <REG_SQ_VL> in library <work>.
Module <REG_SQ_VL> is correct for synthesis.
 
Analyzing module <REG_SQ_VT> in library <work>.
Module <REG_SQ_VT> is correct for synthesis.
 
Analyzing module <AM_CONSTANT_LD16B> in library <work>.
Module <AM_CONSTANT_LD16B> is correct for synthesis.
 
Analyzing module <KeyData_LD16B> in library <work>.
Module <KeyData_LD16B> is correct for synthesis.
 
Analyzing module <Data_Reg48B> in library <work>.
Module <Data_Reg48B> is correct for synthesis.
 
Analyzing module <Data_Reg42B> in library <work>.
Module <Data_Reg42B> is correct for synthesis.
 
Analyzing module <OPCTRL_DPATH> in library <work>.
Module <OPCTRL_DPATH> is correct for synthesis.
 
Analyzing module <BufReg32B> in library <work>.
Module <BufReg32B> is correct for synthesis.
 
Analyzing module <Burst_INTP_Path> in library <work>.
Module <Burst_INTP_Path> is correct for synthesis.
 
Analyzing module <Burst_Amount_Path> in library <work>.
Module <Burst_Amount_Path> is correct for synthesis.
 
Analyzing module <Data_Reg20B> in library <work>.
Module <Data_Reg20B> is correct for synthesis.
 
Analyzing module <Burst_INCRE_VPath> in library <work>.
Module <Burst_INCRE_VPath> is correct for synthesis.
 
Analyzing module <Data_Reg16B> in library <work>.
Module <Data_Reg16B> is correct for synthesis.
 
Analyzing module <Central_Freq_path> in library <work>.
Module <Central_Freq_path> is correct for synthesis.
 
Analyzing module <BufReg48B> in library <work>.
Module <BufReg48B> is correct for synthesis.
 
Analyzing module <FM_Deviation_Path> in library <work>.
Module <FM_Deviation_Path> is correct for synthesis.
 
Analyzing module <FM_Frequency_Path> in library <work>.
Module <FM_Frequency_Path> is correct for synthesis.
 
Analyzing module <Sweep_StaEnd_Path> in library <work>.
Module <Sweep_StaEnd_Path> is correct for synthesis.
 
Analyzing module <Sweep_Start_Path> in library <work>.
Module <Sweep_Start_Path> is correct for synthesis.
 
Analyzing module <Sweep_SweepTime_Path> in library <work>.
Module <Sweep_SweepTime_Path> is correct for synthesis.
 
Analyzing module <AD9224_DataPath> in library <work>.
Module <AD9224_DataPath> is correct for synthesis.
 
Analyzing module <EXTSIN_DPATH> in library <work>.
Module <EXTSIN_DPATH> is correct for synthesis.
 
Analyzing module <EXTSIN_REG1B> in library <work>.
Module <EXTSIN_REG1B> is correct for synthesis.
 
Analyzing module <SW_Marker_DPath> in library <work>.
Module <SW_Marker_DPath> is correct for synthesis.
 
Analyzing module <Delay_Value_Path> in library <work>.
Module <Delay_Value_Path> is correct for synthesis.
 
Analyzing module <BufReg34B> in library <work>.
Module <BufReg34B> is correct for synthesis.
 
Analyzing module <TRIARAM_DPATH> in library <work>.
Module <TRIARAM_DPATH> is correct for synthesis.
 
Analyzing module <BufReg1B> in library <work>.
Module <BufReg1B> is correct for synthesis.
 
Analyzing module <BufReg10B> in library <work>.
Module <BufReg10B> is correct for synthesis.
 
Analyzing module <FSWMRAM_DPTH> in library <work>.
Module <FSWMRAM_DPTH> is correct for synthesis.
 
Analyzing module <DCOFFSET_VPath> in library <work>.
Module <DCOFFSET_VPath> is correct for synthesis.
 
Analyzing module <Analog_Vol_Reg11B> in library <work>.
Module <Analog_Vol_Reg11B> is correct for synthesis.
 
Analyzing module <LREG_D11B> in library <work>.
Module <LREG_D11B> is correct for synthesis.
 
Analyzing module <DUTYS_VPath> in library <work>.
Module <DUTYS_VPath> is correct for synthesis.
 
Analyzing module <GAINV_VPath> in library <work>.
Module <GAINV_VPath> is correct for synthesis.
 
Analyzing module <SPARE_VPath> in library <work>.
Module <SPARE_VPath> is correct for synthesis.
 
Analyzing module <SQVL_VPath> in library <work>.
Module <SQVL_VPath> is correct for synthesis.
 
Analyzing module <SQVT_VPath> in library <work>.
Module <SQVT_VPath> is correct for synthesis.
 
Analyzing module <AM_Constants_VPath> in library <work>.
Module <AM_Constants_VPath> is correct for synthesis.
 
Analyzing module <Sweep_FM_Mux48> in library <work>.
Module <Sweep_FM_Mux48> is correct for synthesis.
 
Analyzing module <FM_Sweep_Reg48B> in library <work>.
Module <FM_Sweep_Reg48B> is correct for synthesis.
 
Analyzing module <FSK_Rate_Sel> in library <work>.
Module <FSK_Rate_Sel> is correct for synthesis.
 
Analyzing module <FSK_MUX_Sel> in library <work>.
Module <FSK_MUX_Sel> is correct for synthesis.
 
Analyzing module <FSK_Mux_Reg48B> in library <work>.
Module <FSK_Mux_Reg48B> is correct for synthesis.
 
Analyzing module <FSK_Mode> in library <work>.
Module <FSK_Mode> is correct for synthesis.
 
Analyzing module <BufReg42B> in library <work>.
Module <BufReg42B> is correct for synthesis.
 
Analyzing module <FSK_ACC42bits> in library <work>.
Module <FSK_ACC42bits> is correct for synthesis.
 
Analyzing module <FSK_acc_2bits> in library <work>.
Module <FSK_acc_2bits> is correct for synthesis.
 
Analyzing module <FSK_Reg2bits> in library <work>.
Module <FSK_Reg2bits> is correct for synthesis.
 
Analyzing module <FSK_Ctrl_ROMTable> in library <work>.
Module <FSK_Ctrl_ROMTable> is correct for synthesis.
 
Analyzing module <FSK_EXTSIG_Reg1B> in library <work>.
Module <FSK_EXTSIG_Reg1B> is correct for synthesis.
 
Analyzing module <Integrate_DDFS> in library <work>.
Module <Integrate_DDFS> is correct for synthesis.
 
Analyzing module <Phase_Reg48B> in library <work>.
Module <Phase_Reg48B> is correct for synthesis.
 
Analyzing module <DDFS48bits> in library <work>.
Module <DDFS48bits> is correct for synthesis.
 
Analyzing module <ACC48bits> in library <work>.
Module <ACC48bits> is correct for synthesis.
 
Analyzing module <acc_2bits> in library <work>.
Module <acc_2bits> is correct for synthesis.
 
Analyzing module <Reg2bits> in library <work>.
Module <Reg2bits> is correct for synthesis.
 
Analyzing module <BufReg14RB> in library <work>.
Module <BufReg14RB> is correct for synthesis.
 
Analyzing module <Addition_14bits> in library <work>.
Module <Addition_14bits> is correct for synthesis.
 
Analyzing module <Addition_2bits> in library <work>.
Module <Addition_2bits> is correct for synthesis.
 
Analyzing module <AddReg2bits> in library <work>.
Module <AddReg2bits> is correct for synthesis.
 
Analyzing module <ADDR_Path> in library <work>.
Module <ADDR_Path> is correct for synthesis.
 
Analyzing module <BufReg14B> in library <work>.
Module <BufReg14B> is correct for synthesis.
 
Analyzing module <Phase_Mux14B> in library <work>.
Module <Phase_Mux14B> is correct for synthesis.
 
Analyzing module <BufEReg14B> in library <work>.
Module <BufEReg14B> is correct for synthesis.
 
Analyzing module <Phase_Mux> in library <work>.
Module <Phase_Mux> is correct for synthesis.
 
Analyzing module <AddrBufTempM> in library <work>.
Module <AddrBufTempM> is correct for synthesis.
 
Analyzing module <ROM_Table> in library <work>.
Module <ROM_Table> is correct for synthesis.
 
Analyzing module <MUX16Bits> in library <work>.
Module <MUX16Bits> is correct for synthesis.
 
Analyzing module <Burst_Ctrl_Integrate> in library <work>.
Module <Burst_Ctrl_Integrate> is correct for synthesis.
 
Analyzing module <Burst_Ctrl_Rear1> in library <work>.
Module <Burst_Ctrl_Rear1> is correct for synthesis.
 
Analyzing module <INC_Amount> in library <work>.
Module <INC_Amount> is correct for synthesis.
 
Analyzing module <Amount_Reg1B> in library <work>.
Module <Amount_Reg1B> is correct for synthesis.
 
Analyzing module <Burst_Amount_Count20Bits> in library <work>.
Module <Burst_Amount_Count20Bits> is correct for synthesis.
 
Analyzing module <Amount_Reg20B> in library <work>.
Module <Amount_Reg20B> is correct for synthesis.
 
Analyzing module <Amount_Reg20bits> in library <work>.
Module <Amount_Reg20bits> is correct for synthesis.
 
Analyzing module <Comparator> in library <work>.
Module <Comparator> is correct for synthesis.
 
Analyzing module <Comp_Reg20bits> in library <work>.
Module <Comp_Reg20bits> is correct for synthesis.
 
Analyzing module <compare> in library <work>.
Module <compare> is correct for synthesis.
 
Analyzing module <Comp_Reg1bits> in library <work>.
Module <Comp_Reg1bits> is correct for synthesis.
 
Analyzing module <Burst_Period_EXT> in library <work>.
Module <Burst_Period_EXT> is correct for synthesis.
 
Analyzing module <Burst_Period> in library <work>.
Module <Burst_Period> is correct for synthesis.
 
Analyzing module <Period_ACC48bits> in library <work>.
Module <Period_ACC48bits> is correct for synthesis.
 
Analyzing module <Period_acc_2bits> in library <work>.
Module <Period_acc_2bits> is correct for synthesis.
 
Analyzing module <Period_Reg2bits> in library <work>.
Module <Period_Reg2bits> is correct for synthesis.
 
Analyzing module <Reg_12bits> in library <work>.
Module <Reg_12bits> is correct for synthesis.
 
Analyzing module <Burst_Period_ROMTable> in library <work>.
Module <Burst_Period_ROMTable> is correct for synthesis.
 
Analyzing module <Burst_Period_Reg1B> in library <work>.
Module <Burst_Period_Reg1B> is correct for synthesis.
 
Analyzing module <Normal_Trigger_Mode> in library <work>.
Module <Normal_Trigger_Mode> is correct for synthesis.
 
Analyzing module <Normal_Trigger> in library <work>.
Module <Normal_Trigger> is correct for synthesis.
 
Analyzing module <Counter34B> in library <work>.
Module <Counter34B> is correct for synthesis.
 
Analyzing module <Normal_Trigger_Rear> in library <work>.
Module <Normal_Trigger_Rear> is correct for synthesis.
 
Analyzing module <Normal_TrigOut_LPath> in library <work>.
Module <Normal_TrigOut_LPath> is correct for synthesis.
 
Analyzing module <Latency_Buf1B> in library <work>.
Module <Latency_Buf1B> is correct for synthesis.
 
Analyzing module <BTrigout_Sel> in library <work>.
Module <BTrigout_Sel> is correct for synthesis.
 
Analyzing module <OPN_Sel> in library <work>.
Module <OPN_Sel> is correct for synthesis.
 
Analyzing module <Burst_Ctrl_Rear2> in library <work>.
Module <Burst_Ctrl_Rear2> is correct for synthesis.
 
Analyzing module <BPMC_Mux2to1> in library <work>.
Module <BPMC_Mux2to1> is correct for synthesis.
 
Analyzing module <BPMC_Mux> in library <work>.
Module <BPMC_Mux> is correct for synthesis.
 
Analyzing module <BPMC_Reg1bits> in library <work>.
Module <BPMC_Reg1bits> is correct for synthesis.
 
Analyzing module <BPMC_Ctrl> in library <work>.
Module <BPMC_Ctrl> is correct for synthesis.
 
Analyzing module <BPMC_Pulse> in library <work>.
Module <BPMC_Pulse> is correct for synthesis.
 
Analyzing module <Pulse_Front> in library <work>.
Module <Pulse_Front> is correct for synthesis.
 
Analyzing module <Pulse_Rear> in library <work>.
Module <Pulse_Rear> is correct for synthesis.
 
Analyzing module <DFF> in library <work>.
Module <DFF> is correct for synthesis.
 
Analyzing module <Pulse_Trig> in library <work>.
Module <Pulse_Trig> is correct for synthesis.
 
Analyzing module <Burst_Gated_Sel> in library <work>.
Module <Burst_Gated_Sel> is correct for synthesis.
 
Analyzing module <EGPN_Sel> in library <work>.
Module <EGPN_Sel> is correct for synthesis.
 
Analyzing module <Burst_IE_Sel> in library <work>.
Module <Burst_IE_Sel> is correct for synthesis.
 
Analyzing module <GatedPN_Sel> in library <work>.
Module <GatedPN_Sel> is correct for synthesis.
 
Analyzing module <Gated_SIG> in library <work>.
Module <Gated_SIG> is correct for synthesis.
 
Analyzing module <Gated_Reg1bit> in library <work>.
Module <Gated_Reg1bit> is correct for synthesis.
 
Analyzing module <Gated_ENReg1bit> in library <work>.
Module <Gated_ENReg1bit> is correct for synthesis.
 
Analyzing module <Infinite_merge_Manual> in library <work>.
Module <Infinite_merge_Manual> is correct for synthesis.
 
Analyzing module <Manual_Trigger_Mode> in library <work>.
Module <Manual_Trigger_Mode> is correct for synthesis.
 
Analyzing module <Maunal_Trigger> in library <work>.
Module <Maunal_Trigger> is correct for synthesis.
 
Analyzing module <Maunal_Trigger_Rear> in library <work>.
Module <Maunal_Trigger_Rear> is correct for synthesis.
 
Analyzing module <Infinite_Integrate> in library <work>.
Module <Infinite_Integrate> is correct for synthesis.
 
Analyzing module <Infinite_Trigout> in library <work>.
Module <Infinite_Trigout> is correct for synthesis.
 
Analyzing module <Infinite_Trigout_Mux> in library <work>.
Module <Infinite_Trigout_Mux> is correct for synthesis.
 
Analyzing module <Infinite_Trigout_Single_Rear> in library <work>.
Module <Infinite_Trigout_Single_Rear> is correct for synthesis.
 
Analyzing module <Infinite_circuit> in library <work>.
Module <Infinite_circuit> is correct for synthesis.
 
Analyzing module <PSWR_Path> in library <work>.
Module <PSWR_Path> is correct for synthesis.
 
Analyzing module <Infinite_Mode_Mux> in library <work>.
Module <Infinite_Mode_Mux> is correct for synthesis.
 
Analyzing module <Manual_Trigger_Single_Front> in library <work>.
Module <Manual_Trigger_Single_Front> is correct for synthesis.
 
Analyzing module <Manual_Trigger_Single_Rear> in library <work>.
Module <Manual_Trigger_Single_Rear> is correct for synthesis.
 
Analyzing module <IFandML_MUX> in library <work>.
Module <IFandML_MUX> is correct for synthesis.
 
Analyzing module <INFMNL_TrigOut_LPath> in library <work>.
Module <INFMNL_TrigOut_LPath> is correct for synthesis.
 
Analyzing module <Pulse_wave> in library <work>.
Module <Pulse_wave> is correct for synthesis.
 
Analyzing module <Pulse_Reg> in library <work>.
Module <Pulse_Reg> is correct for synthesis.
 
Analyzing module <Reset_Mux> in library <work>.
Module <Reset_Mux> is correct for synthesis.
 
Analyzing module <BufReg16B> in library <work>.
Module <BufReg16B> is correct for synthesis.
 
Analyzing module <FM> in library <work>.
WARNING:Xst:2211 - "./Multiplier48Bits_V3.v" line 220: Instantiating black box module <Multiplier48Bits_V3>.
Module <FM> is correct for synthesis.
 
Analyzing module <MUX12> in library <work>.
Module <MUX12> is correct for synthesis.
 
Analyzing module <mux32> in library <work>.
Module <mux32> is correct for synthesis.
 
Analyzing module <ADD48> in library <work>.
Module <ADD48> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <ADD48>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <ADD48>.
    Set user-defined property "HU_SET =  XLXI_3_2" for instance <XLXI_3> in unit <ADD48>.
Analyzing module <ADD16_HXILINX_ADD48.2> in library <work>.
Module <ADD16_HXILINX_ADD48.2> is correct for synthesis.
 
Analyzing module <ADD16_HXILINX_ADD48.3> in library <work>.
Module <ADD16_HXILINX_ADD48.3> is correct for synthesis.
 
Analyzing module <ADD16_HXILINX_ADD48.4> in library <work>.
Module <ADD16_HXILINX_ADD48.4> is correct for synthesis.
 
Analyzing module <FD48CLR> in library <work>.
Module <FD48CLR> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <FD48CLR>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <FD48CLR>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <FD48CLR>.
Analyzing module <FD16CE_HXILINX_FD48CLR.1> in library <work>.
Module <FD16CE_HXILINX_FD48CLR.1> is correct for synthesis.
 
Analyzing module <FD16CE_HXILINX_FD48CLR.2> in library <work>.
Module <FD16CE_HXILINX_FD48CLR.2> is correct for synthesis.
 
Analyzing module <FD16CE_HXILINX_FD48CLR.3> in library <work>.
Module <FD16CE_HXILINX_FD48CLR.3> is correct for synthesis.
 
Analyzing module <SUB48> in library <work>.
Module <SUB48> is correct for synthesis.
 
Analyzing module <ADDSUB48> in library <work>.
Module <ADDSUB48> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <ADDSUB48>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <ADDSUB48>.
    Set user-defined property "HU_SET =  XLXI_3_2" for instance <XLXI_3> in unit <ADDSUB48>.
Analyzing module <ADSU16_HXILINX_ADDSUB48.1> in library <work>.
Module <ADSU16_HXILINX_ADDSUB48.1> is correct for synthesis.
 
Analyzing module <ADSU16_HXILINX_ADDSUB48.2> in library <work>.
Module <ADSU16_HXILINX_ADDSUB48.2> is correct for synthesis.
 
Analyzing module <ADSU16_HXILINX_ADDSUB48.3> in library <work>.
Module <ADSU16_HXILINX_ADDSUB48.3> is correct for synthesis.
 
Analyzing module <FD12> in library <work>.
Module <FD12> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <FD12>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <FD12>.
Analyzing module <FD4CE_HXILINX_FD12> in library <work>.
Module <FD4CE_HXILINX_FD12> is correct for synthesis.
 
Analyzing module <FD8CE_HXILINX_FD12> in library <work>.
Module <FD8CE_HXILINX_FD12> is correct for synthesis.
 
Analyzing module <DIV> in library <work>.
Module <DIV> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <DIV>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <DIV>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <DIV>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <XLXI_3> in unit <DIV>.
    Set user-defined property "HU_SET =  XLXI_8_1" for instance <XLXI_8> in unit <DIV>.
Analyzing module <FTC_HXILINX_DIV> in library <work>.
Module <FTC_HXILINX_DIV> is correct for synthesis.
 
Analyzing module <CB4CE_HXILINX_DIV> in library <work>.
	TERMINAL_COUNT = 4'b1111
Module <CB4CE_HXILINX_DIV> is correct for synthesis.
 
Analyzing module <triger> in library <work>.
Module <triger> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <triger>.
Analyzing module <compmc12> in library <work>.
Module <compmc12> is correct for synthesis.
 
Analyzing module <EXT_Triger> in library <work>.
Module <EXT_Triger> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <EXT_Triger>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <EXT_Triger>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <EXT_Triger>.
Analyzing module <ADD16_HXILINX_ADD48.1> in library <work>.
Module <ADD16_HXILINX_ADD48.1> is correct for synthesis.
 
Analyzing module <FM_NOT1B> in library <work>.
Module <FM_NOT1B> is correct for synthesis.
 
Analyzing module <AM_MUXCY16B> in library <work>.
Module <AM_MUXCY16B> is correct for synthesis.
 
Analyzing module <BFS_Trigout_SEL> in library <work>.
Module <BFS_Trigout_SEL> is correct for synthesis.
 
Analyzing module <ARB_MODULE> in library <work>.
Module <ARB_MODULE> is correct for synthesis.
 
Analyzing module <DCM0> in library <work>.
Module <DCM0> is correct for synthesis.
 
Analyzing module <Gobal_DCM> in library <work>.
Module <Gobal_DCM> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "CLKIN_PERIOD =  18.6329999999999990" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <Gobal_DCM>.
WARNING:Xst:2403 - Value of property "USELOWSKEWLINES" elaborates to a null string. The property will be ignored.
Analyzing module <GobalCLK> in library <work>.
Module <GobalCLK> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "CLKFX_MULTIPLY =  15" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "CLKIN_PERIOD =  18.6329999999999990" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <GobalCLK>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <GobalCLK>.
Analyzing module <DDR2_16_TO_64_RW> in library <work>.
WARNING:Xst:852 - "DDR2_16_TO_64_RW.vf" line 136: Unconnected input port 'DATA_IN_R' of instance 'XLXI_4' is tied to GND.
Module <DDR2_16_TO_64_RW> is correct for synthesis.
 
Analyzing module <BUFF> in library <work>.
Module <BUFF> is correct for synthesis.
 
Analyzing module <Write_Controler> in library <work>.
WARNING:Xst:916 - "Controler.v" line 52: Delay is ignored for synthesis.
Module <Write_Controler> is correct for synthesis.
 
Analyzing module <Read_Controler> in library <work>.
	OFF = 3'b000
	ON = 3'b001
	SUSPEND_BURST0 = 3'b010
	SUSPEND_BURST1 = 3'b011
	SUSPEND_WAIT = 3'b100
Module <Read_Controler> is correct for synthesis.
 
    Set user-defined property "KEEP =  TRUE" for signal <STOP>.
    Set user-defined property "KEEP =  TRUE" for signal <ROW_STOP>.
Analyzing module <RW_SELECTER> in library <work>.
Module <RW_SELECTER> is correct for synthesis.
 
Analyzing module <SYNC> in library <work>.
Module <SYNC> is correct for synthesis.
 
Analyzing module <ARB_CLK_GEN> in library <work>.
Module <ARB_CLK_GEN> is correct for synthesis.
 
Analyzing module <DCM_MUL_16> in library <work>.
Module <DCM_MUL_16> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM_MUL_16>.
Analyzing module <DCM_MUL_4> in library <work>.
Module <DCM_MUL_4> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM_MUL_4>.
Analyzing module <InitialDDR2> in library <work>.
WARNING:Xst:916 - "InitialDDR2.v" line 34: Delay is ignored for synthesis.
Module <InitialDDR2> is correct for synthesis.
 
Analyzing Entity <mig20> in library <work> (Architecture <arc_mem_interface_top>).
Entity <mig20> analyzed. Unit <mig20> generated.

Analyzing Entity <mig20_top_0> in library <work> (Architecture <arc>).
Entity <mig20_top_0> analyzed. Unit <mig20_top_0> generated.

Analyzing Entity <mig20_controller_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <ba_address_reg1>.
    Set property "syn_preserve = TRUE" for signal <ba_address_reg2>.
    Set property "syn_preserve = TRUE" for signal <column_address_reg>.
    Set property "syn_preserve = TRUE" for signal <row_address_reg>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_rst>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_set>.
    Set user-defined property "INIT =  0" for instance <ACK_REG_INST1> in unit <mig20_controller_0>.
INFO:Xst:1561 - "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd" line 1041: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd" line 1068: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <rst_iob_out> in unit <mig20_controller_0>.
    Set user-defined property "IOB =  true" for instance <rst_iob_out> in unit <mig20_controller_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <ddr_odt2> in unit <mig20_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <mig20_controller_0> analyzed. Unit <mig20_controller_0> generated.

Analyzing Entity <mig20_data_path_0> in library <work> (Architecture <arc>).
Entity <mig20_data_path_0> analyzed. Unit <mig20_data_path_0> generated.

Analyzing Entity <mig20_data_read_0> in library <work> (Architecture <arc>).
WARNING:Xst:39 - Property "optimize_primitives" not applicable on a signal.
    Set property "syn_preserve = TRUE" for signal <fifo0_rd_addr_r>.
WARNING:Xst:39 - Property "optimize_primitives" not applicable on a signal.
    Set property "syn_preserve = TRUE" for signal <fifo1_rd_addr_r>.
Entity <mig20_data_read_0> analyzed. Unit <mig20_data_read_0> generated.

Analyzing Entity <mig20_rd_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_rd_gray_cntr.vhd" line 71: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <mig20_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <mig20_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <mig20_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <mig20_rd_gray_cntr>.
Entity <mig20_rd_gray_cntr> analyzed. Unit <mig20_rd_gray_cntr> generated.

Analyzing Entity <mig20_ram8d_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <mig20_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <mig20_ram8d_0>.
Entity <mig20_ram8d_0> analyzed. Unit <mig20_ram8d_0> generated.

Analyzing Entity <mig20_data_read_controller_0> in library <work> (Architecture <arc>).
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col0> in unit <mig20_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col1> in unit <mig20_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col0> in unit <mig20_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col1> in unit <mig20_data_read_controller_0>.
Entity <mig20_data_read_controller_0> analyzed. Unit <mig20_data_read_controller_0> generated.

Analyzing Entity <mig20_dqs_delay.1> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <mig20_dqs_delay.1>.
    Set property "syn_noprune = TRUE" for instance <one> in unit <mig20_dqs_delay.1>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <mig20_dqs_delay.1>.
    Set property "syn_noprune = TRUE" for instance <two> in unit <mig20_dqs_delay.1>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <mig20_dqs_delay.1>.
    Set property "syn_noprune = TRUE" for instance <three> in unit <mig20_dqs_delay.1>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <mig20_dqs_delay.1>.
    Set property "syn_noprune = TRUE" for instance <four> in unit <mig20_dqs_delay.1>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <mig20_dqs_delay.1>.
    Set property "syn_noprune = TRUE" for instance <five> in unit <mig20_dqs_delay.1>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <mig20_dqs_delay.1>.
    Set property "syn_noprune = TRUE" for instance <six> in unit <mig20_dqs_delay.1>.
Entity <mig20_dqs_delay.1> analyzed. Unit <mig20_dqs_delay.1> generated.

Analyzing Entity <mig20_dqs_delay.2> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <mig20_dqs_delay.2>.
    Set property "syn_noprune = TRUE" for instance <one> in unit <mig20_dqs_delay.2>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <mig20_dqs_delay.2>.
    Set property "syn_noprune = TRUE" for instance <two> in unit <mig20_dqs_delay.2>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <mig20_dqs_delay.2>.
    Set property "syn_noprune = TRUE" for instance <three> in unit <mig20_dqs_delay.2>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <mig20_dqs_delay.2>.
    Set property "syn_noprune = TRUE" for instance <four> in unit <mig20_dqs_delay.2>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <mig20_dqs_delay.2>.
    Set property "syn_noprune = TRUE" for instance <five> in unit <mig20_dqs_delay.2>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <mig20_dqs_delay.2>.
    Set property "syn_noprune = TRUE" for instance <six> in unit <mig20_dqs_delay.2>.
Entity <mig20_dqs_delay.2> analyzed. Unit <mig20_dqs_delay.2> generated.

Analyzing Entity <mig20_fifo_0_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <mig20_fifo_0_wr_en_0>.
Entity <mig20_fifo_0_wr_en_0> analyzed. Unit <mig20_fifo_0_wr_en_0> generated.

Analyzing Entity <mig20_fifo_1_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <mig20_fifo_1_wr_en_0>.
Entity <mig20_fifo_1_wr_en_0> analyzed. Unit <mig20_fifo_1_wr_en_0> generated.

Analyzing Entity <mig20_wr_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_wr_gray_cntr.vhd" line 63: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <mig20_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <mig20_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <mig20_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <mig20_wr_gray_cntr>.
Entity <mig20_wr_gray_cntr> analyzed. Unit <mig20_wr_gray_cntr> generated.

Analyzing Entity <mig20_data_write_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <write_data0>.
    Set property "syn_preserve = TRUE" for signal <write_data1>.
    Set property "syn_preserve = TRUE" for signal <write_data2>.
    Set property "syn_preserve = TRUE" for signal <write_data3>.
    Set property "syn_preserve = TRUE" for signal <write_data4>.
    Set property "syn_preserve = TRUE" for signal <write_data_m0>.
    Set property "syn_preserve = TRUE" for signal <write_data_m1>.
    Set property "syn_preserve = TRUE" for signal <write_data_m2>.
    Set property "syn_preserve = TRUE" for signal <write_data_m3>.
    Set property "syn_preserve = TRUE" for signal <write_data_m4>.
    Set property "syn_preserve = TRUE" for signal <write_data90>.
    Set property "syn_preserve = TRUE" for signal <write_data90_1>.
    Set property "syn_preserve = TRUE" for signal <write_data90_2>.
    Set property "syn_preserve = TRUE" for signal <write_data270>.
    Set property "syn_preserve = TRUE" for signal <write_data270_1>.
    Set property "syn_preserve = TRUE" for signal <write_data270_2>.
Entity <mig20_data_write_0> analyzed. Unit <mig20_data_write_0> generated.

Analyzing Entity <mig20_infrastructure> in library <work> (Architecture <arc>).
Entity <mig20_infrastructure> analyzed. Unit <mig20_infrastructure> generated.

Analyzing Entity <mig20_iobs_0> in library <work> (Architecture <arc>).
Entity <mig20_iobs_0> analyzed. Unit <mig20_iobs_0> generated.

Analyzing Entity <mig20_infrastructure_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U_clk_i> in unit <mig20_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r_inst> in unit <mig20_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r_inst> in unit <mig20_infrastructure_iobs_0>.
Entity <mig20_infrastructure_iobs_0> analyzed. Unit <mig20_infrastructure_iobs_0> generated.

Analyzing Entity <mig20_controller_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <iob_web> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <iob_web> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_rasb> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <iob_rasb> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_casb> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <iob_casb> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r16> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r16> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r16> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r16> in unit <mig20_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r17> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r17> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r17> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r17> in unit <mig20_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r18> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r18> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r18> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r18> in unit <mig20_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r19> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r19> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r19> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r19> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke1> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <iob_cke> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r20> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r20> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r20> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r20> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_odt> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <iob_odt> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ODT_iob_obuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <ODT_iob_obuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ODT_iob_obuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <ODT_iob_obuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[12].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[11].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[10].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[9].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[8].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[7].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[6].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[5].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[4].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[3].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[2].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[1].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].iob_addr> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[0].iob_addr> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].iob_ba> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_ba[1].iob_ba> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].iob_ba> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOB =  true" for instance <gen_ba[0].iob_ba> in unit <mig20_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].r> in unit <mig20_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_inbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_iob_inbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_iob_inbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_inbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_outbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <rst_iob_outbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_outbuf> in unit <mig20_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_iob_outbuf> in unit <mig20_controller_iobs_0>.
Entity <mig20_controller_iobs_0> analyzed. Unit <mig20_controller_iobs_0> generated.

Analyzing Entity <mig20_data_path_iobs_0> in library <work> (Architecture <arc>).
Entity <mig20_data_path_iobs_0> analyzed. Unit <mig20_data_path_iobs_0> generated.

Analyzing Entity <mig20_s3_dm_iob_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_DM0_OUT> in unit <mig20_s3_dm_iob_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DM1_OBUF> in unit <mig20_s3_dm_iob_0>.
    Set user-defined property "DRIVE =  12" for instance <DM1_OBUF> in unit <mig20_s3_dm_iob_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DM1_OBUF> in unit <mig20_s3_dm_iob_0>.
    Set user-defined property "SLEW =  SLOW" for instance <DM1_OBUF> in unit <mig20_s3_dm_iob_0>.
Entity <mig20_s3_dm_iob_0> analyzed. Unit <mig20_s3_dm_iob_0> generated.

Analyzing Entity <mig20_s3_dqs_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U1> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "IOB =  true" for instance <U1> in unit <mig20_s3_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <U2> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U3> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U3> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U4> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <U4> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U4> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <U4> in unit <mig20_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U4> in unit <mig20_s3_dqs_iob>.
Entity <mig20_s3_dqs_iob> analyzed. Unit <mig20_s3_dqs_iob> generated.

Analyzing Entity <mig20_s3_dq_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <mig20_s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <mig20_s3_dq_iob>.
    Set user-defined property "IOB =  true" for instance <DQ_T> in unit <mig20_s3_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <mig20_s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <mig20_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <mig20_s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <mig20_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <mig20_s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <mig20_s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <mig20_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <mig20_s3_dq_iob>.
Entity <mig20_s3_dq_iob> analyzed. Unit <mig20_s3_dq_iob> generated.

Analyzing Entity <mig20_infrastructure_top> in library <work> (Architecture <arc>).
Entity <mig20_infrastructure_top> analyzed. Unit <mig20_infrastructure_top> generated.

Analyzing Entity <mig20_cal_top> in library <work> (Architecture <arc>).
Entity <mig20_cal_top> analyzed. Unit <mig20_cal_top> generated.

Analyzing Entity <mig20_cal_ctl> in library <work> (Architecture <arc_cal_ctl>).
    Set property "syn_keep = TRUE" for signal <cnt>.
    Set property "syn_keep = TRUE" for signal <trans_onedtct>.
    Set property "syn_keep = TRUE" for signal <trans_twodtct>.
    Set property "syn_keep = TRUE" for signal <phase_cnt>.
    Set property "syn_keep = TRUE" for signal <tap_dly_reg>.
    Set property "syn_keep = TRUE" for signal <enb_trans_two_dtct>.
    Set property "syn_keep = TRUE" for signal <tapfordqs_val>.
INFO:Xst:1432 - Contents of array <tap_dly_reg> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <tap_dly_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <mig20_cal_ctl> analyzed. Unit <mig20_cal_ctl> generated.

Analyzing Entity <mig20_tap_dly> in library <work> (Architecture <arc_tap_dly>).
    Set property "syn_preserve = TRUE" for signal <tap>.
    Set property "syn_preserve = TRUE" for signal <flop1>.
    Set user-defined property "INIT =  E2E2" for instance <l0> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l1> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l2> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l3> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l4> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l5> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l6> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l7> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l8> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l9> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l10> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l11> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l12> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l13> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l14> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l15> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l16> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l17> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l18> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l19> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l20> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l21> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l22> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l23> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l24> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l25> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l26> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l27> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l28> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l29> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l30> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l31> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[0].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[1].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[2].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[3].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[4].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[5].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[6].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[7].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[8].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[9].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[10].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[11].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[12].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[13].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[14].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[15].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[16].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[17].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[18].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[19].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[20].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[21].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[22].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[23].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[24].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[25].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[26].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[27].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[28].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[29].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[30].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[31].r> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <mig20_tap_dly>.
    Set user-defined property "INIT =  0" for instance <u31> in unit <mig20_tap_dly>.
Entity <mig20_tap_dly> analyzed. Unit <mig20_tap_dly> generated.

Analyzing module <V1> in library <work>.
Module <V1> is correct for synthesis.
 
Analyzing module <ARB_DDS_SNC_SEL> in library <work>.
Module <ARB_DDS_SNC_SEL> is correct for synthesis.
 
Analyzing module <ARB_DDS_OSEL> in library <work>.
Module <ARB_DDS_OSEL> is correct for synthesis.
 
Analyzing module <Reg_Buf3bits> in library <work>.
Module <Reg_Buf3bits> is correct for synthesis.
 
Analyzing module <Reg_Buf1bits> in library <work>.
Module <Reg_Buf1bits> is correct for synthesis.
 
Analyzing module <CVG_DAC7821_AllSignals> in library <work>.
Module <CVG_DAC7821_AllSignals> is correct for synthesis.
 
Analyzing module <DAC7821_SCANNER> in library <work>.
Module <DAC7821_SCANNER> is correct for synthesis.
 
Analyzing module <Counter8Bits> in library <work>.
Module <Counter8Bits> is correct for synthesis.
 
Analyzing module <CVG_DAC7821_Data_DPATH> in library <work>.
Module <CVG_DAC7821_Data_DPATH> is correct for synthesis.
 
Analyzing module <CVG_DAC7821_CSbar_DPATH> in library <work>.
Module <CVG_DAC7821_CSbar_DPATH> is correct for synthesis.
 
Analyzing module <CVG_DAC7821_RWbar_DPATH> in library <work>.
Module <CVG_DAC7821_RWbar_DPATH> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ddr_odt_cntrl> in unit <mig20_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <REG_VKEY>.
    Related source file is "REG_VKEY.v".
WARNING:Xst:1305 - Output <VKEY<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <VKEY<3>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <LED<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PRESS_CNT<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_0 (falling_edge)                           |
    | Reset              | CS$and0000 (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x3-bit ROM for signal <KD$mux0000>.
    Found 3-bit register for signal <KD>.
    Found 3-bit register for signal <VKEY<6:4>>.
    Found 3-bit register for signal <VKEY<2:0>>.
    Found 1-bit register for signal <LED_OUT>.
    Found 1-bit register for signal <INT>.
    Found 1-bit register for signal <CLK_0>.
    Found 13-bit up counter for signal <CLK_DIV>.
    Found 3-bit up counter for signal <KD_CNT>.
    Found 1-bit 8-to-1 multiplexer for signal <LED_OUT$mux0000>.
    Found 8-bit register for signal <PRESS_CNT>.
    Found 3-bit up counter for signal <SCAN_CNT>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <REG_VKEY> synthesized.


Synthesizing Unit <Data_Reg48B>.
    Related source file is "Data_Reg48B.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Data_Reg48B> synthesized.


Synthesizing Unit <Data_Reg42B>.
    Related source file is "Data_Reg42B.v".
    Found 42-bit register for signal <Dout>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <Data_Reg42B> synthesized.


Synthesizing Unit <Reset_Mux>.
    Related source file is "Reset_Mux.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reset_Mux> synthesized.


Synthesizing Unit <BufReg16B>.
    Related source file is "BufReg16B.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <BufReg16B> synthesized.


Synthesizing Unit <BFS_Trigout_SEL>.
    Related source file is "BFS_Trigout_SEL.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BFS_Trigout_SEL> synthesized.


Synthesizing Unit <ARB_DDS_SNC_SEL>.
    Related source file is "ARB_DDS_SNC_SEL.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ARB_DDS_SNC_SEL> synthesized.


Synthesizing Unit <ARB_DDS_OSEL>.
    Related source file is "ARB_DDS_OSEL.v".
WARNING:Xst:647 - Input <Clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ARB_DDS_OSEL> synthesized.


Synthesizing Unit <Reg_Buf3bits>.
    Related source file is "Reg_Buf3bits.v".
    Found 3-bit register for signal <Dout>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Reg_Buf3bits> synthesized.


Synthesizing Unit <Reg_Buf1bits>.
    Related source file is "Reg_Buf1bits.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg_Buf1bits> synthesized.


Synthesizing Unit <CPU_Data_Addr>.
    Related source file is "CPU_Data_Addr.v".
    Found 16-bit register for signal <FPGA_Data>.
    Found 26-bit register for signal <FPGA_Addr>.
    Found 1-bit register for signal <INOUT_CTRL>.
    Found 3-bit register for signal <NCS_NWE_NRD>.
    Summary:
	inferred  46 D-type flip-flop(s).
Unit <CPU_Data_Addr> synthesized.


Synthesizing Unit <Decoder_Data>.
    Related source file is "Decoder_Data.v".
    Found 32x17-bit ROM for signal <Code_out$mux0001>.
    Found 17-bit register for signal <Code_out>.
    Summary:
	inferred   1 ROM(s).
	inferred  17 D-type flip-flop(s).
Unit <Decoder_Data> synthesized.


Synthesizing Unit <DEC_DReg17B>.
    Related source file is "DEC_DReg17B.v".
    Found 17-bit register for signal <Dout>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <DEC_DReg17B> synthesized.


Synthesizing Unit <DEC_FID16B>.
    Related source file is "DEC_FID16B.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <DEC_FID16B> synthesized.


Synthesizing Unit <BufReg12B>.
    Related source file is "BufReg12B.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <BufReg12B> synthesized.


Synthesizing Unit <FM_SW_RAM_DEC>.
    Related source file is "FM_SW_RAM_DEC.v".
    Found 1-bit register for signal <CONT_OUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FM_SW_RAM_DEC> synthesized.


Synthesizing Unit <DEC_OP_CTRL>.
    Related source file is "DEC_OP_CTRL.v".
    Found 32-bit register for signal <CTRL_OUT>.
    Found 16-bit register for signal <DATA_TEMPB16>.
    Found 32-bit register for signal <DATA_TEMPB32>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <DEC_OP_CTRL> synthesized.


Synthesizing Unit <DEC_OP_CTRL2>.
    Related source file is "DEC_OP_CTRL2.v".
    Found 32-bit register for signal <CTRL_OUT2>.
    Found 16-bit register for signal <DATA_TEMPB16>.
    Found 32-bit register for signal <DATA_TEMPB32>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <DEC_OP_CTRL2> synthesized.


Synthesizing Unit <Triangle_RAM_DEC>.
    Related source file is "Triangle_RAM_DEC.v".
    Found 1-bit register for signal <WN_OUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Triangle_RAM_DEC> synthesized.


Synthesizing Unit <DECODE_DAC7821>.
    Related source file is "DECODE_DAC7821.v".
    Found 16x12-bit ROM for signal <DECODE_OUT$mux0001>.
    Found 12-bit register for signal <DECODE_OUT>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <DECODE_DAC7821> synthesized.


Synthesizing Unit <DEC_DAC7821_REG>.
    Related source file is "DEC_DAC7821_REG.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <DEC_DAC7821_REG> synthesized.


Synthesizing Unit <FDCE_latch_16bits>.
    Related source file is "FDCE_latch_16bits.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FDCE_latch_16bits> synthesized.


Synthesizing Unit <FDCE_latch_48bits>.
    Related source file is "FDCE_latch_48bits.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <FDCE_latch_48bits> synthesized.


Synthesizing Unit <TReg16Bits>.
    Related source file is "TReg16Bits.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <TReg16Bits> synthesized.


Synthesizing Unit <TReg20Bits>.
    Related source file is "TReg20Bits.v".
    Found 20-bit register for signal <Dout>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <TReg20Bits> synthesized.


Synthesizing Unit <Based_DDFS_LD48B_K1>.
    Related source file is "Based_DDFS_LD48B_K1.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Based_DDFS_LD48B_K1> synthesized.


Synthesizing Unit <Based_DDFS_LD48B_K2>.
    Related source file is "Based_DDFS_LD48B_K2.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Based_DDFS_LD48B_K2> synthesized.


Synthesizing Unit <FSK_IPeriod_LD42B>.
    Related source file is "FSK_IPeriod_LD42B.v".
    Found 42-bit register for signal <Dout>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <FSK_IPeriod_LD42B> synthesized.


Synthesizing Unit <Burst_IPeriod_LD48B>.
    Related source file is "Burst_IPeriod_LD48B.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Burst_IPeriod_LD48B> synthesized.


Synthesizing Unit <Burst_Count_LD20B>.
    Related source file is "Burst_Count_LD20B.v".
    Found 20-bit register for signal <Dout>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Burst_Count_LD20B> synthesized.


Synthesizing Unit <Burst_Increment_LD16B>.
    Related source file is "Burst_Increment_LD16B.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Burst_Increment_LD16B> synthesized.


Synthesizing Unit <FM_CFrequency_Value>.
    Related source file is "FM_CFrequency_Value.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <FM_CFrequency_Value> synthesized.


Synthesizing Unit <FM_Deviation_Value>.
    Related source file is "FM_Deviation_Value.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <FM_Deviation_Value> synthesized.


Synthesizing Unit <FM_Frequency_Value>.
    Related source file is "FM_Frequency_Value.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <FM_Frequency_Value> synthesized.


Synthesizing Unit <Sweep_StartEnd_DiffV>.
    Related source file is "Sweep_StartEnd_DiffV.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Sweep_StartEnd_DiffV> synthesized.


Synthesizing Unit <Sweep_Start_Frequency>.
    Related source file is "Sweep_Start_Frequency.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Sweep_Start_Frequency> synthesized.


Synthesizing Unit <Sweep_Time_Value>.
    Related source file is "Sweep_Time_Value.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Sweep_Time_Value> synthesized.


Synthesizing Unit <Sweep_Marker_ValueLD>.
    Related source file is "Sweep_Marker_ValueLD.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <Sweep_Marker_ValueLD> synthesized.


Synthesizing Unit <Burst_Delay_VU>.
    Related source file is "Burst_Delay_VU.v".
    Found 34-bit register for signal <Dout>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <Burst_Delay_VU> synthesized.


Synthesizing Unit <REG_DAC7821_MODWAVE>.
    Related source file is "REG_DAC7821_MODWAVE.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_DAC7821_MODWAVE> synthesized.


Synthesizing Unit <REG_DC_OFFSET>.
    Related source file is "REG_DC_OFFSET.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_DC_OFFSET> synthesized.


Synthesizing Unit <REG_DUTY_S>.
    Related source file is "REG_DUTY_S.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_DUTY_S> synthesized.


Synthesizing Unit <REG_GAIN_V>.
    Related source file is "REG_GAIN_V.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_GAIN_V> synthesized.


Synthesizing Unit <REG_SPARE>.
    Related source file is "REG_SPARE.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_SPARE> synthesized.


Synthesizing Unit <REG_SQ_VL>.
    Related source file is "REG_SQ_VL.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_SQ_VL> synthesized.


Synthesizing Unit <REG_SQ_VT>.
    Related source file is "REG_SQ_VT.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <REG_SQ_VT> synthesized.


Synthesizing Unit <AM_CONSTANT_LD16B>.
    Related source file is "AM_CONSTANT_LD16B.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <AM_CONSTANT_LD16B> synthesized.


Synthesizing Unit <KeyData_LD16B>.
    Related source file is "KeyData_LD16B.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <KeyData_LD16B> synthesized.


Synthesizing Unit <BufReg32B>.
    Related source file is "BufReg32B.v".
    Found 32-bit register for signal <Dout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <BufReg32B> synthesized.


Synthesizing Unit <Data_Reg20B>.
    Related source file is "Data_Reg20B.v".
    Found 20-bit register for signal <Dout>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Data_Reg20B> synthesized.


Synthesizing Unit <Data_Reg16B>.
    Related source file is "Data_Reg16B.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Data_Reg16B> synthesized.


Synthesizing Unit <BufReg48B>.
    Related source file is "BufReg48B.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <BufReg48B> synthesized.


Synthesizing Unit <EXTSIN_REG1B>.
    Related source file is "EXTSIN_REG1B.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <EXTSIN_REG1B> synthesized.


Synthesizing Unit <BufReg34B>.
    Related source file is "BufReg34B.v".
    Found 34-bit register for signal <Dout>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <BufReg34B> synthesized.


Synthesizing Unit <BufReg1B>.
    Related source file is "BufReg1B.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BufReg1B> synthesized.


Synthesizing Unit <BufReg10B>.
    Related source file is "BufReg10B.v".
    Found 10-bit register for signal <Dout>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <BufReg10B> synthesized.


Synthesizing Unit <Analog_Vol_Reg11B>.
    Related source file is "Analog_Vol_Reg11B.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <Analog_Vol_Reg11B> synthesized.


Synthesizing Unit <LREG_D11B>.
    Related source file is "LREG_D11B.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <LREG_D11B> synthesized.


Synthesizing Unit <FM_Sweep_Reg48B>.
    Related source file is "FM_Sweep_Reg48B.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <FM_Sweep_Reg48B> synthesized.


Synthesizing Unit <FSK_MUX_Sel>.
    Related source file is "FSK_MUX_Sel.v".
Unit <FSK_MUX_Sel> synthesized.


Synthesizing Unit <FSK_Mux_Reg48B>.
    Related source file is "FSK_Mux_Reg48B.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <FSK_Mux_Reg48B> synthesized.


Synthesizing Unit <BufReg42B>.
    Related source file is "BufReg42B.v".
    Found 42-bit register for signal <Dout>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <BufReg42B> synthesized.


Synthesizing Unit <FSK_Ctrl_ROMTable>.
    Related source file is "FSK_Ctrl_ROMTable.v".
    Found 1024x1-bit ROM for signal <Ctrl_Value$mux0000> created at line 19.
    Found 1-bit register for signal <Ctrl_Value>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <FSK_Ctrl_ROMTable> synthesized.


Synthesizing Unit <FSK_EXTSIG_Reg1B>.
    Related source file is "FSK_EXTSIG_Reg1B.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FSK_EXTSIG_Reg1B> synthesized.


Synthesizing Unit <FSK_acc_2bits>.
    Related source file is "FSK_ACC_2bits.v".
    Found 1-bit register for signal <cout>.
    Found 2-bit register for signal <out_c>.
    Found 2-bit adder carry in/out for signal <AUX_38$addsub0000>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FSK_acc_2bits> synthesized.


Synthesizing Unit <FSK_Reg2bits>.
    Related source file is "FSK_Reg2bits.v".
    Found 2-bit register for signal <D_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <FSK_Reg2bits> synthesized.


Synthesizing Unit <Phase_Reg48B>.
    Related source file is "Phase_Reg48B.v".
    Found 48-bit register for signal <Dout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Phase_Reg48B> synthesized.


Synthesizing Unit <BufReg14RB>.
    Related source file is "BufReg14RB.v".
    Found 14-bit register for signal <Dout>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <BufReg14RB> synthesized.


Synthesizing Unit <Phase_Mux14B>.
    Related source file is "Phase_Mux14B.v".
    Found 14-bit register for signal <Dout>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <Phase_Mux14B> synthesized.


Synthesizing Unit <BufEReg14B>.
    Related source file is "BufEReg14B.v".
    Found 14-bit register for signal <Dout>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <BufEReg14B> synthesized.


Synthesizing Unit <Phase_Mux>.
    Related source file is "Phase_Mux.v".
    Found 14-bit register for signal <Dout>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <Phase_Mux> synthesized.


Synthesizing Unit <ROM_Table>.
    Related source file is "ROM_Table.v".
    Found 16384x16-bit ROM for signal <Data_out$mux0000> created at line 23.
    Found 16-bit register for signal <Data_out>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ROM_Table> synthesized.


Synthesizing Unit <MUX16Bits>.
    Related source file is "MUX16Bits.v".
    Found 16-bit register for signal <Dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <MUX16Bits> synthesized.


Synthesizing Unit <acc_2bits>.
    Related source file is "ACC_2bits.v".
    Found 1-bit register for signal <cout>.
    Found 2-bit register for signal <out_c>.
    Found 2-bit adder carry in/out for signal <AUX_58$addsub0000>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <acc_2bits> synthesized.


Synthesizing Unit <Reg2bits>.
    Related source file is "Reg2bits.v".
    Found 2-bit register for signal <D_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Reg2bits> synthesized.


Synthesizing Unit <Addition_2bits>.
    Related source file is "Addition_2bits.v".
    Found 1-bit register for signal <cout>.
    Found 2-bit register for signal <out_c>.
    Found 2-bit adder carry in/out for signal <AUX_60$addsub0000>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Addition_2bits> synthesized.


Synthesizing Unit <AddReg2bits>.
    Related source file is "AddReg2bits.v".
    Found 2-bit register for signal <D_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <AddReg2bits> synthesized.


Synthesizing Unit <BufReg14B>.
    Related source file is "BufReg14B.v".
    Found 14-bit register for signal <Dout>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <BufReg14B> synthesized.


Synthesizing Unit <Amount_Reg20bits>.
    Related source file is "Amount_Reg20bits.v".
    Found 20-bit register for signal <Dout>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Amount_Reg20bits> synthesized.


Synthesizing Unit <Burst_Period_EXT>.
    Related source file is "Burst_Period_EXT.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Burst_Period_EXT> synthesized.


Synthesizing Unit <BTrigout_Sel>.
    Related source file is "BTrigout_Sel.v".
Unit <BTrigout_Sel> synthesized.


Synthesizing Unit <OPN_Sel>.
    Related source file is "OPN_Sel.v".
    Found 1-bit register for signal <Sout_EXT>.
    Found 1-bit 4-to-1 multiplexer for signal <Sout_EXT$mux0000>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OPN_Sel> synthesized.


Synthesizing Unit <Amount_Reg1B>.
    Related source file is "Amount_Reg1B.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Amount_Reg1B> synthesized.


Synthesizing Unit <Amount_Reg20B>.
    Related source file is "Amount_Reg20B.v".
    Found 20-bit register for signal <Dout>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Amount_Reg20B> synthesized.


Synthesizing Unit <Comp_Reg20bits>.
    Related source file is "Comp_Reg20bits.v".
    Found 20-bit register for signal <Dout>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Comp_Reg20bits> synthesized.


Synthesizing Unit <compare>.
    Related source file is "compare.v".
    Found 20-bit comparator less for signal <comp_out$cmp_lt0000> created at line 12.
    Summary:
	inferred   1 Comparator(s).
Unit <compare> synthesized.


Synthesizing Unit <Comp_Reg1bits>.
    Related source file is "Comp_Reg1bits.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Comp_Reg1bits> synthesized.


Synthesizing Unit <Reg_12bits>.
    Related source file is "Reg_12bits.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <Reg_12bits> synthesized.


Synthesizing Unit <Burst_Period_ROMTable>.
    Related source file is "Burst_Period_ROM12bits.v".
    Found 4096x1-bit ROM for signal <Ctrl_Value$mux0000> created at line 17.
    Found 1-bit register for signal <Ctrl_Value>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <Burst_Period_ROMTable> synthesized.


Synthesizing Unit <Burst_Period_Reg1B>.
    Related source file is "Burst_Period_Reg1B.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Burst_Period_Reg1B> synthesized.


Synthesizing Unit <Period_acc_2bits>.
    Related source file is "Period_ACC_2bits.v".
    Found 1-bit register for signal <cout>.
    Found 2-bit register for signal <out_c>.
    Found 2-bit adder carry in/out for signal <AUX_81$addsub0000>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Period_acc_2bits> synthesized.


Synthesizing Unit <Period_Reg2bits>.
    Related source file is "Period_Reg2bits.v".
    Found 2-bit register for signal <D_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Period_Reg2bits> synthesized.


Synthesizing Unit <Normal_Trigger>.
    Related source file is "Normal_Trigger.v".
    Found 1-bit register for signal <Trig_Dout>.
    Found 1-bit register for signal <CTRLTemp>.
    Found 1-bit register for signal <Temp_Ain>.
    Found 1-bit register for signal <Temp_Bin>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Normal_Trigger> synthesized.


Synthesizing Unit <Counter34B>.
    Related source file is "Counter34B.v".
    Found 1-bit register for signal <Dout>.
    Found 34-bit up counter for signal <Count_VT>.
    Found 34-bit register for signal <DinVTemp>.
    Found 34-bit comparator lessequal for signal <Dout$cmp_le0000> created at line 43.
    Summary:
	inferred   1 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Counter34B> synthesized.


Synthesizing Unit <Normal_Trigger_Rear>.
    Related source file is "Normall_Trigger_Rear.v".
    Found 1-bit register for signal <Trig_Dout>.
    Found 1-bit register for signal <CTRLTemp>.
    Found 1-bit register for signal <Temp_Ain>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Normal_Trigger_Rear> synthesized.


Synthesizing Unit <Latency_Buf1B>.
    Related source file is "Latency_Buf1B.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Latency_Buf1B> synthesized.


Synthesizing Unit <Burst_Gated_Sel>.
    Related source file is "Burst_Gated_Sel.v".
    Found 1-bit register for signal <Mux_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Burst_Gated_Sel> synthesized.


Synthesizing Unit <EGPN_Sel>.
    Related source file is "EGPN_Sel.v".
    Found 1-bit register for signal <Sout>.
    Found 1-bit register for signal <NS_Temp>.
    Found 1-bit register for signal <PS_Temp>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <EGPN_Sel> synthesized.


Synthesizing Unit <Burst_IE_Sel>.
    Related source file is "Burst_IE_Sel.v".
    Found 1-bit register for signal <IE_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Burst_IE_Sel> synthesized.


Synthesizing Unit <GatedPN_Sel>.
    Related source file is "GatedPN_Sel.v".
    Found 1-bit register for signal <Sout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <GatedPN_Sel> synthesized.


Synthesizing Unit <BPMC_Mux>.
    Related source file is "BPMC_Mux.v".
Unit <BPMC_Mux> synthesized.


Synthesizing Unit <BPMC_Reg1bits>.
    Related source file is "BPMC_Reg1bits.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BPMC_Reg1bits> synthesized.


Synthesizing Unit <Pulse_Trig>.
    Related source file is "Pulse_Trig.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Pulse_Trig> synthesized.


Synthesizing Unit <DFF>.
    Related source file is "DFF.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.


Synthesizing Unit <Gated_Reg1bit>.
    Related source file is "Gated_Reg1bit.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Gated_Reg1bit> synthesized.


Synthesizing Unit <Gated_ENReg1bit>.
    Related source file is "Gated_ENReg1bit.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Gated_ENReg1bit> synthesized.


Synthesizing Unit <IFandML_MUX>.
    Related source file is "IFandML_MUX.v".
Unit <IFandML_MUX> synthesized.


Synthesizing Unit <Maunal_Trigger>.
    Related source file is "Maunal_Trigger.v".
    Found 1-bit register for signal <Trig_Dout>.
    Found 1-bit register for signal <CTRLTemp>.
    Found 1-bit register for signal <Temp_Ain>.
    Found 1-bit register for signal <Temp_Bin>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Maunal_Trigger> synthesized.


Synthesizing Unit <Maunal_Trigger_Rear>.
    Related source file is "Maunal_Trigger_Rear.v".
    Found 1-bit register for signal <Trig_Dout>.
    Found 1-bit register for signal <CTRLTemp>.
    Found 1-bit register for signal <Temp_Ain>.
    Found 1-bit register for signal <Temp_Bin>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Maunal_Trigger_Rear> synthesized.


Synthesizing Unit <Infinite_Trigout_Mux>.
    Related source file is "Infinite_Trigout_Mux.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Infinite_Trigout_Mux> synthesized.


Synthesizing Unit <Infinite_Trigout_Single_Rear>.
    Related source file is "Infinite_Trigout_Single_Rear.v".
    Found 1-bit register for signal <STrig_out>.
    Found 1-bit register for signal <ANTemp>.
    Found 1-bit register for signal <STemp>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Infinite_Trigout_Single_Rear> synthesized.


Synthesizing Unit <Infinite_Mode_Mux>.
    Related source file is "Infinite_Mode_Mux.v".
Unit <Infinite_Mode_Mux> synthesized.


Synthesizing Unit <Manual_Trigger_Single_Front>.
    Related source file is "Manual_Trigger_Single_Front.v".
    Found 1-bit register for signal <STrig_out>.
    Found 1-bit register for signal <ANTemp>.
    Found 1-bit register for signal <STemp>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Manual_Trigger_Single_Front> synthesized.


Synthesizing Unit <Manual_Trigger_Single_Rear>.
    Related source file is "Manual_Trigger_Single_Rear.v".
    Found 1-bit register for signal <STrig_out>.
    Found 1-bit register for signal <ANTemp>.
    Found 1-bit register for signal <STemp>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Manual_Trigger_Single_Rear> synthesized.


Synthesizing Unit <Pulse_Reg>.
    Related source file is "Pulse_Reg.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Pulse_Reg> synthesized.


Synthesizing Unit <ADD16_HXILINX_ADD48_1>.
    Related source file is "ADD48.v".
    Found 16-bit adder carry out for signal <AUX_103$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD16_HXILINX_ADD48_1> synthesized.


Synthesizing Unit <FM_NOT1B>.
    Related source file is "FM_NOT1B.v".
Unit <FM_NOT1B> synthesized.


Synthesizing Unit <ADD16_HXILINX_ADD48_2>.
    Related source file is "ADD48.v".
    Found 16-bit adder carry in/out for signal <AUX_91$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD16_HXILINX_ADD48_2> synthesized.


Synthesizing Unit <ADD16_HXILINX_ADD48_3>.
    Related source file is "ADD48.v".
    Found 16-bit adder carry in/out for signal <AUX_92$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD16_HXILINX_ADD48_3> synthesized.


Synthesizing Unit <ADD16_HXILINX_ADD48_4>.
    Related source file is "ADD48.v".
    Found 16-bit adder carry in/out for signal <AUX_93$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD16_HXILINX_ADD48_4> synthesized.


Synthesizing Unit <FD16CE_HXILINX_FD48CLR_1>.
    Related source file is "FD48CLR.v".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_FD48CLR_1> synthesized.


Synthesizing Unit <FD16CE_HXILINX_FD48CLR_2>.
    Related source file is "FD48CLR.v".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_FD48CLR_2> synthesized.


Synthesizing Unit <FD16CE_HXILINX_FD48CLR_3>.
    Related source file is "FD48CLR.v".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_FD48CLR_3> synthesized.


Synthesizing Unit <ADSU16_HXILINX_ADDSUB48_1>.
    Related source file is "ADDSUB48.v".
    Found 17-bit subtractor for signal <adsu_tmp$addsub0001> created at line 42.
    Found 17-bit subtractor for signal <adsu_tmp$addsub0002> created at line 42.
    Found 16-bit adder carry in/out for signal <adsu_tmp$addsub0003> created at line 40.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ADSU16_HXILINX_ADDSUB48_1> synthesized.


Synthesizing Unit <ADSU16_HXILINX_ADDSUB48_2>.
    Related source file is "ADDSUB48.v".
    Found 17-bit subtractor for signal <adsu_tmp$addsub0001> created at line 42.
    Found 17-bit subtractor for signal <adsu_tmp$addsub0002> created at line 42.
    Found 16-bit adder carry in/out for signal <adsu_tmp$addsub0003> created at line 40.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ADSU16_HXILINX_ADDSUB48_2> synthesized.


Synthesizing Unit <ADSU16_HXILINX_ADDSUB48_3>.
    Related source file is "ADDSUB48.v".
    Found 17-bit subtractor for signal <adsu_tmp$addsub0001> created at line 42.
    Found 17-bit subtractor for signal <adsu_tmp$addsub0002> created at line 42.
    Found 16-bit adder carry in/out for signal <adsu_tmp$addsub0003> created at line 40.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ADSU16_HXILINX_ADDSUB48_3> synthesized.


Synthesizing Unit <FD4CE_HXILINX_FD12>.
    Related source file is "FD12.v".
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4CE_HXILINX_FD12> synthesized.


Synthesizing Unit <FD8CE_HXILINX_FD12>.
    Related source file is "FD12.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_FD12> synthesized.


Synthesizing Unit <FTC_HXILINX_DIV>.
    Related source file is "DIV.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_DIV> synthesized.


Synthesizing Unit <CB4CE_HXILINX_DIV>.
    Related source file is "DIV.v".
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CB4CE_HXILINX_DIV> synthesized.


Synthesizing Unit <compmc12>.
    Related source file is "compmc12.v".
    Found 12-bit comparator greater for signal <GT>.
    Found 12-bit comparator less for signal <LT>.
    Summary:
	inferred   2 Comparator(s).
Unit <compmc12> synthesized.


Synthesizing Unit <InitialDDR2>.
    Related source file is "InitialDDR2.v".
    Found 3-bit register for signal <CMD_out1>.
    Found 5-bit register for signal <inited>.
    Found 1-bit register for signal <Wait200_done_in_BUF>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <InitialDDR2> synthesized.


Synthesizing Unit <V1>.
    Related source file is "V1.v".
Unit <V1> synthesized.


Synthesizing Unit <BUFF>.
    Related source file is "BUFF.v".
WARNING:Xst:1780 - Signal <Buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Addr4DDR<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <SYNC_START>.
    Found 64-bit register for signal <Data_out>.
    Found 1-bit register for signal <ARB_SEL>.
    Found 32-bit register for signal <ARB_SIZE_OUT>.
    Found 1-bit register for signal <DAC0_ACT>.
    Found 26-bit register for signal <Addr_out>.
    Found 32-bit register for signal <SYNC_END>.
    Found 2-bit register for signal <ARB_CLK_S>.
    Found 1-bit register for signal <Write_enable_out>.
    Found 10-bit register for signal <RESET_DCM_BUF>.
    Summary:
	inferred 201 D-type flip-flop(s).
Unit <BUFF> synthesized.


Synthesizing Unit <Write_Controler>.
    Related source file is "Controler.v".
WARNING:Xst:647 - Input <CMD_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Data_out>.
    Found 3-bit register for signal <CMD_out>.
    Found 1-bit register for signal <WRITE_OUT>.
    Found 1-bit register for signal <Burst_Done_out>.
    Found 1-bit register for signal <AR_STOP>.
    Found 12-bit register for signal <cnt>.
    Found 1-bit register for signal <REWRITE>.
    Summary:
	inferred  51 D-type flip-flop(s).
Unit <Write_Controler> synthesized.


Synthesizing Unit <Read_Controler>.
    Related source file is "Read_Controler.v".
WARNING:Xst:647 - Input <Init_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARB_SIZE32_IN<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARB_SIZE32_IN<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <read_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_A8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <address_set_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SYNC_CNT_ACT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SUB_ACT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Readed_data_in_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ROW_CHANGED> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RETURN_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DELAY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CMD_ACT_CNT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BURST_ONCE_DONE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BURST_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1024x32-bit dual-port RAM <Mram_MEMORY> for signal <MEMORY>.
    Using one-hot encoding for signal <CS>.
    Found 16-bit register for signal <Data_out>.
    Found 1-bit register for signal <SYNC_VAILD>.
    Found 3-bit register for signal <CMD_out>.
    Found 26-bit register for signal <Addr_out>.
    Found 20-bit register for signal <SYNC_CNT_OUT>.
    Found 1-bit register for signal <Burst_done_out>.
    Found 20-bit comparator equal for signal <ADDR_MAX_DONE$cmp_eq0000> created at line 115.
    Found 20-bit register for signal <Addr_Save>.
    Found 20-bit register for signal <AddrBuf0>.
    Found 20-bit adder for signal <AddrBuf0$addsub0000> created at line 188.
    Found 20-bit register for signal <AddrBuf1>.
    Found 1-bit register for signal <AR_STOP>.
    Found 1-bit register for signal <CHANGED_ROW>.
    Found 5-bit register for signal <CS>.
    Found 1-bit register for signal <DAC_ACT0>.
    Found 5-bit register for signal <DAC_OFF_DELAY>.
    Found 1-bit register for signal <DACSTOP>.
    Found 1-bit register for signal <DIV_2_CLK>.
    Found 32-bit register for signal <M_BUF>.
    Found 1-bit register for signal <M_OUTPUT>.
    Found 11-bit up counter for signal <M_READ_CNT>.
    Found 1-bit register for signal <M_STOP>.
    Found 10-bit up counter for signal <M_WRITE_CNT>.
    Found 12-bit register for signal <MARKER_DELAY>.
    Found 1-bit xor2 for signal <ROW_STOP$xor0000> created at line 112.
    Found 20-bit subtractor for signal <SYNC_CNT_OUT$addsub0000> created at line 261.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Read_Controler> synthesized.


Synthesizing Unit <RW_SELECTER>.
    Related source file is "RW_SELECTER.v".
WARNING:Xst:647 - Input <DATA_IN_R> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <RW_SELECTER> synthesized.


Synthesizing Unit <SYNC>.
    Related source file is "SYNC.v".
WARNING:Xst:647 - Input <START_IN<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARB_SIZE_IN<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARB_SIZE_IN<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <END_IN<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SET> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RESET_CNT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ONE_WAVE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_SN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <SYNC_OUT>.
    Found 20-bit comparator equal for signal <END_EQU$cmp_eq0000> created at line 45.
    Found 20-bit comparator equal for signal <ST_EQU$cmp_eq0000> created at line 44.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <SYNC> synthesized.


Synthesizing Unit <mig20_infrastructure>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure.vhd".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib1_r1>.
    Found 1-bit register for signal <rst_calib1_r2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <mig20_infrastructure> synthesized.


Synthesizing Unit <mig20_data_write_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_write_0.vhd".
WARNING:Xst:646 - Signal <write_en_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <write_en_val>.
    Found 32-bit register for signal <write_data1>.
    Found 32-bit register for signal <write_data2>.
    Found 16-bit register for signal <write_data270>.
    Found 16-bit register for signal <write_data270_1>.
    Found 16-bit register for signal <write_data270_2>.
    Found 32-bit register for signal <write_data3>.
    Found 32-bit register for signal <write_data4>.
    Found 16-bit register for signal <write_data90>.
    Found 16-bit register for signal <write_data90_1>.
    Found 16-bit register for signal <write_data90_2>.
    Found 4-bit register for signal <write_data_m1>.
    Found 4-bit register for signal <write_data_m2>.
    Found 2-bit register for signal <write_data_m270>.
    Found 2-bit register for signal <write_data_m270_1>.
    Found 2-bit register for signal <write_data_m270_2>.
    Found 4-bit register for signal <write_data_m3>.
    Found 4-bit register for signal <write_data_m4>.
    Found 2-bit register for signal <write_data_m90>.
    Found 2-bit register for signal <write_data_m90_1>.
    Found 2-bit register for signal <write_data_m90_2>.
    Found 1-bit register for signal <write_en_P1>.
    Summary:
	inferred 254 D-type flip-flop(s).
Unit <mig20_data_write_0> synthesized.


Synthesizing Unit <mig20_cal_ctl>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_ctl_0.vhd".
WARNING:Xst:646 - Signal <cnt_val<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <tapfordqs>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 164.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 89.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit register for signal <tapfordqs_val>.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0000> created at line 185.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0001> created at line 187.
    Found 1-bit register for signal <trans_onedtct>.
    Found 1-bit register for signal <trans_twodtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig20_cal_ctl> synthesized.


Synthesizing Unit <CVG_DAC7821_Data_DPATH>.
    Related source file is "CVG_DAC7821_Data_DPATH.v".
    Found 12-bit register for signal <Dout>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <CVG_DAC7821_Data_DPATH> synthesized.


Synthesizing Unit <CVG_DAC7821_CSbar_DPATH>.
    Related source file is "CVG_DAC7821_CSbar_DPATH.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CVG_DAC7821_CSbar_DPATH> synthesized.


Synthesizing Unit <CVG_DAC7821_RWbar_DPATH>.
    Related source file is "CVG_DAC7821_RWbar_DPATH.v".
    Found 1-bit register for signal <Dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CVG_DAC7821_RWbar_DPATH> synthesized.


Synthesizing Unit <Counter8Bits>.
    Related source file is "Counter8Bits.v".
    Found 15-bit up counter for signal <Dout>.
    Found 15-bit comparator lessequal for signal <Dout$cmp_le0000> created at line 16.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <Counter8Bits> synthesized.


Synthesizing Unit <Decoder_DataCtrl>.
    Related source file is "Decoder_DataCtrl.v".
Unit <Decoder_DataCtrl> synthesized.


Synthesizing Unit <Data_Stack_48bits>.
    Related source file is "Data_Stack_48bits.v".
    Found 1-bit register for signal <EN1>.
    Found 1-bit register for signal <EN2>.
    Found 1-bit register for signal <EN3>.
    Found 1-bit register for signal <EN4>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Data_Stack_48bits> synthesized.


Synthesizing Unit <Latch_Data_Region>.
    Related source file is "Latch_Data_Region.v".
Unit <Latch_Data_Region> synthesized.


Synthesizing Unit <OPCTRL_DPATH>.
    Related source file is "OPCTRL_DPATH.v".
Unit <OPCTRL_DPATH> synthesized.


Synthesizing Unit <Burst_INTP_Path>.
    Related source file is "Burst_INTP_Path.v".
Unit <Burst_INTP_Path> synthesized.


Synthesizing Unit <Burst_Amount_Path>.
    Related source file is "Burst_Amount_Path.v".
Unit <Burst_Amount_Path> synthesized.


Synthesizing Unit <Burst_INCRE_VPath>.
    Related source file is "Burst_INCRE_VPath.v".
Unit <Burst_INCRE_VPath> synthesized.


Synthesizing Unit <Central_Freq_path>.
    Related source file is "Central_Freq_path.v".
Unit <Central_Freq_path> synthesized.


Synthesizing Unit <FM_Deviation_Path>.
    Related source file is "FM_Deviation_Path.v".
Unit <FM_Deviation_Path> synthesized.


Synthesizing Unit <FM_Frequency_Path>.
    Related source file is "FM_Frequency_Path.v".
Unit <FM_Frequency_Path> synthesized.


Synthesizing Unit <Sweep_StaEnd_Path>.
    Related source file is "Sweep_StaEnd_Path.v".
Unit <Sweep_StaEnd_Path> synthesized.


Synthesizing Unit <Sweep_Start_Path>.
    Related source file is "Sweep_Start_Path.v".
Unit <Sweep_Start_Path> synthesized.


Synthesizing Unit <Sweep_SweepTime_Path>.
    Related source file is "Sweep_SweepTime_Path.v".
Unit <Sweep_SweepTime_Path> synthesized.


Synthesizing Unit <AD9224_DataPath>.
    Related source file is "AD9224_DPath.v".
Unit <AD9224_DataPath> synthesized.


Synthesizing Unit <EXTSIN_DPATH>.
    Related source file is "EXTSIN_DPATH.v".
Unit <EXTSIN_DPATH> synthesized.


Synthesizing Unit <SW_Marker_DPath>.
    Related source file is "SW_Marker_DPath.v".
Unit <SW_Marker_DPath> synthesized.


Synthesizing Unit <Delay_Value_Path>.
    Related source file is "Delay_Value_Path.v".
Unit <Delay_Value_Path> synthesized.


Synthesizing Unit <TRIARAM_DPATH>.
    Related source file is "TRIARAM_DPATH.v".
Unit <TRIARAM_DPATH> synthesized.


Synthesizing Unit <FSWMRAM_DPTH>.
    Related source file is "FSWMRAM_DPTH.v".
Unit <FSWMRAM_DPTH> synthesized.


Synthesizing Unit <DCOFFSET_VPath>.
    Related source file is "DCOFFSET_VPath.v".
Unit <DCOFFSET_VPath> synthesized.


Synthesizing Unit <DUTYS_VPath>.
    Related source file is "DUTYS_VPath.v".
Unit <DUTYS_VPath> synthesized.


Synthesizing Unit <GAINV_VPath>.
    Related source file is "GAINV_VPath.v".
Unit <GAINV_VPath> synthesized.


Synthesizing Unit <SPARE_VPath>.
    Related source file is "SPARE_VPath.v".
Unit <SPARE_VPath> synthesized.


Synthesizing Unit <SQVL_VPath>.
    Related source file is "SQVL_VPath.v".
Unit <SQVL_VPath> synthesized.


Synthesizing Unit <SQVT_VPath>.
    Related source file is "SQVT_VPath.v".
Unit <SQVT_VPath> synthesized.


Synthesizing Unit <AM_Constants_VPath>.
    Related source file is "AM_Constants_VPath.v".
Unit <AM_Constants_VPath> synthesized.


Synthesizing Unit <Sweep_FM_Mux48>.
    Related source file is "Sweep_FM_Mux48.v".
Unit <Sweep_FM_Mux48> synthesized.


Synthesizing Unit <FSK_Rate_Sel>.
    Related source file is "FSK_Rate_Sel.v".
Unit <FSK_Rate_Sel> synthesized.


Synthesizing Unit <DCM_214MHz>.
    Related source file is "DCM_220MHz.v".
Unit <DCM_214MHz> synthesized.


Synthesizing Unit <Phase_Shift>.
    Related source file is "Phase_Shift.v".
Unit <Phase_Shift> synthesized.


Synthesizing Unit <FSK_ACC42bits>.
    Related source file is "FSK_ACC42bits.v".
    Found 10-bit register for signal <Sum_out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <FSK_ACC42bits> synthesized.


Synthesizing Unit <Addition_14bits>.
    Related source file is "Addition_14bits.v".
    Found 1-bit register for signal <Carry_out>.
    Found 14-bit register for signal <Sum_out>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <Addition_14bits> synthesized.


Synthesizing Unit <ADDR_Path>.
    Related source file is "ADDR_Path.v".
Unit <ADDR_Path> synthesized.


Synthesizing Unit <AddrBufTempM>.
    Related source file is "AddrBufTempM.v".
Unit <AddrBufTempM> synthesized.


Synthesizing Unit <ACC48bits>.
    Related source file is "ACC48bits.v".
Unit <ACC48bits> synthesized.


Synthesizing Unit <INC_Amount>.
    Related source file is "INC_Amount.v".
Unit <INC_Amount> synthesized.


Synthesizing Unit <Burst_Amount_Count20Bits>.
    Related source file is "Amount_Count20Bits.v".
    Found 20-bit up counter for signal <SUM_Temp>.
    Summary:
	inferred   1 Counter(s).
Unit <Burst_Amount_Count20Bits> synthesized.


Synthesizing Unit <Comparator>.
    Related source file is "comparator.v".
Unit <Comparator> synthesized.


Synthesizing Unit <Normal_Trigger_Mode>.
    Related source file is "Normal_Trigger_Mode.v".
Unit <Normal_Trigger_Mode> synthesized.


Synthesizing Unit <Normal_TrigOut_LPath>.
    Related source file is "Normal_TrigOut_LPath.v".
Unit <Normal_TrigOut_LPath> synthesized.


Synthesizing Unit <Period_ACC48bits>.
    Related source file is "Peirod_ACC48bits.v".
Unit <Period_ACC48bits> synthesized.


Synthesizing Unit <Gated_SIG>.
    Related source file is "Gated_SIG.v".
Unit <Gated_SIG> synthesized.


Synthesizing Unit <Pulse_wave>.
    Related source file is "Pulse_wave.v".
Unit <Pulse_wave> synthesized.


Synthesizing Unit <Pulse_Front>.
    Related source file is "Pulse_Front.v".
Unit <Pulse_Front> synthesized.


Synthesizing Unit <Pulse_Rear>.
    Related source file is "Pulse_Rear.v".
Unit <Pulse_Rear> synthesized.


Synthesizing Unit <Manual_Trigger_Mode>.
    Related source file is "Manual_Trigger_Mode.v".
    Register <Trig_out> equivalent to <INA> has been removed
    Found 1-bit register for signal <INA>.
    Found 1-bit register for signal <INB>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Manual_Trigger_Mode> synthesized.


Synthesizing Unit <INFMNL_TrigOut_LPath>.
    Related source file is "INFMNL_TrigOut_LPath.v".
Unit <INFMNL_TrigOut_LPath> synthesized.


Synthesizing Unit <Infinite_Trigout>.
    Related source file is "Infinite_Trigout.v".
Unit <Infinite_Trigout> synthesized.


Synthesizing Unit <PSWR_Path>.
    Related source file is "PSWR_Path.v".
Unit <PSWR_Path> synthesized.


Synthesizing Unit <MUX12>.
    Related source file is "MUX12.v".
Unit <MUX12> synthesized.


Synthesizing Unit <mux32>.
    Related source file is "mux32.v".
Unit <mux32> synthesized.


Synthesizing Unit <ADD48>.
    Related source file is "ADD48.v".
Unit <ADD48> synthesized.


Synthesizing Unit <FD48CLR>.
    Related source file is "FD48CLR.v".
Unit <FD48CLR> synthesized.


Synthesizing Unit <FD12>.
    Related source file is "FD12.v".
Unit <FD12> synthesized.


Synthesizing Unit <DIV>.
    Related source file is "DIV.v".
Unit <DIV> synthesized.


Synthesizing Unit <triger>.
    Related source file is "triger.v".
Unit <triger> synthesized.


Synthesizing Unit <EXT_Triger>.
    Related source file is "EXT_Triger.v".
Unit <EXT_Triger> synthesized.


Synthesizing Unit <AM_MUXCY16B>.
    Related source file is "AM_MUXCY16B.v".
Unit <AM_MUXCY16B> synthesized.


Synthesizing Unit <ADDSUB48>.
    Related source file is "ADDSUB48.v".
Unit <ADDSUB48> synthesized.


Synthesizing Unit <Gobal_DCM>.
    Related source file is "Gobal_DCM.v".
WARNING:Xst:653 - Signal <CLKIN_IBUFG> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Gobal_DCM> synthesized.


Synthesizing Unit <GobalCLK>.
    Related source file is "GobalCLK.v".
Unit <GobalCLK> synthesized.


Synthesizing Unit <DCM_MUL_16>.
    Related source file is "DCM_MUL_16.v".
Unit <DCM_MUL_16> synthesized.


Synthesizing Unit <DCM_MUL_4>.
    Related source file is "DCM_MUL_4.v".
Unit <DCM_MUL_4> synthesized.


Synthesizing Unit <mig20_controller_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd".
WARNING:Xst:646 - Signal <rst_dqs_div_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <odt_deassert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lmr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_done_dis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_reset3_clk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_enable3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <address_reg<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wrburst_end_1> equivalent to <rdburst_end_1> has been removed
    Register <wrburst_end_2> equivalent to <rdburst_end_2> has been removed
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 40                                             |
    | Inputs             | 15                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst180_r (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <init_current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 28                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | init_current_state$or0000 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <burst_length>.
    Found 1-bit register for signal <ar_done>.
    Found 1-bit register for signal <rst_calib>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <accept_cmd_in>.
    Found 24-bit register for signal <address_reg>.
    Found 1-bit register for signal <ar_done_reg>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <auto_ref1>.
    Found 1-bit register for signal <auto_ref_detect1>.
    Found 1-bit register for signal <auto_ref_issued>.
    Found 1-bit register for signal <auto_ref_wait>.
    Found 1-bit register for signal <auto_ref_wait1>.
    Found 1-bit register for signal <auto_ref_wait2>.
    Found 11-bit up counter for signal <autoref_count>.
    Found 1-bit register for signal <autoref_value>.
    Found 2-bit register for signal <ba_address_reg1>.
    Found 2-bit register for signal <ba_address_reg2>.
    Found 3-bit register for signal <burst_length>.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit subtractor for signal <cas_count$sub0000> created at line 564.
    Found 13-bit register for signal <column_address_reg>.
    Found 6-bit down counter for signal <count6>.
    Found 13-bit register for signal <ddr_address1>.
    Found 2-bit register for signal <ddr_ba1>.
    Found 1-bit register for signal <ddr_casb2>.
    Found 1-bit register for signal <ddr_rasb2>.
    Found 1-bit register for signal <ddr_web2>.
    Found 8-bit down counter for signal <dll_rst_count>.
    Found 3-bit down counter for signal <dqs_div_cascount>.
    Found 3-bit register for signal <dqs_div_rdburstcount>.
    Found 3-bit subtractor for signal <dqs_div_rdburstcount$addsub0000> created at line 1253.
    Found 1-bit register for signal <dqs_enable1>.
    Found 1-bit register for signal <dqs_enable2>.
    Found 1-bit register for signal <dqs_enable_int>.
    Found 1-bit register for signal <dqs_reset1_clk0>.
    Found 1-bit register for signal <dqs_reset2_clk0>.
    Found 1-bit register for signal <dqs_reset_int>.
    Found 1-bit register for signal <go_to_active>.
    Found 4-bit up counter for signal <init_count>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_mem>.
    Found 1-bit register for signal <init_memory>.
    Found 7-bit down counter for signal <init_pre_count>.
    Found 3-bit down counter for signal <rcdr_count>.
    Found 3-bit down counter for signal <rcdw_count>.
    Found 1-bit register for signal <rdburst_end_1>.
    Found 1-bit register for signal <rdburst_end_2>.
    Found 1-bit register for signal <read_cmd1>.
    Found 1-bit register for signal <read_cmd2>.
    Found 1-bit register for signal <read_cmd3>.
    Found 6-bit down counter for signal <rfc_count>.
    Found 1-bit register for signal <rfc_count_reg>.
    Found 13-bit register for signal <row_address_reg>.
    Found 3-bit subtractor for signal <rp_cnt_value$addsub0000> created at line 365.
    Found 3-bit register for signal <rp_count>.
    Found 1-bit register for signal <rpcnt0>.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst180_r>.
    Found 1-bit register for signal <rst_dqs_div_r>.
    Found 3-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wrburst_end_3>.
    Found 3-bit down counter for signal <wrburst_end_cnt>.
    Found 1-bit register for signal <write_cmd1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  12 Counter(s).
	inferred 116 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <mig20_controller_0> synthesized.


Synthesizing Unit <mig20_rd_gray_cntr>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_rd_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <mig20_rd_gray_cntr> synthesized.


Synthesizing Unit <mig20_ram8d_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_ram8d_0.vhd".
Unit <mig20_ram8d_0> synthesized.


Synthesizing Unit <mig20_dqs_delay_1>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_dqs_delay_0.vhd".
Unit <mig20_dqs_delay_1> synthesized.


Synthesizing Unit <mig20_dqs_delay_2>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_dqs_delay_0.vhd".
Unit <mig20_dqs_delay_2> synthesized.


Synthesizing Unit <mig20_fifo_0_wr_en_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_0_wr_en_0.vhd".
Unit <mig20_fifo_0_wr_en_0> synthesized.


Synthesizing Unit <mig20_fifo_1_wr_en_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_1_wr_en_0.vhd".
Unit <mig20_fifo_1_wr_en_0> synthesized.


Synthesizing Unit <mig20_wr_gray_cntr>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_wr_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <mig20_wr_gray_cntr> synthesized.


Synthesizing Unit <mig20_infrastructure_iobs_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_iobs_0.vhd".
Unit <mig20_infrastructure_iobs_0> synthesized.


Synthesizing Unit <mig20_controller_iobs_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_iobs_0.vhd".
Unit <mig20_controller_iobs_0> synthesized.


Synthesizing Unit <mig20_s3_dm_iob_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dm_iob_0.vhd".
Unit <mig20_s3_dm_iob_0> synthesized.


Synthesizing Unit <mig20_s3_dqs_iob>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dqs_iob.vhd".
Unit <mig20_s3_dqs_iob> synthesized.


Synthesizing Unit <mig20_s3_dq_iob>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dq_iob.vhd".
Unit <mig20_s3_dq_iob> synthesized.


Synthesizing Unit <mig20_tap_dly>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_tap_dly.vhd".
    Found 1-bit xor2 for signal <flop2_xnor_0$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_1$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_10$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_11$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_12$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_13$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_14$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_15$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_16$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_17$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_18$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_19$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_2$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_20$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_21$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_22$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_23$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_24$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_25$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_26$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_27$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_28$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_29$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_3$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_30$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_4$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_5$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_6$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_7$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_8$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_9$xor0000>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig20_tap_dly> synthesized.


Synthesizing Unit <DAC7821_SCANNER>.
    Related source file is "DAC7821_SCANNER.v".
    Found 12-bit register for signal <Data_out>.
    Found 4-bit register for signal <HC4051_State_Sel>.
    Found 1-bit register for signal <R_Wbar>.
    Found 1-bit register for signal <CSbar>.
    Found 1-bit register for signal <EN_CTRL>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <DAC7821_SCANNER> synthesized.


Synthesizing Unit <DCM_IRest>.
    Related source file is "DCM_IRest.v".
Unit <DCM_IRest> synthesized.


Synthesizing Unit <FSK_Mode>.
    Related source file is "FSK_Mode.v".
    Found 1-bit register for signal <FSK_Ctrl_out>.
    Found 1-bit register for signal <FSK_CTRL_ST>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <FSK_Mode> synthesized.


Synthesizing Unit <CVG_DAC7821_AllSignals>.
    Related source file is "CVG_DAC7821_AllSignals.v".
Unit <CVG_DAC7821_AllSignals> synthesized.


Synthesizing Unit <DDFS48bits>.
    Related source file is "DDFS48bits.v".
Unit <DDFS48bits> synthesized.


Synthesizing Unit <Burst_Period>.
    Related source file is "Burst_Period_48bits.v".
    Found 48-bit register for signal <Period_value>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Burst_Period> synthesized.


Synthesizing Unit <BPMC_Pulse>.
    Related source file is "BPMC_Pulse.v".
Unit <BPMC_Pulse> synthesized.


Synthesizing Unit <Infinite_circuit>.
    Related source file is "Infinite_circuit.v".
Unit <Infinite_circuit> synthesized.


Synthesizing Unit <SUB48>.
    Related source file is "SUB48.v".
Unit <SUB48> synthesized.


Synthesizing Unit <DCM0>.
    Related source file is "DCM0.vf".
WARNING:Xst:646 - Signal <XLXN_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <DCM0> synthesized.


Synthesizing Unit <ARB_CLK_GEN>.
    Related source file is "ARB_CLK_GEN.vf".
Unit <ARB_CLK_GEN> synthesized.


Synthesizing Unit <mig20_data_read_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_0.vhd".
    Found 8-bit register for signal <fifo0_rd_addr_r>.
    Found 8-bit register for signal <fifo1_rd_addr_r>.
    Found 16-bit register for signal <fifo_0_data_out_r>.
    Found 16-bit register for signal <fifo_1_data_out_r>.
    Found 32-bit register for signal <first_sdr_data>.
    Found 1-bit register for signal <read_valid_data_1_r>.
    Found 1-bit register for signal <read_valid_data_1_r1>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred  83 D-type flip-flop(s).
Unit <mig20_data_read_0> synthesized.


Synthesizing Unit <mig20_data_read_controller_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_controller_0.vhd".
    Found 1-bit register for signal <u_data_val>.
    Found 4-bit comparator equal for signal <fifo_0_empty$cmp_eq0000> created at line 202.
    Found 4-bit register for signal <fifo_0_wr_addr_2d>.
    Found 4-bit register for signal <fifo_0_wr_addr_3d>.
    Found 4-bit register for signal <fifo_0_wr_addr_d>.
    Found 4-bit comparator equal for signal <fifo_1_empty$cmp_eq0000> created at line 204.
    Found 4-bit register for signal <fifo_1_wr_addr_2d>.
    Found 4-bit register for signal <fifo_1_wr_addr_3d>.
    Found 4-bit register for signal <fifo_1_wr_addr_d>.
    Found 1-bit register for signal <read_valid_data_r>.
    Found 1-bit register for signal <read_valid_data_r1>.
    Found 1-bit register for signal <reset90_r>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <mig20_data_read_controller_0> synthesized.


Synthesizing Unit <mig20_data_path_iobs_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_iobs_0.vhd".
Unit <mig20_data_path_iobs_0> synthesized.


Synthesizing Unit <mig20_cal_top>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_top.vhd".
Unit <mig20_cal_top> synthesized.


Synthesizing Unit <Integrate_DDFS>.
    Related source file is "Integrate_DDFS.v".
Unit <Integrate_DDFS> synthesized.


Synthesizing Unit <FM>.
    Related source file is "FM.v".
WARNING:Xst:1780 - Signal <INV_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <FM> synthesized.


Synthesizing Unit <Burst_Ctrl_Rear1>.
    Related source file is "Burst_Ctrl_Rear1.v".
Unit <Burst_Ctrl_Rear1> synthesized.


Synthesizing Unit <BPMC_Ctrl>.
    Related source file is "BPMC_Ctrl.v".
Unit <BPMC_Ctrl> synthesized.


Synthesizing Unit <Infinite_Integrate>.
    Related source file is "Infinite_Integrate.v".
Unit <Infinite_Integrate> synthesized.


Synthesizing Unit <DDR2_16_TO_64_RW>.
    Related source file is "DDR2_16_TO_64_RW.vf".
Unit <DDR2_16_TO_64_RW> synthesized.


Synthesizing Unit <mig20_infrastructure_top>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_top0_0.vhd".
WARNING:Xst:1780 - Signal <sys_clk_ibuf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <wait_200us_int> equivalent to <wait_200us> has been removed
    Found 1-bit register for signal <wait_200us>.
    Found 16-bit up counter for signal <counter200>.
    Found 17-bit comparator less for signal <counter200$cmp_lt0000> created at line 99.
    Found 1-bit register for signal <sys_rst>.
    Found 1-bit register for signal <sys_rst180>.
    Found 1-bit register for signal <sys_rst180_1>.
    Found 1-bit register for signal <sys_rst180_o>.
    Found 1-bit register for signal <sys_rst90>.
    Found 1-bit register for signal <sys_rst90_1>.
    Found 1-bit register for signal <sys_rst90_o>.
    Found 1-bit register for signal <sys_rst_1>.
    Found 1-bit register for signal <sys_rst_o>.
    Found 1-bit register for signal <wait_200us_i>.
    Found 1-bit register for signal <wait_clk270>.
    Found 1-bit register for signal <wait_clk90>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mig20_infrastructure_top> synthesized.


Synthesizing Unit <mig20_data_path_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_0.vhd".
Unit <mig20_data_path_0> synthesized.


Synthesizing Unit <mig20_iobs_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_iobs_0.vhd".
Unit <mig20_iobs_0> synthesized.


Synthesizing Unit <BPMC_Mux2to1>.
    Related source file is "BPMC_Mux2to1.v".
Unit <BPMC_Mux2to1> synthesized.


Synthesizing Unit <Infinite_merge_Manual>.
    Related source file is "Infinite_merge_Manual.v".
Unit <Infinite_merge_Manual> synthesized.


Synthesizing Unit <mig20_top_0>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_top_0.vhd".
Unit <mig20_top_0> synthesized.


Synthesizing Unit <Burst_Ctrl_Rear2>.
    Related source file is "Burst_Ctrl_Rear2.v".
Unit <Burst_Ctrl_Rear2> synthesized.


Synthesizing Unit <mig20>.
    Related source file is "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20.vhd".
WARNING:Xst:1780 - Signal <clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk90_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mig20> synthesized.


Synthesizing Unit <Burst_Ctrl_Integrate>.
    Related source file is "Burst_Ctrl_Integrate.v".
Unit <Burst_Ctrl_Integrate> synthesized.


Synthesizing Unit <ARB_MODULE>.
    Related source file is "ARB_MODULE.vf".
Unit <ARB_MODULE> synthesized.


Synthesizing Unit <AFG3000_FPGA>.
    Related source file is "AFG3000_FPGA.v".
WARNING:Xst:646 - Signal <PSWR2<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DEC_DAC7821_ENBUS<11:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CTRL_WORD<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Burst_INCRE_VU03<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <AFG3000_FPGA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit dual-port RAM                             : 1
# ROMs                                                 : 12
 1024x1-bit ROM                                        : 1
 16384x16-bit ROM                                      : 1
 16x12-bit ROM                                         : 1
 16x4-bit ROM                                          : 6
 32x17-bit ROM                                         : 1
 4096x1-bit ROM                                        : 1
 8x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 98
 16-bit adder carry in/out                             : 9
 16-bit adder carry out                                : 1
 17-bit subtractor                                     : 6
 2-bit adder carry in/out                              : 76
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 4-bit adder                                           : 1
# Counters                                             : 26
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit down counter                                    : 6
 3-bit up counter                                      : 2
 34-bit up counter                                     : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 1700
 1-bit register                                        : 515
 10-bit register                                       : 4
 12-bit register                                       : 45
 13-bit register                                       : 3
 14-bit register                                       : 18
 16-bit register                                       : 52
 17-bit register                                       : 2
 2-bit register                                        : 957
 20-bit register                                       : 12
 24-bit register                                       : 1
 26-bit register                                       : 3
 3-bit register                                        : 9
 32-bit register                                       : 15
 34-bit register                                       : 9
 4-bit register                                        : 11
 42-bit register                                       : 3
 48-bit register                                       : 33
 5-bit register                                        : 6
 8-bit register                                        : 2
# Comparators                                          : 16
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 1
 15-bit comparator lessequal                           : 1
 17-bit comparator less                                : 1
 20-bit comparator equal                               : 3
 20-bit comparator less                                : 1
 34-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 2
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 1
# Multiplexers                                         : 3
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ARB_MODE/MIG_20/top_00/controller0/init_current_state/FSM> on signal <init_current_state[1:2]> with sequential encoding.
--------------------------------
 State              | Encoding
--------------------------------
 init_idle          | 00
 init_precharge     | 01
 init_auto_refresh  | 11
 init_load_mode_reg | 10
--------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ARB_MODE/MIG_20/top_00/controller0/current_state/FSM> on signal <current_state[1:12]> with one-hot encoding.
-----------------------------------------
 State                   | Encoding
-----------------------------------------
 idle                    | 000000000001
 precharge               | 010000000000
 auto_refresh            | 000000000010
 active                  | 000000000100
 first_write             | 000000010000
 write_wait              | 000001000000
 burst_write             | 000100000000
 precharge_after_write   | 000010000000
 precharge_after_write_2 | 001000000000
 read_wait               | 100000000000
 burst_read              | 000000100000
 active_wait             | 000000001000
-----------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <KEYPAD_MODULE/CS/FSM> on signal <CS[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 11    | 11
-------------------
Loading device for application Rf_Device from file '3s1400a.nph' in environment D:\Xilinx\10.1\ISE.
Reading core <Triangle_RAM1K.ngc>.
Reading core <RAM4K_V2.ngc>.
Reading core <Multiplier48Bits_V3.ngc>.
Loading core <Triangle_RAM1K> for timing and area information for instance <Triangle_LUT>.
Loading core <RAM4K_V2> for timing and area information for instance <XLXI_57>.
Loading core <Multiplier48Bits_V3> for timing and area information for instance <XLXI_58>.
WARNING:Xst:2404 -  FFs/Latches <CMD_out1<2:2>> (without init value) have a constant value of 0 in block <InitialDDR2>.
WARNING:Xst:2404 -  FFs/Latches <Addr_out<25:25>> (without init value) have a constant value of 0 in block <Read_Controler>.

Synthesizing (advanced) Unit <Burst_Period_ROMTable>.
INFO:Xst - The ROM <Mrom_Ctrl_Value_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <Ctrl_Value>.
INFO:Xst - The RAM <Mrom_Ctrl_Value_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 1-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Rate_in>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <Ctrl_Value>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Burst_Period_ROMTable> synthesized (advanced).

Synthesizing (advanced) Unit <DECODE_DAC7821>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_DECODE_OUT_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <DECODE_DAC7821> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder_Data>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Code_out_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Decoder_Data> synthesized (advanced).

Synthesizing (advanced) Unit <FSK_Ctrl_ROMTable>.
INFO:Xst - The ROM <Mrom_Ctrl_Value_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <Ctrl_Value>.
INFO:Xst - The RAM <Mrom_Ctrl_Value_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 1-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Rate_in>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <Ctrl_Value>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FSK_Ctrl_ROMTable> synthesized (advanced).

Synthesizing (advanced) Unit <REG_VKEY>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_KD_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <REG_VKEY> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_Table>.
INFO:Xst - The ROM <Mrom_Data_out_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <Data_out>.
INFO:Xst - The RAM <Mrom_Data_out_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Addr_in>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <Data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM_Table> synthesized (advanced).

Synthesizing (advanced) Unit <Read_Controler>.
INFO:Xst - The RAM <Mram_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <M_BUF>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK_in_90>     | fall     |
    |     weA            | connected to signal <Data_valid_in> | high     |
    |     addrA          | connected to signal <M_WRITE_CNT>   |          |
    |     diA            | connected to signal <Readed_data_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <DCM_200M>      | rise     |
    |     enB            | connected to signal <M_READ_CNT<0>_0> | high     |
    |     addrB          | connected to signal <M_READ_CNT>    |          |
    |     doB            | connected to signal <M_BUF>         |          |
    |     dorstB         | connected to signal <M_OUTPUT>      | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Read_Controler> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <CMD_out1_0> (without init value) has a constant value of 0 in block <InitialDDR2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <inited_4> of sequential type is unconnected in block <InitialDDR2>.
WARNING:Xst:1710 - FF/Latch <Addr_out_1> (without init value) has a constant value of 0 in block <BUFF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_2> (without init value) has a constant value of 0 in block <BUFF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_3> (without init value) has a constant value of 0 in block <BUFF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_12> (without init value) has a constant value of 0 in block <BUFF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CMD_out_0> has a constant value of 0 in block <Write_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMD_out_1> has a constant value of 0 in block <Write_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CMD_out_0> (without init value) has a constant value of 0 in block <Read_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_0> (without init value) has a constant value of 0 in block <Read_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_1> (without init value) has a constant value of 0 in block <Read_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_2> (without init value) has a constant value of 0 in block <Read_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_3> (without init value) has a constant value of 0 in block <Read_Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_out_12> (without init value) has a constant value of 0 in block <Read_Controler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CMD_out_1> in Unit <Read_Controler> is equivalent to the following FF/Latch, which will be removed : <CMD_out_2> 
INFO:Xst:2261 - The FF/Latch <tapfordqs_val_0> in Unit <mig20_cal_ctl> is equivalent to the following FF/Latch, which will be removed : <tapfordqs_val_4> 
WARNING:Xst:638 - in unit mig20_cal_ctl Conflict on KEEP property on signal tapfordqs_val<0> and tapfordqs_val<4> tapfordqs_val<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tapfordqs_0> in Unit <mig20_cal_ctl> is equivalent to the following FF/Latch, which will be removed : <tapfordqs_4> 
WARNING:Xst:1710 - FF/Latch <column_address_reg_10> (without init value) has a constant value of 0 in block <mig20_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <mig20_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_reg_10> of sequential type is unconnected in block <mig20_controller_0>.
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <mig20_controller_0>.
WARNING:Xst:1710 - FF/Latch <ba_address_reg1_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ba_address_reg2_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DATA_TEMPB32_31> of sequential type is unconnected in block <DEC_OPCTRL>.
WARNING:Xst:2677 - Node <CTRL_OUT_31> of sequential type is unconnected in block <DEC_OPCTRL>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_7> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_8> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_9> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_10> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_11> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_12> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_13> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_14> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_15> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_7> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_8> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_9> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_10> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_11> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_12> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_13> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_14> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_15> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_16> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_17> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_18> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_19> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_20> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_21> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_22> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_23> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_24> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_25> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_26> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_27> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_28> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_29> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_30> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_31> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_7> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_8> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_9> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_10> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_11> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_12> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_13> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_14> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_15> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_16> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_17> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_18> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_19> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_20> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_21> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_22> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_23> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_24> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_25> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_26> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_27> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_28> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_29> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_30> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_31> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DECODE_OUT_9> of sequential type is unconnected in block <DEC_DAC7821>.
WARNING:Xst:2677 - Node <DECODE_OUT_10> of sequential type is unconnected in block <DEC_DAC7821>.
WARNING:Xst:2677 - Node <DECODE_OUT_11> of sequential type is unconnected in block <DEC_DAC7821>.
WARNING:Xst:2677 - Node <Dout_9> of sequential type is unconnected in block <DEC_DAC_CR>.
WARNING:Xst:2677 - Node <Dout_10> of sequential type is unconnected in block <DEC_DAC_CR>.
WARNING:Xst:2677 - Node <Dout_11> of sequential type is unconnected in block <DEC_DAC_CR>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VU>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VU>.
WARNING:Xst:2677 - Node <Dout_8> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_9> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_10> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_11> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_12> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_13> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <OPC_P00>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <OPC_P01>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <OPC_P02>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT00>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT00>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT01>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT01>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT02>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT02>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT03>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT03>.
WARNING:Xst:2677 - Node <cout> of sequential type is unconnected in block <Stage21_acc>.
WARNING:Xst:2677 - Node <Carry_out> of sequential type is unconnected in block <PHAS_INCR>.
WARNING:Xst:2677 - Node <cout> of sequential type is unconnected in block <Stage7_add>.
WARNING:Xst:2677 - Node <cout> of sequential type is unconnected in block <Stage24_acc>.
WARNING:Xst:1290 - Hierarchical block <PR02> is unconnected in block <BPW_Gen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PR03> is unconnected in block <BPW_Gen>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_1> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_30> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_0> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_31> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_29> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_28> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_25> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_27> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_26> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_22> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_24> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_23> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_30> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_31> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_29> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_28> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_25> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_27> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_26> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_24> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_23> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_20> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_22> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_21> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_31> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_30> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_27> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_29> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_28> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_24> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_26> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_25> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_21> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_23> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_22> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_20> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SEL> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ba_address_reg1_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <ba_address_reg2_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_1> of sequential type is unconnected in block <controller0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x1-bit single-port block RAM                      : 1
 1024x32-bit dual-port block RAM                       : 1
 16384x16-bit single-port block RAM                    : 1
 4096x1-bit single-port block RAM                      : 1
# ROMs                                                 : 9
 16x12-bit ROM                                         : 1
 16x4-bit ROM                                          : 6
 32x17-bit ROM                                         : 1
 8x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 95
 16-bit adder carry in/out                             : 9
 16-bit adder carry out                                : 1
 17-bit subtractor borrow in                           : 3
 2-bit adder carry in/out                              : 76
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 4-bit adder                                           : 1
# Counters                                             : 26
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit down counter                                    : 6
 3-bit up counter                                      : 2
 34-bit up counter                                     : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 7196
 Flip-Flops                                            : 7196
# Comparators                                          : 16
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 1
 15-bit comparator lessequal                           : 1
 17-bit comparator less                                : 1
 20-bit comparator equal                               : 3
 20-bit comparator less                                : 1
 34-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 2
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 1
# Multiplexers                                         : 3
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AFG3000_FPGA> ...

Optimizing unit <ARB_DDS_OSEL> ...

Optimizing unit <FSK_MUX_Sel> ...

Optimizing unit <BTrigout_Sel> ...

Optimizing unit <BPMC_Mux> ...

Optimizing unit <IFandML_MUX> ...

Optimizing unit <Infinite_Mode_Mux> ...

Optimizing unit <FM_NOT1B> ...

Optimizing unit <V1> ...

Optimizing unit <RW_SELECTER> ...

Optimizing unit <REG_VKEY> ...

Optimizing unit <Data_Reg48B> ...

Optimizing unit <Data_Reg42B> ...

Optimizing unit <Reset_Mux> ...

Optimizing unit <BufReg16B> ...

Optimizing unit <BFS_Trigout_SEL> ...

Optimizing unit <ARB_DDS_SNC_SEL> ...

Optimizing unit <Reg_Buf3bits> ...

Optimizing unit <Reg_Buf1bits> ...

Optimizing unit <CPU_Data_Addr> ...

Optimizing unit <Decoder_Data> ...

Optimizing unit <DEC_DReg17B> ...

Optimizing unit <DEC_FID16B> ...

Optimizing unit <BufReg12B> ...

Optimizing unit <FM_SW_RAM_DEC> ...

Optimizing unit <DEC_OP_CTRL> ...

Optimizing unit <DEC_OP_CTRL2> ...

Optimizing unit <Triangle_RAM_DEC> ...

Optimizing unit <DECODE_DAC7821> ...

Optimizing unit <DEC_DAC7821_REG> ...

Optimizing unit <FDCE_latch_16bits> ...

Optimizing unit <FDCE_latch_48bits> ...

Optimizing unit <TReg16Bits> ...

Optimizing unit <TReg20Bits> ...

Optimizing unit <Based_DDFS_LD48B_K1> ...

Optimizing unit <Based_DDFS_LD48B_K2> ...

Optimizing unit <FSK_IPeriod_LD42B> ...

Optimizing unit <Burst_IPeriod_LD48B> ...

Optimizing unit <Burst_Count_LD20B> ...

Optimizing unit <Burst_Increment_LD16B> ...

Optimizing unit <FM_CFrequency_Value> ...

Optimizing unit <FM_Deviation_Value> ...

Optimizing unit <FM_Frequency_Value> ...

Optimizing unit <Sweep_StartEnd_DiffV> ...

Optimizing unit <Sweep_Start_Frequency> ...

Optimizing unit <Sweep_Time_Value> ...

Optimizing unit <Sweep_Marker_ValueLD> ...

Optimizing unit <Burst_Delay_VU> ...

Optimizing unit <REG_DAC7821_MODWAVE> ...

Optimizing unit <REG_DC_OFFSET> ...

Optimizing unit <REG_DUTY_S> ...

Optimizing unit <REG_GAIN_V> ...

Optimizing unit <REG_SPARE> ...

Optimizing unit <REG_SQ_VL> ...

Optimizing unit <REG_SQ_VT> ...

Optimizing unit <AM_CONSTANT_LD16B> ...

Optimizing unit <KeyData_LD16B> ...

Optimizing unit <BufReg32B> ...

Optimizing unit <Data_Reg20B> ...

Optimizing unit <Data_Reg16B> ...

Optimizing unit <BufReg48B> ...

Optimizing unit <EXTSIN_REG1B> ...

Optimizing unit <BufReg34B> ...

Optimizing unit <BufReg1B> ...

Optimizing unit <BufReg10B> ...

Optimizing unit <Analog_Vol_Reg11B> ...

Optimizing unit <LREG_D11B> ...

Optimizing unit <FM_Sweep_Reg48B> ...

Optimizing unit <FSK_Mux_Reg48B> ...

Optimizing unit <BufReg42B> ...

Optimizing unit <FSK_Ctrl_ROMTable> ...

Optimizing unit <FSK_EXTSIG_Reg1B> ...

Optimizing unit <FSK_acc_2bits> ...

Optimizing unit <FSK_Reg2bits> ...

Optimizing unit <Phase_Reg48B> ...

Optimizing unit <BufReg14RB> ...

Optimizing unit <Phase_Mux14B> ...

Optimizing unit <BufEReg14B> ...

Optimizing unit <Phase_Mux> ...

Optimizing unit <ROM_Table> ...

Optimizing unit <MUX16Bits> ...

Optimizing unit <acc_2bits> ...

Optimizing unit <Reg2bits> ...

Optimizing unit <Addition_2bits> ...

Optimizing unit <AddReg2bits> ...

Optimizing unit <BufReg14B> ...

Optimizing unit <Amount_Reg20bits> ...

Optimizing unit <Burst_Period_EXT> ...

Optimizing unit <OPN_Sel> ...

Optimizing unit <Amount_Reg1B> ...

Optimizing unit <Amount_Reg20B> ...

Optimizing unit <Comp_Reg20bits> ...

Optimizing unit <compare> ...

Optimizing unit <Comp_Reg1bits> ...

Optimizing unit <Reg_12bits> ...

Optimizing unit <Burst_Period_ROMTable> ...

Optimizing unit <Burst_Period_Reg1B> ...

Optimizing unit <Period_acc_2bits> ...

Optimizing unit <Period_Reg2bits> ...

Optimizing unit <Normal_Trigger> ...

Optimizing unit <Counter34B> ...

Optimizing unit <Normal_Trigger_Rear> ...

Optimizing unit <Latency_Buf1B> ...

Optimizing unit <Burst_Gated_Sel> ...

Optimizing unit <EGPN_Sel> ...

Optimizing unit <Burst_IE_Sel> ...

Optimizing unit <GatedPN_Sel> ...

Optimizing unit <BPMC_Reg1bits> ...

Optimizing unit <Pulse_Trig> ...

Optimizing unit <DFF> ...

Optimizing unit <Gated_Reg1bit> ...

Optimizing unit <Gated_ENReg1bit> ...

Optimizing unit <Maunal_Trigger> ...

Optimizing unit <Maunal_Trigger_Rear> ...

Optimizing unit <Infinite_Trigout_Mux> ...

Optimizing unit <Infinite_Trigout_Single_Rear> ...

Optimizing unit <Manual_Trigger_Single_Front> ...

Optimizing unit <Manual_Trigger_Single_Rear> ...

Optimizing unit <Pulse_Reg> ...

Optimizing unit <ADD16_HXILINX_ADD48_1> ...

Optimizing unit <ADD16_HXILINX_ADD48_2> ...

Optimizing unit <ADD16_HXILINX_ADD48_3> ...

Optimizing unit <ADD16_HXILINX_ADD48_4> ...

Optimizing unit <FD16CE_HXILINX_FD48CLR_1> ...

Optimizing unit <FD16CE_HXILINX_FD48CLR_2> ...

Optimizing unit <FD16CE_HXILINX_FD48CLR_3> ...

Optimizing unit <ADSU16_HXILINX_ADDSUB48_1> ...

Optimizing unit <ADSU16_HXILINX_ADDSUB48_2> ...

Optimizing unit <ADSU16_HXILINX_ADDSUB48_3> ...

Optimizing unit <FD4CE_HXILINX_FD12> ...

Optimizing unit <FD8CE_HXILINX_FD12> ...

Optimizing unit <FTC_HXILINX_DIV> ...

Optimizing unit <CB4CE_HXILINX_DIV> ...

Optimizing unit <compmc12> ...

Optimizing unit <InitialDDR2> ...

Optimizing unit <BUFF> ...

Optimizing unit <Write_Controler> ...

Optimizing unit <Read_Controler> ...

Optimizing unit <SYNC> ...

Optimizing unit <mig20_infrastructure> ...

Optimizing unit <mig20_data_write_0> ...

Optimizing unit <mig20_cal_ctl> ...

Optimizing unit <CVG_DAC7821_Data_DPATH> ...

Optimizing unit <CVG_DAC7821_CSbar_DPATH> ...

Optimizing unit <CVG_DAC7821_RWbar_DPATH> ...

Optimizing unit <Counter8Bits> ...

Optimizing unit <DCM_214MHz> ...

Optimizing unit <Phase_Shift> ...

Optimizing unit <MUX12> ...

Optimizing unit <mux32> ...

Optimizing unit <EXT_Triger> ...

Optimizing unit <AM_MUXCY16B> ...

Optimizing unit <Gobal_DCM> ...

Optimizing unit <GobalCLK> ...

Optimizing unit <DCM_MUL_16> ...

Optimizing unit <DCM_MUL_4> ...

Optimizing unit <mig20_controller_0> ...
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <mig20_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <mig20_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <mig20_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <mig20_controller_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig20_rd_gray_cntr> ...

Optimizing unit <mig20_ram8d_0> ...

Optimizing unit <mig20_dqs_delay_1> ...

Optimizing unit <mig20_dqs_delay_2> ...

Optimizing unit <mig20_fifo_0_wr_en_0> ...

Optimizing unit <mig20_fifo_1_wr_en_0> ...

Optimizing unit <mig20_wr_gray_cntr> ...

Optimizing unit <mig20_infrastructure_iobs_0> ...

Optimizing unit <mig20_controller_iobs_0> ...

Optimizing unit <mig20_s3_dm_iob_0> ...

Optimizing unit <mig20_s3_dqs_iob> ...

Optimizing unit <mig20_s3_dq_iob> ...

Optimizing unit <mig20_tap_dly> ...

Optimizing unit <Decoder_DataCtrl> ...

Optimizing unit <Data_Stack_48bits> ...

Optimizing unit <Latch_Data_Region> ...

Optimizing unit <OPCTRL_DPATH> ...

Optimizing unit <Burst_INTP_Path> ...

Optimizing unit <Burst_Amount_Path> ...

Optimizing unit <Burst_INCRE_VPath> ...

Optimizing unit <Central_Freq_path> ...

Optimizing unit <FM_Deviation_Path> ...

Optimizing unit <FM_Frequency_Path> ...

Optimizing unit <Sweep_StaEnd_Path> ...

Optimizing unit <Sweep_Start_Path> ...

Optimizing unit <Sweep_SweepTime_Path> ...

Optimizing unit <AD9224_DataPath> ...

Optimizing unit <EXTSIN_DPATH> ...

Optimizing unit <SW_Marker_DPath> ...

Optimizing unit <Delay_Value_Path> ...

Optimizing unit <TRIARAM_DPATH> ...

Optimizing unit <FSWMRAM_DPTH> ...

Optimizing unit <DCOFFSET_VPath> ...

Optimizing unit <DUTYS_VPath> ...

Optimizing unit <GAINV_VPath> ...

Optimizing unit <SPARE_VPath> ...

Optimizing unit <SQVL_VPath> ...

Optimizing unit <SQVT_VPath> ...

Optimizing unit <AM_Constants_VPath> ...

Optimizing unit <Sweep_FM_Mux48> ...

Optimizing unit <FSK_Rate_Sel> ...

Optimizing unit <FSK_ACC42bits> ...

Optimizing unit <Addition_14bits> ...

Optimizing unit <ADDR_Path> ...

Optimizing unit <AddrBufTempM> ...

Optimizing unit <ACC48bits> ...

Optimizing unit <INC_Amount> ...

Optimizing unit <Burst_Amount_Count20Bits> ...

Optimizing unit <Comparator> ...

Optimizing unit <Normal_Trigger_Mode> ...

Optimizing unit <Normal_TrigOut_LPath> ...

Optimizing unit <Period_ACC48bits> ...

Optimizing unit <Gated_SIG> ...

Optimizing unit <Pulse_wave> ...

Optimizing unit <Pulse_Front> ...

Optimizing unit <Pulse_Rear> ...

Optimizing unit <Manual_Trigger_Mode> ...

Optimizing unit <INFMNL_TrigOut_LPath> ...

Optimizing unit <Infinite_Trigout> ...

Optimizing unit <PSWR_Path> ...

Optimizing unit <ADD48> ...

Optimizing unit <FD48CLR> ...

Optimizing unit <FD12> ...

Optimizing unit <DIV> ...

Optimizing unit <triger> ...

Optimizing unit <ADDSUB48> ...

Optimizing unit <DAC7821_SCANNER> ...

Optimizing unit <DCM_IRest> ...

Optimizing unit <DCM0> ...

Optimizing unit <ARB_CLK_GEN> ...

Optimizing unit <mig20_data_read_0> ...

Optimizing unit <mig20_data_read_controller_0> ...

Optimizing unit <mig20_data_path_iobs_0> ...

Optimizing unit <mig20_cal_top> ...

Optimizing unit <FSK_Mode> ...

Optimizing unit <CVG_DAC7821_AllSignals> ...

Optimizing unit <DDFS48bits> ...

Optimizing unit <Burst_Period> ...

Optimizing unit <BPMC_Pulse> ...

Optimizing unit <Infinite_circuit> ...

Optimizing unit <SUB48> ...

Optimizing unit <DDR2_16_TO_64_RW> ...

Optimizing unit <mig20_infrastructure_top> ...

Optimizing unit <mig20_data_path_0> ...

Optimizing unit <mig20_iobs_0> ...

Optimizing unit <Integrate_DDFS> ...

Optimizing unit <FM> ...

Optimizing unit <Burst_Ctrl_Rear1> ...

Optimizing unit <BPMC_Ctrl> ...

Optimizing unit <Infinite_Integrate> ...

Optimizing unit <mig20_top_0> ...

Optimizing unit <BPMC_Mux2to1> ...

Optimizing unit <Infinite_merge_Manual> ...

Optimizing unit <mig20> ...

Optimizing unit <Burst_Ctrl_Rear2> ...

Optimizing unit <ARB_MODULE> ...

Optimizing unit <Burst_Ctrl_Integrate> ...
WARNING:Xst:1710 - FF/Latch <ba_address_reg1_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ba_address_reg2_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DATA_TEMPB32_31> of sequential type is unconnected in block <DEC_OPCTRL>.
WARNING:Xst:2677 - Node <CTRL_OUT_31> of sequential type is unconnected in block <DEC_OPCTRL>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_7> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_8> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_9> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_10> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_11> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_12> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_13> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_14> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB16_15> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_7> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_8> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_9> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_10> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_11> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_12> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_13> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_14> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_15> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_16> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_17> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_18> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_19> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_20> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_21> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_22> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_23> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_24> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_25> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_26> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_27> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_28> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_29> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_30> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DATA_TEMPB32_31> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_7> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_8> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_9> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_10> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_11> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_12> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_13> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_14> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_15> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_16> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_17> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_18> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_19> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_20> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_21> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_22> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_23> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_24> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_25> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_26> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_27> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_28> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_29> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_30> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <CTRL_OUT2_31> of sequential type is unconnected in block <DEC_OPCTRL_V2>.
WARNING:Xst:2677 - Node <DECODE_OUT_9> of sequential type is unconnected in block <DEC_DAC7821>.
WARNING:Xst:2677 - Node <DECODE_OUT_10> of sequential type is unconnected in block <DEC_DAC7821>.
WARNING:Xst:2677 - Node <DECODE_OUT_11> of sequential type is unconnected in block <DEC_DAC7821>.
WARNING:Xst:2677 - Node <Dout_9> of sequential type is unconnected in block <DEC_DAC_CR>.
WARNING:Xst:2677 - Node <Dout_10> of sequential type is unconnected in block <DEC_DAC_CR>.
WARNING:Xst:2677 - Node <Dout_11> of sequential type is unconnected in block <DEC_DAC_CR>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VU>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VU>.
WARNING:Xst:2677 - Node <Dout_8> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_9> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_10> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_11> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_12> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_13> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <LD_KeyData>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <OPC_P02>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <OPC_P01>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <OPC_P00>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT03>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT03>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT02>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT02>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT01>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT01>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Burst_INCRE_VT00>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Burst_INCRE_VT00>.
WARNING:Xst:2677 - Node <cout> of sequential type is unconnected in block <Stage21_acc>.
WARNING:Xst:2677 - Node <Carry_out> of sequential type is unconnected in block <PHAS_INCR>.
WARNING:Xst:2677 - Node <cout> of sequential type is unconnected in block <Stage7_add>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_1> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_30> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_0> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_31> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_29> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_28> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_25> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_27> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_26> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_22> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_24> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SIZE_OUT_23> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_30> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_31> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_29> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_28> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_25> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_27> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_26> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_24> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_23> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_20> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_22> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_START_21> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_31> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_30> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_27> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_29> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_28> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_24> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_26> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_25> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_21> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_23> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_22> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <SYNC_END_20> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <ARB_SEL> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <cout> of sequential type is unconnected in block <Stage24_acc>.
WARNING:Xst:1290 - Hierarchical block <PR03> is unconnected in block <BPW_Gen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PR02> is unconnected in block <BPW_Gen>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <ba_address_reg1_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <ba_address_reg2_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <write_data_m1_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m1_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m1_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m1_3> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_3> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_3> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_3> of sequential type is unconnected in block <data_write0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AFG3000_FPGA, actual ratio is 43.
INFO:Xst:2260 - The FF/Latch <column_address_reg_11> in Unit <controller0> is equivalent to the following FF/Latch : <row_address_reg_0> 
INFO:Xst:2260 - The FF/Latch <column_address_reg_12> in Unit <controller0> is equivalent to the following FF/Latch : <row_address_reg_1> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_4> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_0> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_5> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_1> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_6> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_2> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_3> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_7> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_0> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_4> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_1> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_5> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_2> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_6> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_3> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_7> 
INFO:Xst:2260 - The FF/Latch <column_address_reg_11> in Unit <controller0> is equivalent to the following FF/Latch : <row_address_reg_0> 
INFO:Xst:2260 - The FF/Latch <column_address_reg_12> in Unit <controller0> is equivalent to the following FF/Latch : <row_address_reg_1> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_4> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_0> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_5> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_1> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_6> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_2> 
INFO:Xst:2260 - The FF/Latch <fifo1_rd_addr_r_3> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo1_rd_addr_r_7> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_0> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_4> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_1> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_5> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_2> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_6> 
INFO:Xst:2260 - The FF/Latch <fifo0_rd_addr_r_3> in Unit <data_read0> is equivalent to the following FF/Latch : <fifo0_rd_addr_r_7> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7300
 Flip-Flops                                            : 7300

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AFG3000_FPGA.ngr
Top Level Output File Name         : AFG3000_FPGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : SOFT

Design Statistics
# IOs                              : 199

Cell Usage :
# BELS                             : 3840
#      AND2                        : 1
#      AND2B1                      : 1
#      BUF                         : 2
#      GND                         : 59
#      INV                         : 305
#      LUT1                        : 308
#      LUT2                        : 585
#      LUT3                        : 765
#      LUT4                        : 487
#      MUXCY                       : 767
#      MUXF5                       : 22
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      OR3                         : 1
#      VCC                         : 64
#      XOR2                        : 1
#      XORCY                       : 464
# FlipFlops/Latches                : 7328
#      FD                          : 4653
#      FD_1                        : 102
#      FDC                         : 3
#      FDCE                        : 229
#      FDCP                        : 2
#      FDDRRSE                     : 21
#      FDE                         : 229
#      FDE_1                       : 264
#      FDR                         : 734
#      FDR_1                       : 51
#      FDRE                        : 974
#      FDRE_1                      : 7
#      FDRS                        : 3
#      FDRS_1                      : 9
#      FDRSE                       : 9
#      FDRSE_1                     : 4
#      FDS                         : 20
#      FDS_1                       : 10
#      FDSE                        : 4
# RAMS                             : 56
#      RAM16X1D                    : 32
#      RAMB16BWE                   : 24
# Clock Buffers                    : 24
#      BUFG                        : 23
#      BUFGMUX                     : 1
# IO Buffers                       : 213
#      IBUF                        : 65
#      IBUFDS                      : 2
#      IBUFG                       : 2
#      IOBUF                       : 16
#      OBUF                        : 108
#      OBUFDS                      : 2
#      OBUFT                       : 16
#      OBUFTDS                     : 2
# DCMs                             : 6
#      DCM_SP                      : 6
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1400afg484-4 

 Number of Slices:                     3645  out of  11264    32%  
 Number of Slice Flip Flops:           7328  out of  22528    32%  
 Number of 4 input LUTs:               2514  out of  22528    11%  
    Number used as logic:              2450
    Number used as RAMs:                 64
 Number of IOs:                         199
 Number of bonded IOBs:                 151  out of    375    40%  
    IOB Flip Flops:                      39
 Number of BRAMs:                        24  out of     32    75%  
 Number of MULT18X18SIOs:                 3  out of     32     9%  
 Number of GCLKs:                        24  out of     24   100%  
 Number of DCMs:                          6  out of      8    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                 | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
Clock                                                                                                                                                                                 | IBUFG+BUFG                                                                            | 28    |
KEYPAD_MODULE/CLK_0                                                                                                                                                                   | NONE(KEYPAD_MODULE/VKEY_6)                                                            | 19    |
DCM_INTRST/DCM214MHz/CLK2X_BUF                                                                                                                                                        | BUFG                                                                                  | 3216  |
DCM_INTRST/DCM214MHz/CLKFX_BUF                                                                                                                                                        | BUFG                                                                                  | 2746  |
FM_Mode/XLXI_13/Q1                                                                                                                                                                    | BUFG                                                                                  | 239   |
FM_Mode/XLXI_56/XLXN_10                                                                                                                                                               | NONE(FM_Mode/XLXI_56/XLXI_5)                                                          | 1     |
FM_Mode/XLXI_13/XLXN_6                                                                                                                                                                | NONE(FM_Mode/XLXI_13/XLXI_3/Q)                                                        | 1     |
FM_Mode/XLXI_50/XLXN_6                                                                                                                                                                | NONE(FM_Mode/XLXI_50/XLXI_2)                                                          | 1     |
ARB_MODE/DCM_133/XLXI_2/CLK0_BUF                                                                                                                                                      | BUFG                                                                                  | 638   |
ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET(ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET1:O)                                                                                                   | NONE(*)(ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0)                                | 10    |
ARB_MODE/DCM_133/XLXI_2/CLK90_OUT                                                                                                                                                     | BUFG                                                                                  | 449   |
ARB_MODE/DDR2_16_TO_64/XLXI_182/ARB_CLK_OUT(ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_180:O)                                                                                               | BUFG(*)(ARB_MODE/DDR2_16_TO_64/XLXI_3/M_OUTPUT)                                       | 64    |
ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out(ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one:O)| NONE(*)(ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0)| 13    |
ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out(ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one:O)| NONE(*)(ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1)| 13    |
ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out(ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one:O)| NONE(*)(ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0)| 13    |
ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out(ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one:O)| NONE(*)(ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1)| 13    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                    | Buffer(FF name)                                                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
FM_Mode_not0000(FM_Mode_not00001_INV_0:O)                                                                                         | NONE(FM_Mode/XLXI_42/XLXI_4/Q_13)                                                                    | 144   |
FM_Mode/XLXN_156(FM_Mode/XLXI_52:O)                                                                                               | NONE(FM_Mode/XLXI_7/XLXI_4/Q_1)                                                                      | 48    |
ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/reset_r(ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/reset_r:Q)| NONE(ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff)| 20    |
FM_Mode/XLXN_161(FM_Mode/XLXI_53:G)                                                                                               | NONE(FM_Mode/XLXI_13/XLXI_8/Q1)                                                                      | 20    |
FM_Mode/XLXI_50/XLXI_1/GT(FM_Mode/XLXI_50/XLXI_1/Mcompar_GT_cy<11>_inv_INV_0:O)                                                   | NONE(FM_Mode/XLXI_50/XLXI_2)                                                                         | 1     |
FM_Mode/XLXI_50/XLXI_1/LT(FM_Mode/XLXI_50/XLXI_1/Mcompar_LT_cy<11>_inv_INV_0:O)                                                   | NONE(FM_Mode/XLXI_50/XLXI_2)                                                                         | 1     |
FM_Mode/XLXI_56/XLXN_15(FM_Mode/XLXI_56/XLXI_10:O)                                                                                | NONE(FM_Mode/XLXI_56/XLXI_5)                                                                         | 1     |
FM_Mode/XLXI_6/XLXI_3/CO(FM_Mode/XLXI_6/XLXI_3/Madd_AUX_93_addsub0000_cy<15>:O)                                                   | NONE(FM_Mode/XLXI_56/XLXI_5)                                                                         | 1     |
----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.238ns (Maximum Frequency: 58.012MHz)
   Minimum input arrival time before clock: 39.296ns
   Maximum output required time after clock: 9.137ns
   Maximum combinational path delay: 8.915ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 4.732ns (frequency: 211.327MHz)
  Total number of paths / destination ports: 105 / 15
-------------------------------------------------------------------------
Delay:               4.732ns (Levels of Logic = 3)
  Source:            KEYPAD_MODULE/CLK_DIV_11 (FF)
  Destination:       KEYPAD_MODULE/CLK_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: KEYPAD_MODULE/CLK_DIV_11 to KEYPAD_MODULE/CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.590  CLK_DIV_11 (CLK_DIV_11)
     LUT2:I0->O            1   0.648   0.423  CLK_0_cmp_eq000049 (CLK_0_cmp_eq000049)
     LUT4:I3->O            1   0.648   0.452  CLK_0_cmp_eq000054 (CLK_0_cmp_eq000054)
     LUT3:I2->O            1   0.648   0.420  CLK_0_cmp_eq000058 (CLK_0_not0002_inv)
     FDE:CE                    0.312          CLK_0
    ----------------------------------------
    Total                      4.732ns (2.847ns logic, 1.885ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KEYPAD_MODULE/CLK_0'
  Clock period: 3.527ns (frequency: 283.527MHz)
  Total number of paths / destination ports: 56 / 28
-------------------------------------------------------------------------
Delay:               3.527ns (Levels of Logic = 1)
  Source:            KEYPAD_MODULE/CS_FSM_FFd2 (FF)
  Destination:       KEYPAD_MODULE/CS_FSM_FFd2 (FF)
  Source Clock:      KEYPAD_MODULE/CLK_0 falling
  Destination Clock: KEYPAD_MODULE/CLK_0 falling

  Data Path: KEYPAD_MODULE/CS_FSM_FFd2 to KEYPAD_MODULE/CS_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            4   0.591   0.667  CS_FSM_FFd2 (CS_FSM_FFd2)
     LUT2:I1->O            8   0.643   0.757  CS_and00002 (CS_and0000)
     FDS_1:S                   0.869          CS_FSM_FFd2
    ----------------------------------------
    Total                      3.527ns (2.103ns logic, 1.424ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCM_INTRST/DCM214MHz/CLK2X_BUF'
  Clock period: 7.283ns (frequency: 137.306MHz)
  Total number of paths / destination ports: 9128 / 4266
-------------------------------------------------------------------------
Delay:               7.283ns (Levels of Logic = 36)
  Source:            Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay/DinVTemp_0 (FF)
  Destination:       Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay/Dout (FF)
  Source Clock:      DCM_INTRST/DCM214MHz/CLK2X_BUF rising
  Destination Clock: DCM_INTRST/DCM214MHz/CLK2X_BUF rising

  Data Path: Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay/DinVTemp_0 to Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay/Dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.563  DinVTemp_0 (DinVTemp_0)
     LUT2:I0->O            1   0.648   0.000  Mcompar_Dout_cmp_le0000_lut<0> (Mcompar_Dout_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_Dout_cmp_le0000_cy<0> (Mcompar_Dout_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<1> (Mcompar_Dout_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<2> (Mcompar_Dout_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<3> (Mcompar_Dout_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<4> (Mcompar_Dout_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<5> (Mcompar_Dout_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<6> (Mcompar_Dout_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<7> (Mcompar_Dout_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<8> (Mcompar_Dout_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<9> (Mcompar_Dout_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<10> (Mcompar_Dout_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<11> (Mcompar_Dout_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<12> (Mcompar_Dout_cmp_le0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<13> (Mcompar_Dout_cmp_le0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<14> (Mcompar_Dout_cmp_le0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<15> (Mcompar_Dout_cmp_le0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<16> (Mcompar_Dout_cmp_le0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<17> (Mcompar_Dout_cmp_le0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<18> (Mcompar_Dout_cmp_le0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<19> (Mcompar_Dout_cmp_le0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<20> (Mcompar_Dout_cmp_le0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<21> (Mcompar_Dout_cmp_le0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<22> (Mcompar_Dout_cmp_le0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<23> (Mcompar_Dout_cmp_le0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<24> (Mcompar_Dout_cmp_le0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<25> (Mcompar_Dout_cmp_le0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<26> (Mcompar_Dout_cmp_le0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<27> (Mcompar_Dout_cmp_le0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<28> (Mcompar_Dout_cmp_le0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<29> (Mcompar_Dout_cmp_le0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<30> (Mcompar_Dout_cmp_le0000_cy<30>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<31> (Mcompar_Dout_cmp_le0000_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Dout_cmp_le0000_cy<32> (Mcompar_Dout_cmp_le0000_cy<32>)
     MUXCY:CI->O           1   0.269   0.563  Mcompar_Dout_cmp_le0000_cy<33> (Dout_cmp_le0000)
     LUT2:I0->O            1   0.648   0.420  Dout_not00011 (Dout_not0001)
     FDR:R                     0.869          Dout
    ----------------------------------------
    Total                      7.283ns (5.737ns logic, 1.546ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCM_INTRST/DCM214MHz/CLKFX_BUF'
  Clock period: 4.372ns (frequency: 228.706MHz)
  Total number of paths / destination ports: 3750 / 2896
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 3)
  Source:            Reset_Switch/Dout (FF)
  Destination:       INTDDFS/RADDR_REG/Dout_0 (FF)
  Source Clock:      DCM_INTRST/DCM214MHz/CLKFX_BUF rising
  Destination Clock: DCM_INTRST/DCM214MHz/CLKFX_BUF rising

  Data Path: Reset_Switch/Dout to INTDDFS/RADDR_REG/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              39   0.591   1.264  Dout (Dout)
     end scope: 'Reset_Switch'
     begin scope: 'INTDDFS'
     begin scope: 'RADDR_REG'
     INV:I->O             14   0.648   1.000  Reset_inv1_INV_0 (Reset_inv)
     FDR:R                     0.869          Dout_0
    ----------------------------------------
    Total                      4.372ns (2.108ns logic, 2.264ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FM_Mode/XLXI_13/Q1'
  Clock period: 17.238ns (frequency: 58.012MHz)
  Total number of paths / destination ports: 1129975 / 275
-------------------------------------------------------------------------
Delay:               17.238ns (Levels of Logic = 51)
  Source:            FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Source Clock:      FM_Mode/XLXI_13/Q1 rising
  Destination Clock: FM_Mode/XLXI_13/Q1 rising

  Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKB->DOB3    1   2.405   0.420  U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (doutb(11))
     end scope: 'BU2'
     end scope: 'XLXI_57'
     begin scope: 'XLXI_4'
     MUXCY:CI->O           6   0.065   0.669  XLXI_1 (O<11>)
     end scope: 'XLXI_4'
     begin scope: 'XLXI_58'
     begin scope: 'BU2'
     MULT18X18SIO:B11->P17    1   4.873   0.563  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><17>)
     LUT2:I0->O            1   0.648   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<0> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<0> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<1> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<26> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<27> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<27>)
     MUXCY:CI->O           0   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<28> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<28>)
     XORCY:CI->O          14   0.844   1.143  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<29> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<29>)
     LUT2:I0->O            1   0.648   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<12> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<12>)
     MUXCY:S->O            1   0.632   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>)
     MUXCY:CI->O           0   0.065   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>)
     XORCY:CI->O           1   0.844   0.000  U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25> (U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20<25>)
     FDE:D                     0.252          U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    ----------------------------------------
    Total                     17.238ns (14.443ns logic, 2.795ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FM_Mode/XLXI_13/XLXN_6'
  Clock period: 2.358ns (frequency: 424.088MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.358ns (Levels of Logic = 1)
  Source:            FM_Mode/XLXI_13/XLXI_3/Q (FF)
  Destination:       FM_Mode/XLXI_13/XLXI_3/Q (FF)
  Source Clock:      FM_Mode/XLXI_13/XLXN_6 rising
  Destination Clock: FM_Mode/XLXI_13/XLXN_6 rising

  Data Path: FM_Mode/XLXI_13/XLXI_3/Q to FM_Mode/XLXI_13/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  Q (Q)
     INV:I->O              1   0.648   0.420  Q_not00011_INV_0 (Q_not0001)
     FDCE:D                    0.252          Q
    ----------------------------------------
    Total                      2.358ns (1.491ns logic, 0.867ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/DCM_133/XLXI_2/CLK0_BUF'
  Clock period: 8.650ns (frequency: 115.607MHz)
  Total number of paths / destination ports: 5660 / 926
-------------------------------------------------------------------------
Delay:               8.650ns (Levels of Logic = 10)
  Source:            ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_7 (FF)
  Destination:       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4 (FF)
  Source Clock:      ARB_MODE/DCM_133/XLXI_2/CLK0_BUF falling
  Destination Clock: ARB_MODE/DCM_133/XLXI_2/CLK0_BUF falling

  Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_7 to ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            5   0.591   0.776  AddrBuf0_7 (AddrBuf0_7)
     LUT4:I0->O            1   0.648   0.000  CHANGED_ROW_STOP_wg_lut<1> (CHANGED_ROW_STOP_wg_lut<1>)
     MUXCY:S->O            1   0.632   0.000  CHANGED_ROW_STOP_wg_cy<1> (CHANGED_ROW_STOP_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  CHANGED_ROW_STOP_wg_cy<2> (CHANGED_ROW_STOP_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  CHANGED_ROW_STOP_wg_cy<3> (CHANGED_ROW_STOP_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  CHANGED_ROW_STOP_wg_cy<4> (CHANGED_ROW_STOP_wg_cy<4>)
     MUXCY:CI->O           3   0.269   0.674  CHANGED_ROW_STOP_wg_cy<5> (CHANGED_ROW_STOP)
     LUT4:I0->O            9   0.648   0.963  STOP (STOP)
     LUT4:I0->O            3   0.648   0.611  CS_and0003 (CS_and0003)
     LUT4:I1->O            1   0.643   0.452  CS_mux0000<0>_SW0 (N10)
     LUT4:I2->O            1   0.648   0.000  CS_mux0000<0> (CS_mux0000<0>)
     FDE_1:D                   0.252          CS_4
    ----------------------------------------
    Total                      8.650ns (5.174ns logic, 3.476ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET'
  Clock period: 1.986ns (frequency: 503.525MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.986ns (Levels of Logic = 1)
  Source:            ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0 (FF)
  Destination:       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1 (FF)
  Source Clock:      ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising
  Destination Clock: ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising

  Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.500  RESET_DCM_BUF_0 (RESET_DCM_BUF_0)
     LUT2:I1->O            1   0.643   0.000  RESET_DCM_BUF_mux0000<8>1 (RESET_DCM_BUF_mux0000<8>)
     FDE:D                     0.252          RESET_DCM_BUF_1
    ----------------------------------------
    Total                      1.986ns (1.486ns logic, 0.500ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/DDR2_16_TO_64/XLXI_182/ARB_CLK_OUT'
  Clock period: 11.644ns (frequency: 85.881MHz)
  Total number of paths / destination ports: 914 / 156
-------------------------------------------------------------------------
Delay:               5.822ns (Levels of Logic = 13)
  Source:            ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0 (FF)
  Destination:       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Source Clock:      ARB_MODE/DDR2_16_TO_64/XLXI_182/ARB_CLK_OUT rising
  Destination Clock: ARB_MODE/DDR2_16_TO_64/XLXI_182/ARB_CLK_OUT falling

  Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.730  SYNC_CNT_OUT_0 (SYNC_CNT_OUT<0>)
     end scope: 'XLXI_3'
     begin scope: 'XLXI_5'
     LUT4:I0->O            1   0.648   0.000  Mcompar_END_EQU_cmp_eq0000_lut<0> (Mcompar_END_EQU_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_END_EQU_cmp_eq0000_cy<0> (Mcompar_END_EQU_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<1> (Mcompar_END_EQU_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<2> (Mcompar_END_EQU_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<3> (Mcompar_END_EQU_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<4> (Mcompar_END_EQU_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<5> (Mcompar_END_EQU_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<6> (Mcompar_END_EQU_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<7> (Mcompar_END_EQU_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_END_EQU_cmp_eq0000_cy<8> (Mcompar_END_EQU_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.269   0.500  Mcompar_END_EQU_cmp_eq0000_cy<9> (END_EQU)
     LUT2:I1->O            1   0.643   0.420  SYNC_OUT_or00001 (SYNC_OUT_or0000)
     FDRE_1:R                  0.869          SYNC_OUT
    ----------------------------------------
    Total                      5.822ns (4.172ns logic, 1.650ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/DCM_133/XLXI_2/CLK90_OUT'
  Clock period: 5.112ns (frequency: 195.618MHz)
  Total number of paths / destination ports: 904 / 591
-------------------------------------------------------------------------
Delay:               2.556ns (Levels of Logic = 3)
  Source:            ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val (FF)
  Destination:       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Source Clock:      ARB_MODE/DCM_133/XLXI_2/CLK90_OUT rising
  Destination Clock: ARB_MODE/DCM_133/XLXI_2/CLK90_OUT falling

  Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.591   1.068  u_data_val (u_data_val)
     end scope: 'data_read_controller0'
     end scope: 'data_path0'
     end scope: 'top_00'
     end scope: 'MIG_20'
     begin scope: 'DDR2_16_TO_64'
     begin scope: 'XLXI_3'
     RAMB16BWE:WEA0            0.897          Mram_MEMORY1
    ----------------------------------------
    Total                      2.556ns (1.488ns logic, 1.068ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 3)
  Source:            ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0 (RAM)
  Source Clock:      ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out falling
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out rising

  Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.527  delay_ff (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[1].strobe'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                      3.310ns (1.822ns logic, 1.488ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 3)
  Source:            ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1 (RAM)
  Source Clock:      ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out rising
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out falling

  Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  delay_ff_1 (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_1_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[1].strobe_n'
     RAM16X1D:WE               0.588          fifo_bit1
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 3)
  Source:            ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0 (RAM)
  Source Clock:      ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out falling
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out rising

  Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.527  delay_ff (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[0].strobe'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                      3.310ns (1.822ns logic, 1.488ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 3)
  Source:            ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1 (RAM)
  Source Clock:      ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out rising
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out falling

  Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  delay_ff_1 (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_1_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[0].strobe_n'
     RAM16X1D:WE               0.588          fifo_bit1
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'KEYPAD_MODULE/CLK_0'
  Total number of paths / destination ports: 65 / 13
-------------------------------------------------------------------------
Offset:              6.217ns (Levels of Logic = 5)
  Source:            KB_Bus<1> (PAD)
  Destination:       KEYPAD_MODULE/CS_FSM_FFd2 (FF)
  Destination Clock: KEYPAD_MODULE/CLK_0 falling

  Data Path: KB_Bus<1> to KEYPAD_MODULE/CS_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  KB_Bus_1_IBUF (KB_Bus_1_IBUF)
     begin scope: 'KEYPAD_MODULE'
     LUT2:I0->O            2   0.648   0.450  VKEY_5_mux0000_SW0 (N0)
     LUT4:I3->O            3   0.648   0.674  CS_and00001 (N11)
     LUT2:I0->O            8   0.648   0.757  CS_and00002 (CS_and0000)
     FDS_1:S                   0.869          CS_FSM_FFd2
    ----------------------------------------
    Total                      6.217ns (3.662ns logic, 2.555ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCM_INTRST/DCM214MHz/CLKFX_BUF'
  Total number of paths / destination ports: 303 / 303
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_Reg12bits/Dout_0 (FF)
  Destination Clock: DCM_INTRST/DCM214MHz/CLKFX_BUF rising

  Data Path: Reset to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_Reg12bits/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   0.849   1.306  Reset_IBUF (Reset_IBUF)
     begin scope: 'Burst_Ctrl_Mode'
     begin scope: 'BC_Rear1'
     begin scope: 'BP_INT'
     begin scope: 'Period_Reg12bits'
     INV:I->O             12   0.648   0.961  Reset_inv1_INV_0 (Reset_inv)
     FDR:R                     0.869          Dout_0
    ----------------------------------------
    Total                      4.633ns (2.366ns logic, 2.267ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCM_INTRST/DCM214MHz/CLK2X_BUF'
  Total number of paths / destination ports: 902 / 902
-------------------------------------------------------------------------
Offset:              4.939ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Data_Stack_Region/DSTemp4/Dout_0 (FF)
  Destination Clock: DCM_INTRST/DCM214MHz/CLK2X_BUF rising

  Data Path: Reset to Data_Stack_Region/DSTemp4/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   0.849   1.306  Reset_IBUF (Reset_IBUF)
     begin scope: 'Data_Stack_Region'
     begin scope: 'DSTemp4'
     INV:I->O             48   0.648   1.267  Reset_inv1_INV_0 (Reset_inv)
     FDRE:R                    0.869          Dout_0
    ----------------------------------------
    Total                      4.939ns (2.366ns logic, 2.573ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       CVG_DAC7821_Signals_Group/CVG_DAC7821_DPATH/Dout_0 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to CVG_DAC7821_Signals_Group/CVG_DAC7821_DPATH/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   0.849   1.306  Reset_IBUF (Reset_IBUF)
     begin scope: 'CVG_DAC7821_Signals_Group'
     begin scope: 'CVG_DAC7821_DPATH'
     INV:I->O             12   0.648   0.961  Reset_inv1_INV_0 (Reset_inv)
     FDR:R                     0.869          Dout_0
    ----------------------------------------
    Total                      4.633ns (2.366ns logic, 2.267ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FM_Mode/XLXI_13/Q1'
  Total number of paths / destination ports: 37 / 34
-------------------------------------------------------------------------
Offset:              4.832ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL/Count_Loop/Dout_0 (FF)
  Destination Clock: FM_Mode/XLXI_13/Q1 rising

  Data Path: Reset to CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL/Count_Loop/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   0.849   1.449  Reset_IBUF (Reset_IBUF)
     begin scope: 'CVG_DAC7821_Signals_Group'
     begin scope: 'DAC7821_CRTL_VOL'
     begin scope: 'Count_Loop'
     LUT2:I0->O           15   0.648   1.017  Dout_not00011 (Dout_not0001)
     FDR:R                     0.869          Dout_0
    ----------------------------------------
    Total                      4.832ns (2.366ns logic, 2.466ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/DCM_133/XLXI_2/CLK0_BUF'
  Total number of paths / destination ports: 2405 / 356
-------------------------------------------------------------------------
Offset:              39.296ns (Levels of Logic = 36)
  Source:            ARB_MODE/DCM_133/XLXI_2/DCM_SP_INST:CLK0 (PAD)
  Destination:       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r (FF)
  Destination Clock: ARB_MODE/DCM_133/XLXI_2/CLK0_BUF rising

  Data Path: ARB_MODE/DCM_133/XLXI_2/DCM_SP_INST:CLK0 to ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:CLK0            1   0.000   0.420  DCM_SP_INST (CLK0_BUF)
     BUFG:I->O           560   0.221   1.490  CLK0_BUFG_INST (CLK0_OUT)
     end scope: 'XLXI_2'
     end scope: 'DCM_133'
     begin scope: 'MIG_20'
     begin scope: 'infrastructure_top0'
     begin scope: 'cal_top0'
     begin scope: 'tap_dly0'
     LUT4:I1->O            2   0.643   0.527  l0 (tap<0>)
     LUT4:I1->O            2   0.643   0.527  l1 (tap<1>)
     LUT4:I1->O            2   0.643   0.527  l2 (tap<2>)
     LUT4:I1->O            2   0.643   0.527  l3 (tap<3>)
     LUT4:I1->O            2   0.643   0.527  l4 (tap<4>)
     LUT4:I1->O            2   0.643   0.527  l5 (tap<5>)
     LUT4:I1->O            2   0.643   0.527  l6 (tap<6>)
     LUT4:I1->O            2   0.643   0.527  l7 (tap<7>)
     LUT4:I1->O            2   0.643   0.527  l8 (tap<8>)
     LUT4:I1->O            2   0.643   0.527  l9 (tap<9>)
     LUT4:I1->O            2   0.643   0.527  l10 (tap<10>)
     LUT4:I1->O            2   0.643   0.527  l11 (tap<11>)
     LUT4:I1->O            2   0.643   0.527  l12 (tap<12>)
     LUT4:I1->O            2   0.643   0.527  l13 (tap<13>)
     LUT4:I1->O            2   0.643   0.527  l14 (tap<14>)
     LUT4:I1->O            2   0.643   0.527  l15 (tap<15>)
     LUT4:I1->O            2   0.643   0.527  l16 (tap<16>)
     LUT4:I1->O            2   0.643   0.527  l17 (tap<17>)
     LUT4:I1->O            2   0.643   0.527  l18 (tap<18>)
     LUT4:I1->O            2   0.643   0.527  l19 (tap<19>)
     LUT4:I1->O            2   0.643   0.527  l20 (tap<20>)
     LUT4:I1->O            2   0.643   0.527  l21 (tap<21>)
     LUT4:I1->O            2   0.643   0.527  l22 (tap<22>)
     LUT4:I1->O            2   0.643   0.527  l23 (tap<23>)
     LUT4:I1->O            2   0.643   0.527  l24 (tap<24>)
     LUT4:I1->O            2   0.643   0.527  l25 (tap<25>)
     LUT4:I1->O            2   0.643   0.527  l26 (tap<26>)
     LUT4:I1->O            2   0.643   0.527  l27 (tap<27>)
     LUT4:I1->O            2   0.643   0.527  l28 (tap<28>)
     LUT4:I1->O            2   0.643   0.527  l29 (tap<29>)
     LUT4:I1->O            2   0.643   0.527  l30 (tap<30>)
     LUT4:I1->O            1   0.643   0.000  l31 (tap<31>)
     FDR:D                     0.252          gen_tap1[31].r
    ----------------------------------------
    Total                     39.296ns (21.049ns logic, 18.247ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET'
  Total number of paths / destination ports: 300 / 20
-------------------------------------------------------------------------
Offset:              5.699ns (Levels of Logic = 11)
  Source:            CPU_Addr<17> (PAD)
  Destination:       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0 (FF)
  Destination Clock: ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising

  Data Path: CPU_Addr<17> to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  CPU_Addr_17_IBUF (CPU_Addr_17_IBUF)
     begin scope: 'ARB_MODE'
     begin scope: 'XLXI_109'
     end scope: 'XLXI_109'
     begin scope: 'DDR2_16_TO_64'
     begin scope: 'XLXI_1'
     LUT4:I0->O            1   0.648   0.000  ARB_CLK_S_not00011_wg_lut<1> (ARB_CLK_S_not00011_wg_lut<1>)
     MUXCY:S->O            1   0.632   0.000  ARB_CLK_S_not00011_wg_cy<1> (ARB_CLK_S_not00011_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  ARB_CLK_S_not00011_wg_cy<2> (ARB_CLK_S_not00011_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  ARB_CLK_S_not00011_wg_cy<3> (ARB_CLK_S_not00011_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  ARB_CLK_S_not00011_wg_cy<4> (ARB_CLK_S_not00011_wg_cy<4>)
     MUXCY:CI->O           2   0.269   0.590  ARB_CLK_S_not00011_wg_cy<5> (ARB_CLK_S_not00011_wg_cy<5>)
     LUT4:I0->O           10   0.648   0.882  RESET_DCM_BUF_not0001 (RESET_DCM_BUF_not0001)
     FDE:CE                    0.312          RESET_DCM_BUF_0
    ----------------------------------------
    Total                      5.699ns (3.553ns logic, 2.146ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/DCM_133/XLXI_2/CLK90_OUT'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.388ns (Levels of Logic = 3)
  Source:            ARB_MODE/DCM_133/XLXI_2/DCM_SP_INST:LOCKED (PAD)
  Destination:       ARB_MODE/MIG_20/infrastructure_top0/wait_clk270 (FF)
  Destination Clock: ARB_MODE/DCM_133/XLXI_2/CLK90_OUT falling

  Data Path: ARB_MODE/DCM_133/XLXI_2/DCM_SP_INST:LOCKED to ARB_MODE/MIG_20/infrastructure_top0/wait_clk270
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED          9   0.000   0.000  DCM_SP_INST (LOCKED_OUT)
     end scope: 'XLXI_2'
     end scope: 'DCM_133'
     begin scope: 'MIG_20'
     begin scope: 'infrastructure_top0'
     INV:I->O             17   0.648   1.051  counter200_or00001_INV_0 (counter200_or0000)
     FDS_1:S                   0.869          wait_clk270
    ----------------------------------------
    Total                      3.388ns (2.337ns logic, 1.051ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            RST_DQS_DIV_IN (PAD)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0 (RAM)
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out rising

  Data Path: RST_DQS_DIV_IN to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ARB_MODE'
     begin scope: 'MIG_20'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed1'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed1'
     begin scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[1].strobe'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            RST_DQS_DIV_IN (PAD)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1 (RAM)
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out rising

  Data Path: RST_DQS_DIV_IN to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ARB_MODE'
     begin scope: 'MIG_20'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed1'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed1'
     begin scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[1].strobe'
     RAM16X1D:WE               0.588          fifo_bit1
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            RST_DQS_DIV_IN (PAD)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0 (RAM)
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out rising

  Data Path: RST_DQS_DIV_IN to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ARB_MODE'
     begin scope: 'MIG_20'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed1'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed1'
     begin scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[0].strobe'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            RST_DQS_DIV_IN (PAD)
  Destination:       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1 (RAM)
  Destination Clock: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out rising

  Data Path: RST_DQS_DIV_IN to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ARB_MODE'
     begin scope: 'MIG_20'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed1'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed1'
     begin scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'gen_strobe[0].strobe'
     RAM16X1D:WE               0.588          fifo_bit1
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ARB_MODE/DCM_133/XLXI_2/CLK0_BUF'
  Total number of paths / destination ports: 31 / 29
-------------------------------------------------------------------------
Offset:              9.137ns (Levels of Logic = 8)
  Source:            ARB_MODE/DDR2_16_TO_64/XLXI_1/ARB_CLK_S_1 (FF)
  Destination:       ARB_CLK_TB (PAD)
  Source Clock:      ARB_MODE/DCM_133/XLXI_2/CLK0_BUF falling

  Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/ARB_CLK_S_1 to ARB_CLK_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.591   0.563  ARB_CLK_S_1 (ARB_CLK_S<1>)
     end scope: 'XLXI_1'
     begin scope: 'XLXI_182'
     LUT1:I0->O            1   0.648   0.000  XLXI_179_rt (XLXI_179_rt)
     MUXCY:S->O            1   0.632   0.000  XLXI_179 (XLXN_11)
     MUXCY:CI->O           1   0.269   0.420  XLXI_180 (ARB_CLK_OUT)
     end scope: 'XLXI_182'
     BUFG:I->O            66   0.221   1.273  XLXI_130 (ARB_CLK)
     end scope: 'DDR2_16_TO_64'
     end scope: 'ARB_MODE'
     OBUF:I->O                 4.520          ARB_CLK_TB_OBUF (ARB_CLK_TB)
    ----------------------------------------
    Total                      9.137ns (6.881ns logic, 2.256ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            CVG_DAC7821_Signals_Group/CVG_DAC7821_CSPATH/Dout (FF)
  Destination:       CVG_DAC7821_CSbar (PAD)
  Source Clock:      Clock rising

  Data Path: CVG_DAC7821_Signals_Group/CVG_DAC7821_CSPATH/Dout to CVG_DAC7821_CSbar
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  Dout (Dout)
     end scope: 'CVG_DAC7821_CSPATH'
     end scope: 'CVG_DAC7821_Signals_Group'
     OBUF:I->O                 4.520          CVG_DAC7821_CSbar_OBUF (CVG_DAC7821_CSbar)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCM_INTRST/DCM214MHz/CLKFX_BUF'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              8.492ns (Levels of Logic = 4)
  Source:            FM_Mode/XLXI_13/XLXI_10 (FF)
  Destination:       AD9224_CLK (PAD)
  Source Clock:      DCM_INTRST/DCM214MHz/CLKFX_BUF rising

  Data Path: FM_Mode/XLXI_13/XLXI_10 to AD9224_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  XLXI_10 (Q1)
     BUFG:I->O           244   0.221   1.329  Q_BUFG (Q)
     end scope: 'XLXI_13'
     MUXCY:DI->O           1   0.991   0.420  XLXI_30 (FMCLK)
     end scope: 'FM_Mode'
     OBUF:I->O                 4.520          AD9224_CLK_OBUF (AD9224_CLK)
    ----------------------------------------
    Total                      8.492ns (6.323ns logic, 2.169ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCM_INTRST/DCM214MHz/CLK2X_BUF'
  Total number of paths / destination ports: 82 / 58
-------------------------------------------------------------------------
Offset:              8.206ns (Levels of Logic = 8)
  Source:            DECOPCTRL_DPATH/OPC_P02/Dout_13 (FF)
  Destination:       DAC7821_Data<11> (PAD)
  Source Clock:      DCM_INTRST/DCM214MHz/CLK2X_BUF rising

  Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_13 to DAC7821_Data<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.126  Dout_13 (Dout<13>)
     end scope: 'OPC_P02'
     end scope: 'DECOPCTRL_DPATH'
     begin scope: 'FM_Mode'
     begin scope: 'XLXI_4'
     LUT1:I0->O            1   0.648   0.000  XLXI_1_rt (XLXI_1_rt)
     MUXCY:S->O            6   0.632   0.000  XLXI_1 (O<11>)
     end scope: 'XLXI_4'
     begin scope: 'MOD_MUX'
     MUXCY:CI->O           1   0.269   0.420  XLXI_1 (O<11>)
     end scope: 'MOD_MUX'
     end scope: 'FM_Mode'
     OBUF:I->O                 4.520          DAC7821_Data_11_OBUF (DAC7821_Data<11>)
    ----------------------------------------
    Total                      8.206ns (6.660ns logic, 1.546ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'KEYPAD_MODULE/CLK_0'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 2)
  Source:            KEYPAD_MODULE/KD_2 (FF)
  Destination:       KD_Bus<2> (PAD)
  Source Clock:      KEYPAD_MODULE/CLK_0 rising

  Data Path: KEYPAD_MODULE/KD_2 to KD_Bus<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  KD_2 (KD<2>)
     end scope: 'KEYPAD_MODULE'
     OBUF:I->O                 4.520          KD_Bus_2_OBUF (KD_Bus<2>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ARB_MODE/DCM_133/XLXI_2/CLK90_OUT'
  Total number of paths / destination ports: 34 / 18
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 4)
  Source:            ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DDR_OUT (FF)
  Destination:       DDR2_DQ<15> (PAD)
  Source Clock:      ARB_MODE/DCM_133/XLXI_2/CLK90_OUT falling

  Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DDR_OUT to DDR2_DQ<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         1   0.591   0.420  DDR_OUT (ddr_dq_q)
     OBUFT:I->O                4.520          DQ_OBUFT (ddr_dq_inout)
     end scope: 'gen_dq[15].s3_dq_iob_inst'
     end scope: 'datapath_iobs0'
     end scope: 'iobs0'
     end scope: 'top_00'
     end scope: 'MIG_20'
     end scope: 'ARB_MODE'
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ARB_MODE/DDR2_16_TO_64/XLXI_182/ARB_CLK_OUT'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              6.631ns (Levels of Logic = 5)
  Source:            ARB_MODE/DDR2_16_TO_64/XLXI_3/Data_out_15 (FF)
  Destination:       DA9747_Data<15> (PAD)
  Source Clock:      ARB_MODE/DDR2_16_TO_64/XLXI_182/ARB_CLK_OUT rising

  Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/Data_out_15 to DA9747_Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.452  Data_out_15 (Data_out<15>)
     end scope: 'XLXI_3'
     end scope: 'DDR2_16_TO_64'
     end scope: 'ARB_MODE'
     begin scope: 'AD_DOUT_SEL'
     LUT3:I2->O            1   0.648   0.420  Dout<15>1 (Dout<15>)
     end scope: 'AD_DOUT_SEL'
     OBUF:I->O                 4.520          DA9747_Data_15_OBUF (DA9747_Data<15>)
    ----------------------------------------
    Total                      6.631ns (5.759ns logic, 0.872ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FM_Mode/XLXI_13/Q1'
  Total number of paths / destination ports: 44 / 32
-------------------------------------------------------------------------
Offset:              8.099ns (Levels of Logic = 7)
  Source:            FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:       DAC7821_Data<11> (PAD)
  Source Clock:      FM_Mode/XLXI_13/Q1 rising

  Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram to DAC7821_Data<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKB->DOB3    1   2.405   0.420  U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (doutb(11))
     end scope: 'BU2'
     end scope: 'XLXI_57'
     begin scope: 'XLXI_4'
     MUXCY:CI->O           6   0.065   0.000  XLXI_1 (O<11>)
     end scope: 'XLXI_4'
     begin scope: 'MOD_MUX'
     MUXCY:CI->O           1   0.269   0.420  XLXI_1 (O<11>)
     end scope: 'MOD_MUX'
     end scope: 'FM_Mode'
     OBUF:I->O                 4.520          DAC7821_Data_11_OBUF (DAC7821_Data<11>)
    ----------------------------------------
    Total                      8.099ns (7.259ns logic, 0.840ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 2)
  Source:            ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9 (FF)
  Destination:       ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183/DCM_SP_INST:RST (PAD)
  Source Clock:      ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising

  Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9 to ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183/DCM_SP_INST:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.591   0.000  RESET_DCM_BUF_9 (DCM_RESET)
     end scope: 'XLXI_1'
     begin scope: 'XLXI_182'
     begin scope: 'XLXI_183'
    DCM_SP:RST                 0.000          DCM_SP_INST
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 25 / 21
-------------------------------------------------------------------------
Delay:               8.915ns (Levels of Logic = 7)
  Source:            ARB_EDDS_SIN (PAD)
  Destination:       ARB_CLK_TB (PAD)

  Data Path: ARB_EDDS_SIN to ARB_CLK_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.070   0.420  ARB_EDDS_SIN_IBUFG (ARB_EDDS_SIN_IBUFG)
     begin scope: 'ARB_MODE'
     begin scope: 'DDR2_16_TO_64'
     begin scope: 'XLXI_182'
     MUXCY:DI->O           1   0.991   0.420  XLXI_180 (ARB_CLK_OUT)
     end scope: 'XLXI_182'
     BUFG:I->O            66   0.221   1.273  XLXI_130 (ARB_CLK)
     end scope: 'DDR2_16_TO_64'
     end scope: 'ARB_MODE'
     OBUF:I->O                 4.520          ARB_CLK_TB_OBUF (ARB_CLK_TB)
    ----------------------------------------
    Total                      8.915ns (6.802ns logic, 2.113ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to gen_delay[1].dqs_delay_col1.
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to gen_delay[1].dqs_delay_col0.
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to gen_delay[0].dqs_delay_col1.
WARNING:Xst:616 - Invalid property "syn_preserve TRUE": Did not attach to gen_delay[0].dqs_delay_col0.


Total REAL time to Xst completion: 154.00 secs
Total CPU time to Xst completion: 153.86 secs
 
--> 

Total memory usage is 332772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  438 (   0 filtered)
Number of infos    :   42 (   0 filtered)

