# RISC-V Multi-Cycle Processor

A Verilog implementation of a **RISC-V RV32I** multicycle processor.  
This design follows the classic **multicycle execution model**, where each instruction is executed in several steps (cycles).

---

##  Overview

This processor model emphasizes:

In a multicycle architecture:
- Each instruction passes through several **sequential states**.
- Hardware resources (ALU, memory, etc.) are reused across cycles.
- Control signals are generated by a **finite state machine** rather than a fixed pipeline.

---

##  Project Structure

| File Name                      | Description                                     |
|-------------------------------|--------------------------------------------------|
| `PC.v`, `PC_adder.v`          | Program counter and increment logic              |
| `Instruction_memory.v`        | Instruction storage module                       |
| `register_files.v`            | Multi-ported register file                       |
| `Sign_Extend.v`               | Immediate value extension logic                  |
| `alu.v`, `alu_decoder.v`      | Arithmetic logic unit and operation decoder      |
| `data_memory.v`               | Load/store data memory module                    |
| `main_decoder.v`, `Control_Unit_Top.v` | Control logic for instruction execution     |
| `riscv_multicycle_Top.v`      | Top-level module integrating datapath and control|
| `riscv_multicycle_Top_tb.v`   | Testbench to simulate and verify execution       |

---

##  Quick Start

### Requirements

- Verilog simulator (e.g. Icarus Verilog, ModelSim)
- Waveform viewer (e.g. GTKWave)

### Run Instructions

1. Clone this repository:
      ```bash
   git clone https://github.com/7yns7/Riscv_multicycle_processor.git
   cd Riscv_multicycle_processor
2.Compile the top-level testbench and run the simulation: 
  ```bash
  iverilog -o out.vvp .\riscv_multicycle_Top_tb.v .\riscv_multicycle_Top.v
  vvp out.vvp
  gtkwave

