// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_1_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        this_1_address0,
        this_1_ce0,
        this_1_q0,
        this_1_address1,
        this_1_ce1,
        this_1_q1,
        this_1_offset,
        n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4211_p_din0,
        grp_fu_4211_p_din1,
        grp_fu_4211_p_dout0,
        grp_fu_4211_p_ce,
        grp_fu_4215_p_din0,
        grp_fu_4215_p_din1,
        grp_fu_4215_p_dout0,
        grp_fu_4215_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
output  [5:0] this_1_address0;
output   this_1_ce0;
input  [31:0] this_1_q0;
output  [5:0] this_1_address1;
output   this_1_ce1;
input  [31:0] this_1_q1;
input  [3:0] this_1_offset;
input  [31:0] n;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4211_p_din0;
output  [31:0] grp_fu_4211_p_din1;
input  [31:0] grp_fu_4211_p_dout0;
output   grp_fu_4211_p_ce;
output  [31:0] grp_fu_4215_p_din0;
output  [31:0] grp_fu_4215_p_din1;
input  [31:0] grp_fu_4215_p_dout0;
output   grp_fu_4215_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] this_1_address0;
reg this_1_ce0;
reg this_1_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_301;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
reg   [5:0] this_1_addr_reg_620;
reg   [5:0] this_1_addr_1_reg_625;
reg   [5:0] this_1_addr_2_reg_630;
wire   [0:0] icmp_ln61_fu_352_p2;
reg   [0:0] icmp_ln61_reg_635;
wire   [0:0] icmp_ln61_3_fu_376_p2;
reg   [0:0] icmp_ln61_3_reg_639;
wire   [0:0] icmp_ln61_4_fu_382_p2;
reg   [0:0] icmp_ln61_4_reg_644;
wire   [0:0] and_ln61_fu_392_p2;
reg   [0:0] and_ln61_reg_649;
wire    ap_CS_fsm_state3;
reg   [31:0] this_1_load_2_reg_653;
wire    ap_CS_fsm_state5;
reg   [31:0] this_1_load_3_reg_658;
reg   [31:0] tmp_reg_663;
wire    ap_CS_fsm_state13;
reg   [31:0] tmp_50_reg_673;
wire    ap_CS_fsm_state14;
reg   [31:0] tmp_51_reg_681;
wire   [0:0] and_ln77_fu_433_p2;
reg   [0:0] and_ln77_reg_689;
wire    ap_CS_fsm_state15;
wire   [1:0] empty_fu_442_p1;
reg   [1:0] empty_reg_693;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln92_fu_447_p2;
reg   [0:0] icmp_ln92_reg_699;
wire   [1:0] xor_ln92_fu_453_p2;
reg   [1:0] xor_ln92_reg_703;
wire   [31:0] tmp_52_fu_494_p2;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln104_fu_499_p2;
reg   [0:0] icmp_ln104_reg_723;
wire   [2:0] select_ln104_fu_521_p3;
reg   [2:0] select_ln104_reg_727;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_done;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_idle;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_ready;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_idx_tmp_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_din0;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_din1;
wire   [4:0] grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_opcode;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_ce;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_done;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_idle;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_ready;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_217_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_217_out_ap_vld;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_111_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_111_out_ap_vld;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load5_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load5_out_ap_vld;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_done;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_idle;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_ready;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_214_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_214_out_ap_vld;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_18_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_18_out_ap_vld;
wire   [31:0] grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load2_out;
wire    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load2_out_ap_vld;
reg   [31:0] res_num_load_215_reg_137;
reg   [31:0] res_num_load_19_reg_147;
reg   [31:0] res_num_load3_reg_157;
reg   [1:0] ap_phi_mux_base_0_lcssa_i1517_phi_fu_171_p4;
reg   [1:0] base_0_lcssa_i1517_reg_167;
wire   [1:0] base_fu_477_p2;
reg   [31:0] empty_36_reg_179;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_194_p8;
reg   [31:0] agg_result_1_0_0_reg_190;
wire    ap_CS_fsm_state21;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_209_p8;
reg   [31:0] agg_result_1_1_0_reg_205;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_224_p8;
reg   [31:0] agg_result_1_2_0_reg_220;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_239_p8;
reg   [31:0] agg_result_01_0_reg_235;
reg    grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start_reg;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln61_2_fu_325_p1;
wire   [63:0] zext_ln696_fu_336_p1;
wire   [63:0] zext_ln696_1_fu_347_p1;
reg   [31:0] grp_fu_287_p0;
wire    ap_CS_fsm_state6;
reg   [31:0] grp_fu_295_p0;
wire   [5:0] tmp_41_fu_311_p3;
wire   [5:0] zext_ln61_fu_307_p1;
wire   [5:0] sub_ln61_fu_319_p2;
wire   [5:0] add_ln696_fu_330_p2;
wire   [5:0] add_ln696_1_fu_341_p2;
wire   [31:0] bitcast_ln61_fu_358_p1;
wire   [7:0] tmp_s_fu_362_p4;
wire   [22:0] trunc_ln61_fu_372_p1;
wire   [0:0] or_ln61_fu_388_p2;
wire   [31:0] bitcast_ln77_fu_398_p1;
wire   [7:0] tmp_37_fu_401_p4;
wire   [22:0] trunc_ln77_fu_411_p1;
wire   [0:0] icmp_ln77_2_fu_421_p2;
wire   [0:0] icmp_ln77_fu_415_p2;
wire   [0:0] or_ln77_fu_427_p2;
wire   [1:0] sub_ln92_fu_472_p2;
wire   [1:0] xor_ln100_fu_484_p2;
wire  signed [31:0] sext_ln100_fu_490_p1;
wire   [2:0] zext_ln104_fu_505_p1;
wire   [0:0] icmp_ln104_2_fu_509_p2;
wire   [2:0] add_ln104_fu_515_p2;
reg    grp_fu_732_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start_reg = 1'b0;
#0 grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start_reg = 1'b0;
#0 grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_operator_1_2_Pipeline_VITIS_LOOP_84_1 grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start),
    .ap_done(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_done),
    .ap_idle(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_idle),
    .ap_ready(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_ready),
    .tmp(tmp_reg_663),
    .tmp_43(tmp_50_reg_673),
    .tmp_44(tmp_51_reg_681),
    .idx_tmp_out(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_idx_tmp_out_ap_vld),
    .grp_fu_732_p_din0(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_din0),
    .grp_fu_732_p_din1(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_din1),
    .grp_fu_732_p_opcode(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_opcode),
    .grp_fu_732_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_732_p_ce(grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_ce)
);

main_operator_1_2_Pipeline_VITIS_LOOP_92_2 grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start),
    .ap_done(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_done),
    .ap_idle(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_idle),
    .ap_ready(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_ready),
    .tmp_44(tmp_51_reg_681),
    .tmp_43(tmp_50_reg_673),
    .tmp(tmp_reg_663),
    .zext_ln92(empty_reg_693),
    .xor_ln92(xor_ln92_reg_703),
    .res_num_load_217_out(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_217_out),
    .res_num_load_217_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_217_out_ap_vld),
    .res_num_load_111_out(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_111_out),
    .res_num_load_111_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_111_out_ap_vld),
    .res_num_load5_out(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load5_out),
    .res_num_load5_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load5_out_ap_vld)
);

main_operator_1_2_Pipeline_VITIS_LOOP_104_3 grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start),
    .ap_done(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_done),
    .ap_idle(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_idle),
    .ap_ready(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_ready),
    .res_num_load_215(res_num_load_215_reg_137),
    .res_num_load_19(res_num_load_19_reg_147),
    .res_num_load3(res_num_load3_reg_157),
    .zext_ln104(base_0_lcssa_i1517_reg_167),
    .zext_ln104_4(select_ln104_reg_727),
    .res_num_load_214_out(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_214_out),
    .res_num_load_214_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_214_out_ap_vld),
    .res_num_load_18_out(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_18_out),
    .res_num_load_18_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_18_out_ap_vld),
    .res_num_load2_out(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load2_out),
    .res_num_load2_out_ap_vld(grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load2_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_239_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_194_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_209_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_224_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln104_fu_499_p2 == 1'd0) | (icmp_ln92_reg_699 == 1'd0)))) begin
            grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_ready == 1'b1)) begin
            grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln77_fu_433_p2))) begin
            grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_ready == 1'b1)) begin
            grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd1))) begin
            grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_ready == 1'b1)) begin
            grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd1) & (icmp_ln92_reg_699 == 1'd1))) begin
        agg_result_01_0_reg_235 <= tmp_52_fu_494_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == and_ln77_fu_433_p2))) begin
        agg_result_01_0_reg_235 <= this_p_read;
    end else if (((icmp_ln61_reg_635 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_392_p2))) begin
        agg_result_01_0_reg_235 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        agg_result_01_0_reg_235 <= empty_36_reg_179;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd1) & (icmp_ln92_reg_699 == 1'd1))) begin
        agg_result_1_0_0_reg_190 <= grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load5_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == and_ln77_fu_433_p2))) begin
        agg_result_1_0_0_reg_190 <= tmp_reg_663;
    end else if (((icmp_ln61_reg_635 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_392_p2))) begin
        agg_result_1_0_0_reg_190 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        agg_result_1_0_0_reg_190 <= grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd1) & (icmp_ln92_reg_699 == 1'd1))) begin
        agg_result_1_1_0_reg_205 <= grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_111_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == and_ln77_fu_433_p2))) begin
        agg_result_1_1_0_reg_205 <= tmp_50_reg_673;
    end else if (((icmp_ln61_reg_635 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_392_p2))) begin
        agg_result_1_1_0_reg_205 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        agg_result_1_1_0_reg_205 <= grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_18_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd1) & (icmp_ln92_reg_699 == 1'd1))) begin
        agg_result_1_2_0_reg_220 <= grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_217_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == and_ln77_fu_433_p2))) begin
        agg_result_1_2_0_reg_220 <= tmp_51_reg_681;
    end else if (((icmp_ln61_reg_635 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_392_p2))) begin
        agg_result_1_2_0_reg_220 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        agg_result_1_2_0_reg_220 <= grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_214_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd0) & (icmp_ln92_reg_699 == 1'd1))) begin
        base_0_lcssa_i1517_reg_167 <= base_fu_477_p2;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd0))) begin
        base_0_lcssa_i1517_reg_167 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd0) & (icmp_ln92_reg_699 == 1'd1))) begin
        empty_36_reg_179 <= tmp_52_fu_494_p2;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd0))) begin
        empty_36_reg_179 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd0) & (icmp_ln92_reg_699 == 1'd1))) begin
        res_num_load3_reg_157 <= grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load5_out;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd0))) begin
        res_num_load3_reg_157 <= tmp_reg_663;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd0) & (icmp_ln92_reg_699 == 1'd1))) begin
        res_num_load_19_reg_147 <= grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_111_out;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd0))) begin
        res_num_load_19_reg_147 <= tmp_50_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd0) & (icmp_ln92_reg_699 == 1'd1))) begin
        res_num_load_215_reg_137 <= grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_res_num_load_217_out;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd0))) begin
        res_num_load_215_reg_137 <= tmp_51_reg_681;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln61_reg_635 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln61_reg_649 <= and_ln61_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        and_ln77_reg_689 <= and_ln77_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_reg_693 <= empty_fu_442_p1;
        icmp_ln92_reg_699 <= icmp_ln92_fu_447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_reg_699 == 1'd1))) begin
        icmp_ln104_reg_723 <= icmp_ln104_fu_499_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln61_3_reg_639 <= icmp_ln61_3_fu_376_p2;
        icmp_ln61_4_reg_644 <= icmp_ln61_4_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln61_reg_635 <= icmp_ln61_fu_352_p2;
        this_1_addr_1_reg_625 <= zext_ln696_fu_336_p1;
        this_1_addr_2_reg_630 <= zext_ln696_1_fu_347_p1;
        this_1_addr_reg_620 <= zext_ln61_2_fu_325_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_301 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln104_fu_499_p2 == 1'd0) | (icmp_ln92_reg_699 == 1'd0)))) begin
        select_ln104_reg_727 <= select_ln104_fu_521_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        this_1_load_2_reg_653 <= this_1_q1;
        this_1_load_3_reg_658 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_50_reg_673 <= grp_fu_4211_p_dout0;
        tmp_51_reg_681 <= grp_fu_4215_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_reg_663 <= grp_fu_4211_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd1))) begin
        xor_ln92_reg_703 <= xor_ln92_fu_453_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_239_p8 = empty_36_reg_179;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_239_p8 = agg_result_01_0_reg_235;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_194_p8 = grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load2_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_194_p8 = agg_result_1_0_0_reg_190;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_209_p8 = grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_18_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_209_p8 = agg_result_1_1_0_reg_205;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((1'd0 == and_ln61_reg_649) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689)) | ((1'd0 == and_ln61_reg_649) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln104_reg_723 == 1'd0) & (1'd1 == and_ln77_reg_689))) | ((icmp_ln61_reg_635 == 1'd0) & (icmp_ln92_reg_699 == 1'd0) & (1'd1 == and_ln77_reg_689))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_224_p8 = grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_res_num_load_214_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_224_p8 = agg_result_1_2_0_reg_220;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd0) & (icmp_ln92_reg_699 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i1517_phi_fu_171_p4 = base_fu_477_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i1517_phi_fu_171_p4 = base_0_lcssa_i1517_reg_167;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_239_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_194_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_209_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_224_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_287_p0 = this_1_load_2_reg_653;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_287_p0 = reg_301;
    end else begin
        grp_fu_287_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_295_p0 = tmp_reg_663;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_295_p0 = this_1_q0;
    end else begin
        grp_fu_295_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_732_ce = grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_ce;
    end else begin
        grp_fu_732_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        this_1_address0 = this_1_addr_2_reg_630;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        this_1_address0 = this_1_addr_reg_620;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        this_1_address0 = zext_ln61_2_fu_325_p1;
    end else begin
        this_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        this_1_ce0 = 1'b1;
    end else begin
        this_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        this_1_ce1 = 1'b1;
    end else begin
        this_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln61_fu_352_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln61_fu_352_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln61_reg_635 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_392_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == and_ln77_fu_433_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_fu_447_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln104_fu_499_p2 == 1'd1) & (icmp_ln92_reg_699 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_515_p2 = (zext_ln104_fu_505_p1 + 3'd1);

assign add_ln696_1_fu_341_p2 = (sub_ln61_fu_319_p2 + 6'd2);

assign add_ln696_fu_330_p2 = (sub_ln61_fu_319_p2 + 6'd1);

assign and_ln61_fu_392_p2 = (or_ln61_fu_388_p2 & grp_fu_12733_p_dout0);

assign and_ln77_fu_433_p2 = (or_ln77_fu_427_p2 & grp_fu_12733_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign base_fu_477_p2 = (sub_ln92_fu_472_p2 + 2'd1);

assign bitcast_ln61_fu_358_p1 = this_1_q0;

assign bitcast_ln77_fu_398_p1 = tmp_reg_663;

assign empty_fu_442_p1 = grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_idx_tmp_out[1:0];

assign grp_fu_12733_p_ce = 1'b1;

assign grp_fu_12733_p_din0 = grp_fu_295_p0;

assign grp_fu_12733_p_din1 = 32'd0;

assign grp_fu_12733_p_opcode = 5'd1;

assign grp_fu_4211_p_ce = 1'b1;

assign grp_fu_4211_p_din0 = grp_fu_287_p0;

assign grp_fu_4211_p_din1 = n;

assign grp_fu_4215_p_ce = 1'b1;

assign grp_fu_4215_p_din0 = this_1_load_3_reg_658;

assign grp_fu_4215_p_din1 = n;

assign grp_fu_4235_p_ce = grp_fu_732_ce;

assign grp_fu_4235_p_din0 = grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_din0;

assign grp_fu_4235_p_din1 = grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_din1;

assign grp_fu_4235_p_opcode = grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_grp_fu_732_p_opcode;

assign grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start = grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271_ap_start_reg;

assign grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start = grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_ap_start_reg;

assign grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start = grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259_ap_start_reg;

assign icmp_ln104_2_fu_509_p2 = ((ap_phi_mux_base_0_lcssa_i1517_phi_fu_171_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_499_p2 = ((base_fu_477_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln61_3_fu_376_p2 = ((tmp_s_fu_362_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_4_fu_382_p2 = ((trunc_ln61_fu_372_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_352_p2 = ((this_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_421_p2 = ((trunc_ln77_fu_411_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_415_p2 = ((tmp_37_fu_401_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_447_p2 = ((grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln61_fu_388_p2 = (icmp_ln61_4_reg_644 | icmp_ln61_3_reg_639);

assign or_ln77_fu_427_p2 = (icmp_ln77_fu_415_p2 | icmp_ln77_2_fu_421_p2);

assign select_ln104_fu_521_p3 = ((icmp_ln104_2_fu_509_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_515_p2);

assign sext_ln100_fu_490_p1 = $signed(xor_ln100_fu_484_p2);

assign sub_ln61_fu_319_p2 = (tmp_41_fu_311_p3 - zext_ln61_fu_307_p1);

assign sub_ln92_fu_472_p2 = ($signed(2'd2) - $signed(empty_reg_693));

assign this_1_address1 = this_1_addr_1_reg_625;

assign tmp_37_fu_401_p4 = {{bitcast_ln77_fu_398_p1[30:23]}};

assign tmp_41_fu_311_p3 = {{this_1_offset}, {2'd0}};

assign tmp_52_fu_494_p2 = ($signed(sext_ln100_fu_490_p1) + $signed(this_p_read));

assign tmp_s_fu_362_p4 = {{bitcast_ln61_fu_358_p1[30:23]}};

assign trunc_ln61_fu_372_p1 = bitcast_ln61_fu_358_p1[22:0];

assign trunc_ln77_fu_411_p1 = bitcast_ln77_fu_398_p1[22:0];

assign xor_ln100_fu_484_p2 = (sub_ln92_fu_472_p2 ^ 2'd2);

assign xor_ln92_fu_453_p2 = (empty_fu_442_p1 ^ 2'd3);

assign zext_ln104_fu_505_p1 = ap_phi_mux_base_0_lcssa_i1517_phi_fu_171_p4;

assign zext_ln61_2_fu_325_p1 = sub_ln61_fu_319_p2;

assign zext_ln61_fu_307_p1 = this_1_offset;

assign zext_ln696_1_fu_347_p1 = add_ln696_1_fu_341_p2;

assign zext_ln696_fu_336_p1 = add_ln696_fu_330_p2;

endmodule //main_operator_1_2
