// Seed: 1492048015
module module_0 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  wire id_7;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    output logic   id_2,
    output supply0 id_3
);
  wand id_5 = -1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_2 <= id_1;
  end
endmodule
module module_2 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6
    , id_15,
    input supply0 id_7,
    output wor id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri0 id_12,
    output tri0 id_13
);
  assign id_8 = id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_12,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic id_16;
endmodule
