

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Sun Feb 25 01:46:37 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max  |   Type   |
    +---------+---------+----------+----------+-----+-------+----------+
    |       11|    64816|  0.110 us|  0.648 ms|    8|  64809|  dataflow|
    +---------+---------+----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |  max  |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+----------+
        |Mat2AxiStream_U0               |Mat2AxiStream               |       10|    64809|   0.100 us|   0.648 ms|    8|  64807|  dataflow|
        |AxiStream2Axi_U0               |AxiStream2Axi               |        1|    64808|  10.000 ns|   0.648 ms|    1|  64808|      none|
        |addrbound_U0                   |addrbound                   |        3|        3|  30.000 ns|  30.000 ns|    3|      3|      none|
        |Mat2Axi_entry35_U0             |Mat2Axi_entry35             |        0|        0|       0 ns|       0 ns|    0|      0|      none|
        |Mat2Axi_Block_split24_proc_U0  |Mat2Axi_Block_split24_proc  |        0|        0|       0 ns|       0 ns|    0|      0|      none|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|     792|    544|    -|
|Instance         |        -|    1|    1353|   2033|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2145|   2581|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|   157|   195|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   0|  1152|  1660|    0|
    |Mat2Axi_Block_split24_proc_U0  |Mat2Axi_Block_split24_proc  |        0|   0|    19|    20|    0|
    |Mat2Axi_entry35_U0             |Mat2Axi_entry35             |        0|   0|     3|    65|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|    22|    93|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                          |                            |        0|   1|  1353|  2033|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U  |        0|  99|   0|    -|     2|   17|       34|
    |cols_c12_U    |        0|  99|   0|    -|     2|   11|       22|
    |cols_c_U      |        0|  99|   0|    -|     2|   11|       22|
    |dout_c_U      |        0|  99|   0|    -|     4|   64|      256|
    |ldata_U       |        0|  99|   0|    -|     2|   64|      128|
    |p_channel_U   |        0|  99|   0|    -|     2|   17|       34|
    |rows_c11_U    |        0|  99|   0|    -|     2|   32|       64|
    |rows_c_U      |        0|  99|   0|    -|     2|   22|       44|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 792|   0|    0|    18|  238|      604|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Mat2Axi_entry35_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|dst_mat_419_dout      |   in|   64|     ap_fifo|   dst_mat_419|       pointer|
|dst_mat_419_empty_n   |   in|    1|     ap_fifo|   dst_mat_419|       pointer|
|dst_mat_419_read      |  out|    1|     ap_fifo|   dst_mat_419|       pointer|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|         gmem2|       pointer|
|dout                  |   in|   64|     ap_none|          dout|        scalar|
|dout_ap_vld           |   in|    1|     ap_none|          dout|        scalar|
|rows                  |   in|   32|     ap_none|          rows|        scalar|
|rows_ap_vld           |   in|    1|     ap_none|          rows|        scalar|
|cols                  |   in|   11|     ap_none|          cols|        scalar|
|cols_ap_vld           |   in|    1|     ap_none|          cols|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout"   --->   Operation 8 'read' 'dout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 9 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cols_c12 = alloca i64 1"   --->   Operation 10 'alloca' 'cols_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1"   --->   Operation 11 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_c11 = alloca i64 1"   --->   Operation 12 'alloca' 'rows_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1"   --->   Operation 13 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dout_c = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 14 'alloca' 'dout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443]   --->   Operation 15 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%call_ln1449 = call void @Mat2Axi.entry35, i64 %dout_read, i32 %rows_read, i11 %cols_read, i64 %dout_c, i22 %rows_c, i32 %rows_c11, i11 %cols_c, i11 %cols_c12" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 16 'call' 'call_ln1449' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln301 = call void @addrbound, i17 %p_channel, i22 %rows_c, i11 %cols_c"   --->   Operation 17 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln1447 = call void @Mat2AxiStream, i64 %dst_mat_419, i64 %ldata, i32 %rows_c11, i11 %cols_c12" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1447]   --->   Operation 18 'call' 'call_ln1447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.43>
ST_3 : Operation 19 [1/2] (4.43ns)   --->   "%call_ln301 = call void @addrbound, i17 %p_channel, i22 %rows_c, i11 %cols_c"   --->   Operation 19 'call' 'call_ln301' <Predicate = true> <Delay = 4.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln1447 = call void @Mat2AxiStream, i64 %dst_mat_419, i64 %ldata, i32 %rows_c11, i11 %cols_c12" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1447]   --->   Operation 20 'call' 'call_ln1447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%axibound_V = call i17 @Mat2Axi_Block_.split24_proc, i17 %p_channel"   --->   Operation 21 'call' 'axibound_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_4 : Operation 22 [2/2] (2.43ns)   --->   "%call_ln1449 = call void @AxiStream2Axi, i64 %ldata, i64 %gmem2, i64 %dout_c, i17 %axibound_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 22 'call' 'call_ln1449' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17"   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_3, void @empty_30, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_419, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %ldata, i64 %ldata"   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @dout_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dout_c, i64 %dout_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 28 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln1449 = specinterface void @_ssdm_op_SpecInterface, i64 %dout_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 29 'specinterface' 'specinterface_ln1449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i22 %rows_c, i22 %rows_c"   --->   Operation 30 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i22 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c11_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %rows_c11, i32 %rows_c11"   --->   Operation 32 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %cols_c, i11 %cols_c"   --->   Operation 34 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i11 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c12_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %cols_c12, i11 %cols_c12"   --->   Operation 36 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i11 %cols_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln1449 = call void @AxiStream2Axi, i64 %ldata, i64 %gmem2, i64 %dout_c, i17 %axibound_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 38 'call' 'call_ln1449' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln1459 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1459]   --->   Operation 39 'ret' 'ret_ln1459' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_mat_419]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 000000]
rows_read                (read                ) [ 000000]
dout_read                (read                ) [ 000000]
p_channel                (alloca              ) [ 001110]
cols_c12                 (alloca              ) [ 011111]
cols_c                   (alloca              ) [ 011111]
rows_c11                 (alloca              ) [ 011111]
rows_c                   (alloca              ) [ 011111]
dout_c                   (alloca              ) [ 011111]
ldata                    (alloca              ) [ 001111]
call_ln1449              (call                ) [ 000000]
call_ln301               (call                ) [ 000000]
call_ln1447              (call                ) [ 000000]
axibound_V               (call                ) [ 000001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_153                (specchannel         ) [ 000000]
specinterface_ln1449     (specinterface       ) [ 000000]
empty_154                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
empty_155                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
empty_156                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
empty_157                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
call_ln1449              (call                ) [ 000000]
ret_ln1459               (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_mat_419">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_419"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi.entry35"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi_Block_.split24_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Axi"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c11_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c12_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_channel_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cols_c12_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c12/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="cols_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rows_c11_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rows_c_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dout_c_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dout_c/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ldata_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cols_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rows_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="dout_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_Mat2AxiStream_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="1"/>
<pin id="122" dir="0" index="3" bw="32" slack="1"/>
<pin id="123" dir="0" index="4" bw="11" slack="1"/>
<pin id="124" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1447/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_AxiStream2Axi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="3"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="0" index="3" bw="64" slack="3"/>
<pin id="132" dir="0" index="4" bw="17" slack="0"/>
<pin id="133" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1449/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_addrbound_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="1"/>
<pin id="139" dir="0" index="2" bw="22" slack="1"/>
<pin id="140" dir="0" index="3" bw="11" slack="1"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="call_ln1449_Mat2Axi_entry35_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="11" slack="0"/>
<pin id="148" dir="0" index="4" bw="64" slack="0"/>
<pin id="149" dir="0" index="5" bw="22" slack="0"/>
<pin id="150" dir="0" index="6" bw="32" slack="0"/>
<pin id="151" dir="0" index="7" bw="11" slack="0"/>
<pin id="152" dir="0" index="8" bw="11" slack="0"/>
<pin id="153" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1449/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="axibound_V_Mat2Axi_Block_split24_proc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="3"/>
<pin id="161" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_channel_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="1"/>
<pin id="166" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="170" class="1005" name="cols_c12_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cols_c12 "/>
</bind>
</comp>

<comp id="176" class="1005" name="cols_c_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="182" class="1005" name="rows_c11_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c11 "/>
</bind>
</comp>

<comp id="188" class="1005" name="rows_c_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="22" slack="0"/>
<pin id="190" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="194" class="1005" name="dout_c_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dout_c "/>
</bind>
</comp>

<comp id="200" class="1005" name="ldata_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="206" class="1005" name="axibound_V_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="17" slack="1"/>
<pin id="208" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="112" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="156"><net_src comp="106" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="157"><net_src comp="100" pin="2"/><net_sink comp="143" pin=3"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="158" pin="2"/><net_sink comp="127" pin=4"/></net>

<net id="167"><net_src comp="72" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="173"><net_src comp="76" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="118" pin=4"/></net>

<net id="179"><net_src comp="80" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="185"><net_src comp="84" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="191"><net_src comp="88" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="197"><net_src comp="92" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="203"><net_src comp="96" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="209"><net_src comp="158" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="127" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_mat_419 | {}
	Port: gmem2 | {4 5 }
 - Input state : 
	Port: Mat2Axi : dst_mat_419 | {2 3 }
	Port: Mat2Axi : gmem2 | {}
	Port: Mat2Axi : dout | {1 }
	Port: Mat2Axi : rows | {1 }
	Port: Mat2Axi : cols | {1 }
  - Chain level:
	State 1
		call_ln1449 : 1
	State 2
	State 3
	State 4
		call_ln1449 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |           grp_Mat2AxiStream_fu_118           |    0    |  6.352  |   765   |   1004  |
|          |           grp_AxiStream2Axi_fu_127           |    0    |  3.176  |   242   |    59   |
|   call   |             grp_addrbound_fu_136             |    1    |  3.176  |    44   |    48   |
|          |      call_ln1449_Mat2Axi_entry35_fu_143      |    0    |    0    |    0    |    0    |
|          | axibound_V_Mat2Axi_Block_split24_proc_fu_158 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_100            |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_106            |    0    |    0    |    0    |    0    |
|          |             dout_read_read_fu_112            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    1    |  12.704 |   1051  |   1111  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axibound_V_reg_206|   17   |
| cols_c12_reg_170 |   11   |
|  cols_c_reg_176  |   11   |
|  dout_c_reg_194  |   64   |
|   ldata_reg_200  |   64   |
| p_channel_reg_164|   17   |
| rows_c11_reg_182 |   32   |
|  rows_c_reg_188  |   22   |
+------------------+--------+
|       Total      |   238  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_AxiStream2Axi_fu_127 |  p4  |   2  |  17  |   34   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   34   ||  1.588  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   12   |  1051  |  1111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |  1289  |  1120  |
+-----------+--------+--------+--------+--------+
