# ğŸ§® Semi-Custom Implementation of Hamming (7,4) Decoder using Verilog HDL

### ğŸ¯ Project Overview
This project focuses on the **design and semi-custom implementation** of a **Hamming (7,4) Decoder** using **Verilog HDL** and **Cadence Genus & Innovus** tools with **90 nm CMOS technology**.  
The decoder detects and corrects single-bit errors in a 7-bit code word, ensuring reliable data transmission in digital systems.

---

## ğŸ“˜ Abstract
Error detection and correction are crucial in communication systems.  
This project demonstrates how the **Hamming (7,4) code** can be implemented at the **Register Transfer Level (RTL)** and realized through the **VLSI semi-custom design flow**, transitioning from RTL to layout using Cadence EDA tools.

---

## ğŸ§© Objectives
- To design a Hamming (7,4) decoder using Verilog HDL.  
- To perform **simulation, synthesis, placement, and routing** using industry-grade tools.  
- To analyze **area, power, and timing** parameters after synthesis.  
- To visualize the **layout generation** using 90 nm CMOS technology.

---

## âš™ï¸ Design Flow
The semi-custom design was carried out using the **Cadence RTL-to-GDSII** flow.

| Stage | Tool Used | Description |
|--------|------------|-------------|
| RTL Design | Verilog HDL | Functional design of Hamming (7,4) decoder |
| Simulation | Vivado / GTKWave | To verify logic and functionality |
| Synthesis | Cadence Genus | Converts RTL into gate-level netlist |
| Floorplanning & Placement | Cadence Innovus | Physical layout design |
| Routing | Cadence Innovus | Final routed layout |
| Verification | Innovus / Genus Reports | Timing, area, and power analysis |

---

## ğŸ§± Project Files Structure
ğŸ“ Semi-Custom-Hamming-Decoder/
â”£ ğŸ“œ hamming7_4_decoder.v â†’ Verilog RTL code
â”£ ğŸ“œ hamming7_4_tb.v â†’ Testbench for simulation
â”£ ğŸ“œ run.tcl â†’ Synthesis automation script
â”£ ğŸ“œ constraints.sdc â†’ Design constraints file
â”£ ğŸ“œ netlist.v â†’ Synthesized netlist
â”£ ğŸ“œ report.pdf â†’ Final project report
â”£ ğŸ“ results/ â†’ Simulation & layout screenshots
â”‚ â”£ ğŸ–¼ï¸ simulation_waveform.png
â”‚ â”£ ğŸ–¼ï¸ synthesis_report.png
â”‚ â”£ ğŸ–¼ï¸ floorplan.png
â”‚ â”£ ğŸ–¼ï¸ placement.png
â”‚ â”£ ğŸ–¼ï¸ routed_layout.png
â”‚ â”— ğŸ–¼ï¸ timing_report.png
â”— ğŸ“œ README.md
Parameter	Value
Technology	90 nm CMOS
Operating Voltage	1.2 V
Frequency	100 MHz
Cell Area	122 ÂµmÂ²
Total Power	0.52 mW
Max Delay	8.1 ns
ğŸ§  Learning Outcomes

Understood the RTL-to-GDSII flow using Cadence EDA tools.

Successfully implemented a semi-custom layout for an error-correcting decoder.

Gained hands-on experience with Verilog synthesis, floorplanning, and routing.

Analyzed area, power, and timing of the synthesized design.

ğŸ–¼ï¸ Simulation & Layout Results
Stage	Screenshot
RTL Simulation	

Synthesis Report	

Floorplan	

Placement	

Routed Layout	

Timing Report	
ğŸ Conclusion

The semi-custom implementation of the Hamming (7,4) Decoder successfully demonstrates the transformation of a digital design from RTL code to a physical layout using 90 nm technology. The results confirm the decoderâ€™s functionality, optimized area, and timing performance.

ğŸ§‘â€ğŸ’» Author

Dedeepya Bandi
Department of Electronics and Communication Engineering
(Project under VLSI Design Laboratory)