$comment
	File created using the following command:
		vcd file Neander.msim.vcd -direction
$end
$date
	Sat Nov 29 18:20:20 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PC_vlg_vec_tst $end
$var reg 8 ! Carga [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ Sel $end
$var wire 1 % PC [7] $end
$var wire 1 & PC [6] $end
$var wire 1 ' PC [5] $end
$var wire 1 ( PC [4] $end
$var wire 1 ) PC [3] $end
$var wire 1 * PC [2] $end
$var wire 1 + PC [1] $end
$var wire 1 , PC [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 PC[7]~output_o $end
$var wire 1 5 PC[6]~output_o $end
$var wire 1 6 PC[5]~output_o $end
$var wire 1 7 PC[4]~output_o $end
$var wire 1 8 PC[3]~output_o $end
$var wire 1 9 PC[2]~output_o $end
$var wire 1 : PC[1]~output_o $end
$var wire 1 ; PC[0]~output_o $end
$var wire 1 < clk~input_o $end
$var wire 1 = Carga[7]~input_o $end
$var wire 1 > Sel~input_o $end
$var wire 1 ? Carga[1]~input_o $end
$var wire 1 @ Carga[0]~input_o $end
$var wire 1 A inst1|inst3~0_combout $end
$var wire 1 B reset~input_o $end
$var wire 1 C inst38~q $end
$var wire 1 D inst2|inst3~0_combout $end
$var wire 1 E inst44~q $end
$var wire 1 F inst3|inst3~0_combout $end
$var wire 1 G Carga[2]~input_o $end
$var wire 1 H inst3|inst3~1_combout $end
$var wire 1 I inst34~q $end
$var wire 1 J inst45~combout $end
$var wire 1 K Carga[3]~input_o $end
$var wire 1 L inst4|inst3~0_combout $end
$var wire 1 M inst39~q $end
$var wire 1 N inst33~combout $end
$var wire 1 O Carga[4]~input_o $end
$var wire 1 P inst5|inst3~0_combout $end
$var wire 1 Q inst35~q $end
$var wire 1 R inst6|inst3~0_combout $end
$var wire 1 S Carga[5]~input_o $end
$var wire 1 T inst6|inst3~1_combout $end
$var wire 1 U inst40~q $end
$var wire 1 V Carga[6]~input_o $end
$var wire 1 W inst7|inst3~0_combout $end
$var wire 1 X inst7|inst3~1_combout $end
$var wire 1 Y inst37~q $end
$var wire 1 Z inst9|inst3~0_combout $end
$var wire 1 [ inst9|inst3~1_combout $end
$var wire 1 \ inst49~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0"
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
$end
#20000
1"
1<
0-
1I
19
1*
#30000
1$
1>
1-
1W
0H
1F
1A
1H
#40000
0"
0<
0-
#60000
1"
1<
1-
1C
1D
0A
1;
1,
#80000
0"
0<
0-
#100000
1"
1<
1-
1E
0C
1A
1:
0;
1+
0,
#120000
0"
0<
0-
#140000
1"
1<
1-
1C
1J
0F
0D
0A
1;
1,
1L
0H
#160000
0"
0<
0-
#180000
1"
1<
1-
1M
0I
0E
0C
1A
18
09
0:
0;
1)
0*
0+
0,
#200000
0"
0<
0-
#220000
1"
1<
1-
1C
1D
0A
1;
1,
#240000
0"
0<
0-
#260000
1"
1<
1-
1E
0C
1A
1:
0;
1+
0,
#280000
0"
0<
0-
#300000
1"
1<
1-
1C
1F
0D
0A
1;
1,
1H
#320000
0"
0<
0-
#340000
1"
1<
1-
1I
0E
0C
1A
19
0:
0;
1*
0+
0,
#360000
0"
0<
0-
#380000
1"
1<
1-
1C
1D
0A
1;
1,
#400000
0"
0<
0-
#420000
1"
1<
1-
1E
0C
1A
1:
0;
1+
0,
#440000
0"
0<
0-
#460000
1#
1"
1B
1<
1-
0E
0I
0M
0J
0F
0D
0:
09
08
0+
0*
0)
0L
0H
#480000
0#
0"
0B
0<
0-
#500000
1"
1<
1-
1C
1D
0A
1;
1,
#520000
0"
0<
0-
#540000
1"
1<
1-
1E
0C
1A
1:
0;
1+
0,
#560000
0"
0<
0-
#580000
1"
1<
1-
1C
1F
0D
0A
1;
1,
1H
#600000
0"
0<
0-
#620000
1"
1<
1-
1I
0E
0C
1A
19
0:
0;
1*
0+
0,
#640000
0"
0<
0-
#660000
1"
1<
1-
1C
1D
0A
1;
1,
#680000
0"
0<
0-
#700000
1"
1<
1-
1E
0C
1A
1:
0;
1+
0,
#720000
0"
0<
0-
#740000
1"
1<
1-
1C
1J
0F
0D
0A
1;
1,
1L
0H
#760000
0"
0<
0-
#780000
1"
1<
1-
1M
0I
0E
0C
1A
18
09
0:
0;
1)
0*
0+
0,
#800000
0"
0<
0-
#820000
1"
1<
1-
1C
1D
0A
1;
1,
#840000
0"
0<
0-
#860000
1"
1<
1-
1E
0C
1A
1:
0;
1+
0,
#880000
0"
0<
0-
#900000
1"
1<
1-
1C
1F
0D
0A
1;
1,
1H
#920000
0"
0<
0-
#940000
1"
1<
1-
1I
0E
0C
1A
19
0:
0;
1*
0+
0,
#960000
0"
0<
0-
#980000
1"
1<
1-
1C
1D
0A
1;
1,
#1000000
