// Seed: 838493122
module module_0 ();
  assign id_1 = 1'b0 - id_1;
  module_3(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1;
  id_1(
      .id_0(id_2 / 1)
  ); module_0();
endmodule
module module_2;
  initial id_1 = id_1;
  module_0();
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_10, id_11, id_12;
  always @(1 - id_2 or ~id_2 - id_6 or 1 or 1 or 1 or posedge 1) begin
    id_4 = 1;
    $display(1 * 1, 1, id_1);
    force id_9 = 1;
  end
  wire id_13;
  always @(id_13 or posedge 1) begin
    #1;
    if (1) begin
      id_12 <= 1;
    end
  end
endmodule
