; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_7(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 7, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = lshr i32 %7, 3, !dbg !12
  %9 = and i32 %8, 15, !dbg !12
  %10 = shl i32 %7, 2, !dbg !12
  %11 = and i32 %10, 124, !dbg !12
  %12 = or disjoint i32 %6, %9, !dbg !13
  %13 = or disjoint i32 %12, 16, !dbg !13
  %14 = or disjoint i32 %12, 32, !dbg !13
  %15 = or disjoint i32 %12, 48, !dbg !13
  %16 = or disjoint i32 %12, 64, !dbg !13
  %17 = or disjoint i32 %12, 80, !dbg !13
  %18 = or disjoint i32 %12, 96, !dbg !13
  %19 = or disjoint i32 %12, 112, !dbg !13
  %20 = or disjoint i32 %6, %11, !dbg !13
  %21 = icmp slt i32 %12, 576, !dbg !14
  %22 = icmp slt i32 %13, 576, !dbg !14
  %23 = icmp slt i32 %14, 576, !dbg !14
  %24 = icmp slt i32 %15, 576, !dbg !14
  %25 = icmp slt i32 %16, 576, !dbg !14
  %26 = icmp slt i32 %17, 576, !dbg !14
  %27 = icmp slt i32 %18, 576, !dbg !14
  %28 = icmp slt i32 %19, 576, !dbg !14
  %29 = icmp slt i32 %20, 576, !dbg !14
  %30 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %31 = shl i32 %30, 3, !dbg !16
  %32 = and i32 %7, 7, !dbg !17
  %.lobit13 = lshr i32 %7, 5, !dbg !17
  %33 = and i32 %.lobit13, 3, !dbg !17
  %34 = or disjoint i32 %31, %32, !dbg !18
  %35 = or disjoint i32 %31, %33, !dbg !18
  %36 = or disjoint i32 %35, 4, !dbg !18
  %37 = icmp slt i32 %34, 5, !dbg !19
  %38 = icmp slt i32 %35, 5, !dbg !19
  %39 = icmp slt i32 %36, 5, !dbg !19
  %.frozen = freeze i32 %20, !dbg !20
  %40 = sdiv i32 %.frozen, 24, !dbg !20
  %41 = mul i32 %40, 24, !dbg !21
  %.decomposed = sub i32 %.frozen, %41, !dbg !21
  %42 = mul i32 %12, 5, !dbg !22
  %43 = mul i32 %13, 5, !dbg !22
  %44 = mul i32 %14, 5, !dbg !22
  %45 = mul i32 %15, 5, !dbg !22
  %46 = mul i32 %16, 5, !dbg !22
  %47 = mul i32 %17, 5, !dbg !22
  %48 = mul i32 %18, 5, !dbg !22
  %49 = mul i32 %19, 5, !dbg !22
  %50 = add i32 %34, %42, !dbg !23
  %51 = add i32 %34, %43, !dbg !23
  %52 = add i32 %34, %44, !dbg !23
  %53 = add i32 %34, %45, !dbg !23
  %54 = add i32 %34, %46, !dbg !23
  %55 = add i32 %34, %47, !dbg !23
  %56 = add i32 %34, %48, !dbg !23
  %57 = add i32 %34, %49, !dbg !23
  %58 = sext i32 %50 to i64, !dbg !24
  %59 = getelementptr float, ptr addrspace(1) %0, i64 %58, !dbg !24
  %60 = sext i32 %51 to i64, !dbg !24
  %61 = getelementptr float, ptr addrspace(1) %0, i64 %60, !dbg !24
  %62 = sext i32 %52 to i64, !dbg !24
  %63 = getelementptr float, ptr addrspace(1) %0, i64 %62, !dbg !24
  %64 = sext i32 %53 to i64, !dbg !24
  %65 = getelementptr float, ptr addrspace(1) %0, i64 %64, !dbg !24
  %66 = sext i32 %54 to i64, !dbg !24
  %67 = getelementptr float, ptr addrspace(1) %0, i64 %66, !dbg !24
  %68 = sext i32 %55 to i64, !dbg !24
  %69 = getelementptr float, ptr addrspace(1) %0, i64 %68, !dbg !24
  %70 = sext i32 %56 to i64, !dbg !24
  %71 = getelementptr float, ptr addrspace(1) %0, i64 %70, !dbg !24
  %72 = sext i32 %57 to i64, !dbg !24
  %73 = getelementptr float, ptr addrspace(1) %0, i64 %72, !dbg !24
  %74 = and i1 %21, %37, !dbg !25
  %75 = and i1 %22, %37, !dbg !25
  %76 = and i1 %23, %37, !dbg !25
  %77 = and i1 %24, %37, !dbg !25
  %78 = and i1 %25, %37, !dbg !25
  %79 = and i1 %26, %37, !dbg !25
  %80 = and i1 %27, %37, !dbg !25
  %81 = and i1 %28, %37, !dbg !25
  %82 = and i1 %29, %38, !dbg !25
  %83 = and i1 %39, %29, !dbg !25
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 %74) #2, !dbg !26
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 %75) #2, !dbg !26
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 %76) #2, !dbg !26
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 %77) #2, !dbg !26
  %88 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %78) #2, !dbg !26
  %89 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 %79) #2, !dbg !26
  %90 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %71, i1 %80) #2, !dbg !26
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 %81) #2, !dbg !26
  %92 = mul i32 %35, 24, !dbg !27
  %93 = mul i32 %36, 24, !dbg !27
  %94 = mul i32 %40, 120, !dbg !28
  %95 = add i32 %94, %.decomposed, !dbg !29
  %96 = add i32 %95, %92, !dbg !30
  %97 = add i32 %95, %93, !dbg !30
  %98 = sext i32 %96 to i64, !dbg !31
  %99 = getelementptr float, ptr addrspace(1) %1, i64 %98, !dbg !31
  %100 = sext i32 %97 to i64, !dbg !31
  %101 = getelementptr float, ptr addrspace(1) %1, i64 %100, !dbg !31
  %102 = shl i32 %7, 7, !dbg !32
  %103 = and i32 %102, 896, !dbg !32
  %104 = or disjoint i32 %103, %9, !dbg !32
  %105 = and i32 %10, 508, !dbg !32
  %106 = lshr exact i32 %103, 5, !dbg !32
  %107 = add nuw nsw i32 %106, %104, !dbg !32
  %108 = zext nneg i32 %107 to i64, !dbg !32
  %109 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %108, !dbg !32
  %110 = insertelement <1 x i32> poison, i32 %84, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %109, <1 x i32> %110, i1 true) #2, !dbg !32
  %111 = or disjoint i32 %104, 16, !dbg !32
  %112 = add nuw nsw i32 %111, %106, !dbg !32
  %113 = zext nneg i32 %112 to i64, !dbg !32
  %114 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %113, !dbg !32
  %115 = insertelement <1 x i32> poison, i32 %85, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %114, <1 x i32> %115, i1 true) #2, !dbg !32
  %116 = or disjoint i32 %104, 32, !dbg !32
  %117 = add nuw nsw i32 %116, %106, !dbg !32
  %118 = zext nneg i32 %117 to i64, !dbg !32
  %119 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %118, !dbg !32
  %120 = insertelement <1 x i32> poison, i32 %86, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %119, <1 x i32> %120, i1 true) #2, !dbg !32
  %121 = or disjoint i32 %104, 48, !dbg !32
  %122 = add nuw nsw i32 %121, %106, !dbg !32
  %123 = zext nneg i32 %122 to i64, !dbg !32
  %124 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %123, !dbg !32
  %125 = insertelement <1 x i32> poison, i32 %87, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %124, <1 x i32> %125, i1 true) #2, !dbg !32
  %126 = or disjoint i32 %104, 64, !dbg !32
  %127 = add nuw nsw i32 %126, %106, !dbg !32
  %128 = zext nneg i32 %127 to i64, !dbg !32
  %129 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %128, !dbg !32
  %130 = insertelement <1 x i32> poison, i32 %88, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %129, <1 x i32> %130, i1 true) #2, !dbg !32
  %131 = or disjoint i32 %104, 80, !dbg !32
  %132 = add nuw nsw i32 %131, %106, !dbg !32
  %133 = zext nneg i32 %132 to i64, !dbg !32
  %134 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %133, !dbg !32
  %135 = insertelement <1 x i32> poison, i32 %89, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %135, i1 true) #2, !dbg !32
  %136 = or disjoint i32 %104, 96, !dbg !32
  %137 = add nuw nsw i32 %136, %106, !dbg !32
  %138 = zext nneg i32 %137 to i64, !dbg !32
  %139 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %138, !dbg !32
  %140 = insertelement <1 x i32> poison, i32 %90, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %139, <1 x i32> %140, i1 true) #2, !dbg !32
  %141 = or disjoint i32 %104, 112, !dbg !32
  %142 = add nuw nsw i32 %141, %106, !dbg !32
  %143 = zext nneg i32 %142 to i64, !dbg !32
  %144 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %143, !dbg !32
  %145 = insertelement <1 x i32> poison, i32 %91, i64 0, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %144, <1 x i32> %145, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %146 = lshr i32 %10, 5, !dbg !32
  %147 = and i32 %146, 12, !dbg !32
  %148 = add nuw nsw i32 %147, %105, !dbg !32
  %149 = zext nneg i32 %148 to i64, !dbg !32
  %150 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %149, !dbg !32
  %151 = or disjoint i32 %105, 512, !dbg !32
  %152 = lshr i32 %151, 5, !dbg !32
  %153 = and i32 %152, 28, !dbg !32
  %154 = add nuw nsw i32 %153, %151, !dbg !32
  %155 = zext nneg i32 %154 to i64, !dbg !32
  %156 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %155, !dbg !32
  %157 = load <4 x i32>, ptr addrspace(3) %156, align 16, !dbg !32
  %.extract = load i32, ptr addrspace(3) %150, align 16, !dbg !32
  %158 = getelementptr inbounds i8, ptr addrspace(3) %150, i64 4, !dbg !32
  %.extract11 = load i32, ptr addrspace(3) %158, align 4, !dbg !32
  %159 = getelementptr inbounds i8, ptr addrspace(3) %150, i64 8, !dbg !32
  %.extract12 = load i32, ptr addrspace(3) %159, align 8, !dbg !32
  %160 = getelementptr inbounds i8, ptr addrspace(3) %150, i64 12, !dbg !32
  %.extract13 = load i32, ptr addrspace(3) %160, align 4, !dbg !32
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract11, i32 %.extract12, i32 %.extract13, ptr addrspace(1) %99, i1 %82) #2, !dbg !32
  %.extract14 = extractelement <4 x i32> %157, i64 0, !dbg !32
  %.extract15 = extractelement <4 x i32> %157, i64 1, !dbg !32
  %.extract16 = extractelement <4 x i32> %157, i64 2, !dbg !32
  %.extract17 = extractelement <4 x i32> %157, i64 3, !dbg !32
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract14, i32 %.extract15, i32 %.extract16, i32 %.extract17, ptr addrspace(1) %101, i1 %83) #2, !dbg !32
  ret void, !dbg !33
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cynshpyv4aedzikg6yfiqijudjk4x34i2k2tncuvp2jcni6xvhz7.py", directory: "inductor_cache/yn")
!4 = !{ptr @triton_poi_fused_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_7, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_7", linkageName: "triton_poi_fused_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 31, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 37, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 30, scope: !7)
!25 = !DILocation(line: 32, column: 50, scope: !7)
!26 = !DILocation(line: 32, column: 42, scope: !7)
!27 = !DILocation(line: 33, column: 33, scope: !7)
!28 = !DILocation(line: 33, column: 42, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 38, scope: !7)
!31 = !DILocation(line: 33, column: 25, scope: !7)
!32 = !DILocation(line: 33, column: 53, scope: !7)
!33 = !DILocation(line: 33, column: 4, scope: !7)
