# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_uart_rx.srcs/sources_1/imports/practice/seg_tick.v" \
"../../../../test_uart_rx.srcs/sources_1/imports/practice/test_SegDisp.v" \
"../../../../test_uart_rx.srcs/sources_1/new/uart_rx.v" \
"../../../../test_uart_rx.srcs/sim_1/new/uart_rx_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
