// Seed: 4036524829
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input wor void id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input supply0 id_10
);
  assign id_0 = (1);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    inout tri id_3,
    output tri1 id_4
);
  always @(posedge 1'b0 or id_2.id_3)
    if (1) begin : LABEL_0
      @(negedge id_2) $display(1, 1);
    end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign id_4 = 1;
  tri1 id_6, id_7;
  assign id_6 = id_7;
  if (!id_7) wor id_8, id_9 = id_3, id_10;
endmodule
