set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_colmix.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_draw.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_game.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_gfx.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_main.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_obj.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_snd.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_tilemap.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/hdl/jtkiwi_video.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt03.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt03_acc.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_csr.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_div.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_dout.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg_cnt.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg_comb.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg_ctrl.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg_final.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg_pure.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_eg_step.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_exprom.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_kon.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_lfo.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_logsin.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_mmr.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_mod.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_op.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_pg.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_pg_comb.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_pg_dt.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_pg_inc.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_pg_sum.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_pm.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_reg.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_reg_ch.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_sh.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_sh24.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_sh_rst.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_single_acc.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_sumch.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_timers.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/hdl/jt12_top.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49_bus.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49_cen.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49_div.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49_eg.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49_exp.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jt12/jt49/hdl/jt49_noise.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cheat/jtframe_cheat.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cheat/jtframe_cheat_rom.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_cen24.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_cen48.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_frac_cen.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_freqinfo.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_gated_cen.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_pxlcen.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_rst_sync.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_sync.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_i8742.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_z80.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_z80wait.v
set_global_assignment -name QIP_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/pauloblaze/pauloblaze.qip
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_bcd_cnt.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_board.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_debug.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_dip.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_enlarger.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_ff.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_led.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_reset.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_rsthold.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_sh.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_sort.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_sys_info.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_uart.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jt4701.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_4wayjoy.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_dial.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_inputs.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_keyboard.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_mouse.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_paddle.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_rec_inputs.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/ps2_intf_v.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_bram_rom.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_dual_nvram.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_dual_ram.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_dual_ram16.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_ioctl_dump.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_obj_buffer.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_prom.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_ram.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_rpwp_ram.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_dwnld.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_gatecen.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_1slot.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_2slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_3slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_4slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_5slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram2_4slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram2_5slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram2_6slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram_rq.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ramslot_ctrl.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_1slot.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_2slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_3slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_4slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_5slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_6slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_7slots.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_sync.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_romrq.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_romrq_bcache.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_romrq_xscache.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_bank.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_init.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_latch.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_rfsh.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram_stats.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_shadow.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ucache.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_dcrm.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_fir.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_iir2.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_limsum.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_mixer.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_mixer_en.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_pole.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_rcmix.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_sndchain.v
set_global_assignment -name SYSTEMVERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_vumeter.sv
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_blank.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_credits.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_hsize.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_lfbuf_ddr.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_lfbuf_ddr_ctrl.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_lfbuf_line.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_logo.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_resync.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_tilemap.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_vtimer.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_wirebw.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/joydb15.v
set_global_assignment -name SYSTEMVERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_emu.sv
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_joymux.v
set_global_assignment -name SYSTEMVERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mister.sv
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mister_dwnld.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mr_ddrmux.v
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mr_ddrtest.v
set_global_assignment -name QIP_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/pll6144/jtframe_pll6144.qip
set_global_assignment -name QIP_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/pll6293/jtframe_pll6293.qip
set_global_assignment -name QIP_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/pll6671/jtframe_pll6671.qip
set_global_assignment -name QIP_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/sys/pll.qip
set_global_assignment -name QIP_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/sys/sys.qip
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80pa.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80s.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80_Reg.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80_MCode.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80_ALU.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/t48_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/alu_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/cond_branch_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/decoder_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/pmem_ctrl_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/dmem_ctrl_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/t48_comp_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/t48_tb_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/t48_core_comp_pack-p.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/bus_mux.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/bus_mux-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/alu.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/alu-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/clock_ctrl.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/clock_ctrl-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/db_bus.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/db_bus-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/int.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/int-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/upi41_db_bus.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/upi41_db_bus-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/cond_branch.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/cond_branch-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/decoder.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/decoder-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/dmem_ctrl.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/dmem_ctrl-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/p1.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/p1-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/p2.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/p2-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/pmem_ctrl.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/pmem_ctrl-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/psw.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/psw-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/timer.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/timer-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/t48_core.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/t48_core-c.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/upi41_core.vhd
set_global_assignment -name VHDL_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t48/upi41_core-c.vhd
set_global_assignment -name VERILOG_FILE /MiSTeX/ports/cores/Arcade-jtcores/jtcores/cores/kiwi/mistex/jtkiwi_game_sdram.v
