<!doctype html>
<html lang="en">
  <head>
    <title>US8416007B1 - N channel JFET based digital logic gate structure 
        - Google Patents</title>

    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="UTF-8">
    <meta name="referrer" content="origin-when-crossorigin">
    <link rel="canonical" href="https://patents.google.com/patent/US8416007B1/en">
    <meta name="description" content="
     An apparatus is provided that includes a first field effect transistor with a source tied to zero volts and a drain tied to voltage drain drain (Vdd) through a first resistor. The apparatus also includes a first node configured to tie a second resistor to a third resistor and connect to an input of a gate of the first field effect transistor in order for the first field effect transistor to receive a signal. The apparatus also includes a second field effect transistor configured as a unity gain buffer having a drain tied to Vdd and an uncommitted source. 
   
   ">
    
    <meta name="DC.type" content="patent">
    
    <meta name="DC.title" content="N channel JFET based digital logic gate structure 
       ">
    
    <meta name="DC.date" content="2011-05-02" scheme="dateSubmitted">
    
    <meta name="DC.description" content="
     An apparatus is provided that includes a first field effect transistor with a source tied to zero volts and a drain tied to voltage drain drain (Vdd) through a first resistor. The apparatus also includes a first node configured to tie a second resistor to a third resistor and connect to an input of a gate of the first field effect transistor in order for the first field effect transistor to receive a signal. The apparatus also includes a second field effect transistor configured as a unity gain buffer having a drain tied to Vdd and an uncommitted source. 
   
   ">
    
    <meta name="citation_patent_application_number" content="US:13/098,918">
    
    <meta name="citation_pdf_url" content="https://patentimages.storage.googleapis.com/85/fc/a4/4c3036bb4a8696/US8416007.pdf">
    
    <meta name="citation_patent_number" content="US:8416007">
    
    <meta name="DC.date" content="2013-04-09" scheme="issue">
    
    <meta name="DC.contributor" content="Michael J Krasowski" scheme="inventor">
    
    <meta name="DC.contributor" content="National Aeronautics and Space Administration (NASA)" scheme="assignee">
    
    <meta name="DC.relation" content="US:4301421" scheme="references">
    
    <meta name="DC.relation" content="US:5751181" scheme="references">
    
    <meta name="DC.relation" content="US:20070176692:A1" scheme="references">
    
    <meta name="DC.relation" content="US:20090066418:A1" scheme="references">
    
    <meta name="DC.relation" content="US:7940122" scheme="references">
    
    <meta name="DC.relation" content="US:7688117" scheme="references">
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:400,400italic,500,500italic,700">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Product+Sans">
    <style>
      body { transition: none; }
    </style>

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-27188110-4', 'auto');

      version = 'patent-search.search_20191120_RC00';

      function sendFeedback() {
        userfeedback.api.startFeedback({
          'productId': '713680',
          'bucket': 'patent-search-web',
          'productVersion': version,
        });
      }

      window.experiments = {};
      window.experiments.patentCountries = "ae,ag,al,am,ao,ap,ar,at,au,aw,az,ba,bb,bd,be,bf,bg,bh,bj,bn,bo,br,bw,bx,by,bz,ca,cf,cg,ch,ci,cl,cm,cn,co,cr,cs,cu,cy,cz,dd,de,dj,dk,dm,do,dz,ea,ec,ee,eg,em,ep,es,fi,fr,ga,gb,gc,gd,ge,gh,gm,gn,gq,gr,gt,gw,hk,hn,hr,hu,ib,id,ie,il,in,ir,is,it,jo,jp,ke,kg,kh,km,kn,kp,kr,kw,kz,la,lc,li,lk,lr,ls,lt,lu,lv,ly,ma,mc,md,me,mg,mk,ml,mn,mo,mr,mt,mw,mx,my,mz,na,ne,ng,ni,nl,no,nz,oa,om,pa,pe,pg,ph,pl,pt,py,qa,ro,rs,ru,rw,sa,sc,sd,se,sg,si,sk,sl,sm,sn,st,su,sv,sy,sz,td,tg,th,tj,tm,tn,tr,tt,tw,tz,ua,ug,us,uy,uz,vc,ve,vn,wo,yu,za,zm,zw";
      
      
      window.profilePicture = "";

      window.Polymer = {
        dom: 'shady',
        lazyRegister: true,
      };
    </script>

    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/webcomponentsjs/webcomponents-lite.min.js"></script>
    
    <link rel="import" href="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.html">
    
  </head>
  <body unresolved>
    
    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.js"></script>
    
    <search-app>
      
      

      <article class="result" itemscope itemtype="http://schema.org/ScholarlyArticle">
  <h1 itemprop="pageTitle">US8416007B1 - N channel JFET based digital logic gate structure 
        - Google Patents</h1>
  <span itemprop="title">N channel JFET based digital logic gate structure 
       </span>

  <meta itemprop="type" content="patent">
  <a href="https://patentimages.storage.googleapis.com/85/fc/a4/4c3036bb4a8696/US8416007.pdf" itemprop="pdfLink">Download PDF</a>
  <h2>Info</h2>

  <dl>
    <dt>Publication number</dt>
    <dd itemprop="publicationNumber">US8416007B1</dd>
    <meta itemprop="numberWithoutCodes" content="8416007">
    <meta itemprop="kindCode" content="B1">
    <meta itemprop="publicationDescription" content="Patent ( no pre-grant publication)">
    
    <span>US8416007B1</span>
    
    <span>US13/098,918</span>
    
    <span>US201113098918A</span>
    
    <span>US8416007B1</span>
    
    <span>US 8416007 B1</span>
    
    <span>US8416007 B1</span>
    
    <span>US 8416007B1</span>
    
    <span>  </span>
    
    <span> </span>
    
    <span> </span>
    
    <span>US 201113098918 A</span>
    
    <span>US201113098918 A</span>
    
    <span>US 201113098918A</span>
    
    <span>US 8416007 B1</span>
    
    <span>US8416007 B1</span>
    
    <span>US 8416007B1</span>
    

    <dt>Authority</dt>
    <dd itemprop="countryCode">US</dd>
    <dd itemprop="countryName">United States</dd>

    <dt>Prior art keywords</dt>
    
    <dd itemprop="priorArtKeywords" repeat>field effect</dd>
    <dd itemprop="priorArtKeywords" repeat>effect transistor</dd>
    <dd itemprop="priorArtKeywords" repeat>source</dd>
    <dd itemprop="priorArtKeywords" repeat>gate</dd>
    <dd itemprop="priorArtKeywords" repeat>tied</dd>

    <dt>Prior art date</dt>
    <dd><time itemprop="priorArtDate" datetime="2011-05-02">2011-05-02</time></dd>

    <dt>Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)</dt>
    <dd itemprop="legalStatusIfi" itemscope>
      <span itemprop="status">Active</span>, expires <time itemprop="expiration" datetime="2031-11-07">2031-11-07</time>
    </dd>
  </dl>

  <dt>Application number</dt>
  <dd itemprop="applicationNumber">US13/098,918</dd>

  

  

  <dt>Inventor</dt>
  <dd itemprop="inventor" repeat>Michael J Krasowski</dd>
  <dt>Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)</dt>
  <dd itemprop="assigneeCurrent" repeat>
    Us Govt Administrator Of Nasa
  </dd><dd itemprop="assigneeCurrent" repeat>
    National Aeronautics and Space Administration (NASA)
  </dd>

  <dt>Original Assignee</dt>
  <dd itemprop="assigneeOriginal" repeat>National Aeronautics and Space Administration (NASA)</dd>

  <dt>Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)</dt>
  <dd><time itemprop="priorityDate" datetime="2011-05-02">2011-05-02</time></dd>

  <dt>Filing date</dt>
  <dd><time itemprop="filingDate" datetime="2011-05-02">2011-05-02</time></dd>

  <dt>Publication date</dt>
  <dd><time itemprop="publicationDate" datetime="2013-04-09">2013-04-09</time></dd>

  

  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2011-05-02">2011-05-02</time>
    <span itemprop="title">Application filed by National Aeronautics and Space Administration (NASA)</span>
    <span itemprop="type">filed</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    <span itemprop="assigneeSearch">National Aeronautics and Space Administration (NASA)</span>
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2011-05-02">2011-05-02</time>
    <span itemprop="title">Priority to US13/098,918</span>
    <span itemprop="type">priority</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US8416007B1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2013-04-09">2013-04-09</time>
    <span itemprop="title">Application granted</span>
    <span itemprop="type">granted</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2013-04-09">2013-04-09</time>
    <span itemprop="title">Publication of US8416007B1</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US8416007B1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2017-03-31">2017-03-31</time>
    <span itemprop="title">Assigned to US GOVT ADMINISTRATOR OF NASA</span>
    <span itemprop="type">reassignment</span>
    
    
    
    
    <span itemprop="assigneeSearch">US GOVT ADMINISTRATOR OF NASA</span>
    
    
    <span itemprop="description" repeat>ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).</span>
    
    <span itemprop="description" repeat>Assignors: KRASOWSKI, MICHAEL J., MR.</span>
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
<<<<<<< HEAD
    <time itemprop="date" datetime="2019-11-25">2019-11-25</time>
=======
    <time itemprop="date" datetime="2019-11-26">2019-11-26</time>
>>>>>>> nc_dev
    <span itemprop="title">Application status is Active</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2031-11-07">2031-11-07</time>
    <span itemprop="title">Adjusted expiration</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  

  <h2>Links</h2>

  <ul>
    
          <li itemprop="links" itemscope repeat>
            <meta itemprop="id" content="usptoLink">
            <a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/srchnum.html&r=1&f=G&l=50&d=PALL&s1=8416007.PN." itemprop="url" target="_blank"><span itemprop="text">USPTO</span></a>
          </li>
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="usptoAssignmentLink">
          <a href="https://assignment.uspto.gov/patent/index.html#/patent/search/resultFilter?searchInput=8416007" itemprop="url" target="_blank"><span itemprop="text">USPTO Assignment</span></a>
        </li>

    <li itemprop="links" itemscope repeat>
        <meta itemprop="id" content="espacenetLink">
        <a href="http://worldwide.espacenet.com/publicationDetails/biblio?CC=US&amp;NR=8416007B1&amp;KC=B1&amp;FT=D" itemprop="url" target="_blank"><span itemprop="text">Espacenet</span></a>
      </li>
      

    

    
      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="globalDossierLink">
          <a href="http://globaldossier.uspto.gov/#/result/patent/US/8416007/1" itemprop="url" target="_blank"><span itemprop="text">Global Dossier</span></a>
        </li>
      

      

      

      

      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="stackexchangeLink">
          <a href="https://patents.stackexchange.com/questions/tagged/US8416007" itemprop="url"><span itemprop="text">Discuss</span></a>
        </li>
      
  </ul>

  
  <ul itemprop="concept" itemscope>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000694</span>
      <span itemprop="name">effects</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">109</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000000872</span>
      <span itemprop="name">buffers</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">4</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001702</span>
      <span itemprop="name">transmitter</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="count">3</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">HBMJWWWQQXIZIP-UHFFFAOYSA-N</span>
      <span itemprop="name">Silicon carbide</span>
      <span itemprop="domain">Chemical compound</span>
      <span itemprop="svg_large">data:image/svg&#43;xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyBlbmNvZGluZz0naXNvLTg4NTktMSc/Pgo8c3ZnIHZlcnNpb249JzEuMScgYmFzZVByb2ZpbGU9J2Z1bGwnCiAgICAgICAgICAgICAgeG1sbnM9J2h0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnJwogICAgICAgICAgICAgICAgICAgICAgeG1sbnM6cmRraXQ9J2h0dHA6Ly93d3cucmRraXQub3JnL3htbCcKICAgICAgICAgICAgICAgICAgICAgIHhtbG5zOnhsaW5rPSdodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rJwogICAgICAgICAgICAgICAgICB4bWw6c3BhY2U9J3ByZXNlcnZlJwp3aWR0aD0nMzAwcHgnIGhlaWdodD0nMzAwcHgnID4KPCEtLSBFTkQgT0YgSEVBREVSIC0tPgo8cmVjdCBzdHlsZT0nb3BhY2l0eToxLjA7ZmlsbDojRkZGRkZGO3N0cm9rZTpub25lJyB3aWR0aD0nMzAwJyBoZWlnaHQ9JzMwMCcgeD0nMCcgeT0nMCc&#43;IDwvcmVjdD4KPHBhdGggY2xhc3M9J2JvbmQtMCcgZD0nTSA5NC43NzIyLDE1MCAyMjUuMzIzLDE1MCcgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;CjxwYXRoIGNsYXNzPSdib25kLTAnIGQ9J00gOTQuNzcyMiwxNzkuODM3IDIyNS4zMjMsMTc5LjgzNycgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;CjxwYXRoIGNsYXNzPSdib25kLTAnIGQ9J00gOTQuNzcyMiwxMjAuMTYzIDIyNS4zMjMsMTIwLjE2Mycgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;Cjx0ZXh0IHg9JzczLjUwNTcnIHk9JzE1OC4yNScgc3R5bGU9J2ZvbnQtc2l6ZToxNXB4O2ZvbnQtc3R5bGU6bm9ybWFsO2ZvbnQtd2VpZ2h0Om5vcm1hbDtmaWxsLW9wYWNpdHk6MTtzdHJva2U6bm9uZTtmb250LWZhbWlseTpzYW5zLXNlcmlmO3RleHQtYW5jaG9yOnN0YXJ0O2ZpbGw6IzAwMDAwMCcgPjx0c3Bhbj5TaTwvdHNwYW4&#43;PHRzcGFuIHN0eWxlPSdiYXNlbGluZS1zaGlmdDpzdXBlcjtmb250LXNpemU6MTEuMjVweDsnPis8L3RzcGFuPjx0c3Bhbj48L3RzcGFuPjwvdGV4dD4KPHRleHQgeD0nMjI1LjMyMycgeT0nMTU4LjI1JyBzdHlsZT0nZm9udC1zaXplOjE1cHg7Zm9udC1zdHlsZTpub3JtYWw7Zm9udC13ZWlnaHQ6bm9ybWFsO2ZpbGwtb3BhY2l0eToxO3N0cm9rZTpub25lO2ZvbnQtZmFtaWx5OnNhbnMtc2VyaWY7dGV4dC1hbmNob3I6c3RhcnQ7ZmlsbDojMDAwMDAwJyA&#43;PHRzcGFuPkM8L3RzcGFuPjx0c3BhbiBzdHlsZT0nYmFzZWxpbmUtc2hpZnQ6c3VwZXI7Zm9udC1zaXplOjExLjI1cHg7Jz4tPC90c3Bhbj48dHNwYW4&#43;PC90c3Bhbj48L3RleHQ&#43;Cjwvc3ZnPgo=</span>
      <span itemprop="svg_small">data:image/svg&#43;xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyBlbmNvZGluZz0naXNvLTg4NTktMSc/Pgo8c3ZnIHZlcnNpb249JzEuMScgYmFzZVByb2ZpbGU9J2Z1bGwnCiAgICAgICAgICAgICAgeG1sbnM9J2h0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnJwogICAgICAgICAgICAgICAgICAgICAgeG1sbnM6cmRraXQ9J2h0dHA6Ly93d3cucmRraXQub3JnL3htbCcKICAgICAgICAgICAgICAgICAgICAgIHhtbG5zOnhsaW5rPSdodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rJwogICAgICAgICAgICAgICAgICB4bWw6c3BhY2U9J3ByZXNlcnZlJwp3aWR0aD0nODVweCcgaGVpZ2h0PSc4NXB4JyA&#43;CjwhLS0gRU5EIE9GIEhFQURFUiAtLT4KPHJlY3Qgc3R5bGU9J29wYWNpdHk6MS4wO2ZpbGw6I0ZGRkZGRjtzdHJva2U6bm9uZScgd2lkdGg9Jzg1JyBoZWlnaHQ9Jzg1JyB4PScwJyB5PScwJz4gPC9yZWN0Pgo8cGF0aCBjbGFzcz0nYm9uZC0wJyBkPSdNIDMzLjMyNzIsNDIgNTguMDkzOSw0Micgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;CjxwYXRoIGNsYXNzPSdib25kLTAnIGQ9J00gMzMuMzI3Miw1MC40NTM3IDU4LjA5MzksNTAuNDUzNycgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;CjxwYXRoIGNsYXNzPSdib25kLTAnIGQ9J00gMzMuMzI3MiwzMy41NDYzIDU4LjA5MzksMzMuNTQ2Mycgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;Cjx0ZXh0IHg9JzEzLjM1MTUnIHk9JzQ5Ljc0OTMnIHN0eWxlPSdmb250LXNpemU6MTRweDtmb250LXN0eWxlOm5vcm1hbDtmb250LXdlaWdodDpub3JtYWw7ZmlsbC1vcGFjaXR5OjE7c3Ryb2tlOm5vbmU7Zm9udC1mYW1pbHk6c2Fucy1zZXJpZjt0ZXh0LWFuY2hvcjpzdGFydDtmaWxsOiMwMDAwMDAnID48dHNwYW4&#43;U2k8L3RzcGFuPjx0c3BhbiBzdHlsZT0nYmFzZWxpbmUtc2hpZnQ6c3VwZXI7Zm9udC1zaXplOjEwLjVweDsnPis8L3RzcGFuPjx0c3Bhbj48L3RzcGFuPjwvdGV4dD4KPHRleHQgeD0nNTguMDkzOScgeT0nNDkuNzQ5Mycgc3R5bGU9J2ZvbnQtc2l6ZToxNHB4O2ZvbnQtc3R5bGU6bm9ybWFsO2ZvbnQtd2VpZ2h0Om5vcm1hbDtmaWxsLW9wYWNpdHk6MTtzdHJva2U6bm9uZTtmb250LWZhbWlseTpzYW5zLXNlcmlmO3RleHQtYW5jaG9yOnN0YXJ0O2ZpbGw6IzAwMDAwMCcgPjx0c3Bhbj5DPC90c3Bhbj48dHNwYW4gc3R5bGU9J2Jhc2VsaW5lLXNoaWZ0OnN1cGVyO2ZvbnQtc2l6ZToxMC41cHg7Jz4tPC90c3Bhbj48dHNwYW4&#43;PC90c3Bhbj48L3RleHQ&#43;Cjwvc3ZnPgo=</span>
      <span itemprop="smiles">[Si&#43;]#[C-]</span>
      <span itemprop="inchi_key">HBMJWWWQQXIZIP-UHFFFAOYSA-N</span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">12</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">229910010271</span>
      <span itemprop="name">silicon carbide</span>
      <span itemprop="domain">Inorganic materials</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">12</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000015654</span>
      <span itemprop="name">memory</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">3</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000010276</span>
      <span itemprop="name">construction</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000002609</span>
      <span itemprop="name">media</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000000203</span>
      <span itemprop="name">mixtures</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000000047</span>
      <span itemprop="name">products</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000003570</span>
      <span itemprop="name">air</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003139</span>
      <span itemprop="name">buffering</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001808</span>
      <span itemprop="name">coupling</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000010168</span>
      <span itemprop="name">coupling process</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000005859</span>
      <span itemprop="name">coupling reaction</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000011799</span>
      <span itemprop="name">hole materials</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004301</span>
      <span itemprop="name">light adaptation</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000670</span>
      <span itemprop="name">limiting</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000116</span>
      <span itemprop="name">mitigating</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
<<<<<<< HEAD
      <span itemprop="id">238000006011</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Methods</span>
=======
      <span itemprop="id">230000004048</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Effects</span>
>>>>>>> nc_dev
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
<<<<<<< HEAD
      <span itemprop="id">230000004048</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Effects</span>
=======
      <span itemprop="id">238000006011</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Methods</span>
>>>>>>> nc_dev
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000051</span>
      <span itemprop="name">modifying</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000005365</span>
      <span itemprop="name">production</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001603</span>
      <span itemprop="name">reducing</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000006722</span>
      <span itemprop="name">reduction reaction</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000000926</span>
      <span itemprop="name">separation method</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000000758</span>
      <span itemprop="name">substrates</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
  </ul>
  

  <section>
    <h2>Images</h2>
    <ul>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/94/1e/a4/a34a625f4c0386/US08416007-20130409-D00000.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/0e/a1/4c/003327c8e751f4/US08416007-20130409-D00000.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/c1/a2/3f/14e277a267bd56/US08416007-20130409-D00001.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/55/7b/04/93dfe41c5301a4/US08416007-20130409-D00001.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/6d/fc/cf/8c51da9b5081da/US08416007-20130409-D00002.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/4c/6c/de/922891a4ed6f4d/US08416007-20130409-D00002.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/15/b5/b5/aff8abc228dbb9/US08416007-20130409-D00003.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/4c/53/98/6df6d3c8460173/US08416007-20130409-D00003.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/c7/39/1f/0266e5c8b7d60b/US08416007-20130409-D00004.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/38/56/65/be630cf43f0ae3/US08416007-20130409-D00004.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/38/35/5f/108990efd2aa2d/US08416007-20130409-D00005.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/54/cf/05/8f41f7e11e53a9/US08416007-20130409-D00005.png">
        <ul>
          
        </ul>
      </li>
      </ul>
  </section>

  <section>
    <h2>Classifications</h2>
    
    <ul>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K</span>&mdash;<span itemprop="Description">PULSE TECHNIQUE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/00</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/02</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/08</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/094</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/09403</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using junction field-effect transistors</span>
            <meta itemprop="Leaf" content="true">
            
            <meta itemprop="FirstCode" content="true">
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K</span>&mdash;<span itemprop="Description">PULSE TECHNIQUE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K17/00</span>&mdash;<span itemprop="Description">Electronic switching or gating, i.e. not by contact-making or -braking</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K17/51</span>&mdash;<span itemprop="Description">Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K17/56</span>&mdash;<span itemprop="Description">Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K17/687</span>&mdash;<span itemprop="Description">Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K17/6871</span>&mdash;<span itemprop="Description">Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors the output circuit comprising more than one controlled field-effect transistor</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K</span>&mdash;<span itemprop="Description">PULSE TECHNIQUE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K2217/00</span>&mdash;<span itemprop="Description">Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K2217/0036</span>&mdash;<span itemprop="Description">Means reducing energy consumption</span>
            <meta itemprop="Leaf" content="true">
            <meta itemprop="Additional" content="true">
            
          </li>
          </ul>
      </li>
      </ul>
  </section>

  <section itemprop="abstract" itemscope>
    <h2>Abstract</h2>
    
    <div itemprop="content" html><abstract mxw-id="PA109937839" lang="EN" load-source="patent-office">
    <div num="p-0001" class="abstract">An apparatus is provided that includes a first field effect transistor with a source tied to zero volts and a drain tied to voltage drain drain (Vdd) through a first resistor. The apparatus also includes a first node configured to tie a second resistor to a third resistor and connect to an input of a gate of the first field effect transistor in order for the first field effect transistor to receive a signal. The apparatus also includes a second field effect transistor configured as a unity gain buffer having a drain tied to Vdd and an uncommitted source.</div>
  </abstract>
  </div>
  </section>

  <section itemprop="description" itemscope>
    <h2>Description</h2>
    
    <div itemprop="content" html><div mxw-id="PDES58548443" lang="EN" load-source="patent-office" class="description">
    
    <heading>ORIGIN OF THE INVENTION</heading>
    <p num="p-0002">The invention described herein was made by an employee of the United States Government and may be manufactured and used by or for the Government for Government purposes without the payment of any royalties thereon or therefore.</p>
    
    
    <heading>FIELD</heading>
    <p num="p-0003">The present invention relates to a circuit topography, and, more particularly, to circuit topography used to create digital logic gates having an N channel Junction Field Effect Transistor (JFET), load resistors, level shifting resistors, and supply rails whose values are based on the direct current parametric distributions of those JFETs.</p>
    <heading>BACKGROUND</heading>
    <p num="p-0004">There are logic gate structures that can operate at temperatures up to and exceeding 500 degrees Celsius. For complex (or large) multiplexer array functions, for example, in memories, a relatively large amount of substrate real estate is taken up. The current problem is how to more efficiently configure silicon carbide (SiC) multiplexor circuits such that less components are utilized, making the real estate available for other circuit functions, such as more memory bits or more decoding.</p>
    <heading>SUMMARY</heading>
    <p num="p-0005">Certain embodiments of the present invention may provide solutions to the problems and needs in the art that have not yet been fully identified, appreciated, or solved by current digital logic gates.</p>
    <p num="p-0006">One embodiment of the present invention pertains to an apparatus that includes a first field effect transistor, a first node, and a second field effect transistor. The first field effect transistor has a source tied to zero volts and a drain tied to voltage drain drain (Vdd) through a first resistor. The first node is configured to tie a second resistor to a third resistor and connect to an input of a gate of the first field effect transistor such that the first field effect transistor can receive a signal. The second field effect transistor is configured as a unity gain buffer having a drain tied to Vdd and an uncommitted source.</p>
    <p num="p-0007">In another embodiment of the present invention, a method is provided that includes tying a source of a first field effect transistor to zero volts and a drain of the first field effect transistor to voltage drain drain (Vdd) through a first resistor. The method also includes tying, at a first node, a second resistor to a third resistor and connecting the first node to an input of a gate of the first field effect transistor such that the first field effect transistor can receive a signal. The method further includes tying a drain of a second field effect transistor to Vdd with a source of the second field effect transistor being an uncommitted source</p>
    
    
    <description-of-drawings>
      <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
      <p num="p-0008">For a proper understanding of the invention, reference should be made to the accompanying figures. These figures depict only some embodiments of the invention and are not limiting of the scope of the invention. Regarding the figures:</p>
      <p num="p-0009"> <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates an inverter, in accordance with an embodiment of the present invention.</p>
      <p num="p-0010"> <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates an inverter, in accordance with another embodiment of the present invention</p>
      <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates an inverter, in accordance with another embodiment of the present invention.</p>
      <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 4</figref> illustrates an inverter, in accordance with another embodiment of the present invention.</p>
      <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates an inverter, in accordance with another embodiment of the present invention</p>
    </description-of-drawings>
    
    
    <heading>DETAILED DESCRIPTION OF THE EMBODIMENTS</heading>
    <p num="p-0014">It will be readily understood that the components of the present invention, as generally described and illustrated in the figures herein, may be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of the embodiments of an apparatus, a system, a method, and a computer readable medium, as represented in the attached figures, is not intended to limit the scope of the invention as claimed, but is merely representative of selected embodiments of the invention.</p>
    <p num="p-0015">The features, structures, or characteristics of the invention described throughout this specification may be combined in any suitable manner in one or more embodiments. For example, the usage of “certain embodiments,” “some embodiments,” or other similar language, throughout this specification refers to the fact that a particular feature, structure, or characteristic described in connection with the embodiment may be included in at least one embodiment of the present invention. Thus, appearances of the phrases “in certain embodiments,” “in some embodiments,” “in other embodiments,” or other similar language, throughout this specification do not necessarily all refer to the same group of embodiments, and the described features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.</p>
    <p num="p-0016">Embodiments of the present invention provide a circuit topography, which is used to create usable digital logic gates using N (negatively doped) channel Junction Field Effect Transistors (JFETs) and load resistors, level shifting resistors, and supply rails whose values are based on the direct current (DC) parametric distributions of those JFETs. This method has direct application to the current state of the art in high temperature (300° Celsius to 500° Celsius and higher) silicon carbide (SiC) device production. The embodiments described herein pertain to an adaptation to a logic gate by removing a level shifter from the output of the gate structure, and applying it to the input of the same gate, thereby creating a source coupled gate topography. This structure allows for the construction of AND/OR (sum of products) arrays which use far fewer transistors and resistors than the same array as constructed from current gates. This is important when large multiplexer constructs are necessary as, for example, in the construction of memories.</p>
    <p num="p-0017">Source coupling refers to the fact that the output of a drive gate, i.e., the source node on the JFET, couples to the input(s) of the circuits to be driven. This configuration allows for a savings in transistors and resistors by replacing logic OR configurations with wire OR configurations. Further, as described below, by placing a single path to ground, power is saved and the device operates more effeciently.</p>
    <p num="p-0018">Moreover, due to the variability in SiC device parameters, a logic gate circuit design was developed to allow logic gates to be constructed using expitaxial resistors and N Channel JFETs. The voltages are a function of the transistor turn-off voltage. That is: Vdd=2×(|Vgs(off)MAX|), Vss=−Vdd. Resistor values, as illustrated in <figref idrefs="DRAWINGS">FIG. 1</figref>, follow the general rule that R<b>2</b>=R<b>3</b>. R<b>1</b> may equal R<b>2</b> and R<b>3</b> as necessary, though what is universally necessary is that R<b>1</b>&gt;&gt;rds(on) [on resistance from drain to source] for Q<b>1</b>, yet R<b>1</b>&lt;&lt;rds(off) [off resistance from drain to source] for Q<b>1</b>. (R<b>2</b>+R<b>3</b>)&gt;&gt;rds(on) [on resistance from drain to source] for Q<b>2</b>, yet (R<b>2</b>+R<b>3</b>)&lt;&lt;rds(off) [off resistance from drain to source] for Q<b>2</b> of the logic gate driving the input of this gate, “input of this gate” defined as the series combination of R<b>2</b> and R<b>3</b>.</p>
    <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates an inverter <b>100</b>, in accordance with an embodiment of the present invention. The inverter <b>100</b> shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, which has a source coupled logic (SCL) configuration, shows two gates, Gate A and Gate B. Gate A includes two field effect transistors or N (negatively doped) channel JFETs Q<b>1</b> and Q<b>2</b>, four nodes N<b>1</b>, N<b>2</b>, N<b>3</b>, N<b>4</b>, and three resistors R<b>1</b>, R<b>2</b>, R<b>3</b>. Gate B also includes two field effect transistors or N (negatively doped) channel JFETs Q<b>1</b> and Q<b>2</b>, four nodes N<b>5</b>, N<b>6</b>, N<b>7</b>, N<b>8</b>, and three resistors R<b>1</b>, R<b>2</b>, R<b>3</b>.</p>
    <p num="p-0020">For Gate A, node N<b>1</b> can be considered to be external to the gate and node N<b>2</b> can be considered to be internal to the node. Node N<b>1</b> is configured to receive a signal (or logic levels) anywhere from 0 to voltage drain drain (Vdd). Node N<b>2</b> is configured to tie resistors R<b>2</b> and R<b>3</b>. Resistors R<b>2</b> and R<b>3</b>, which can be considered to be input level shifters, are configured to perform level shifts from 0 to −0.5 Vss (voltage source source). In this embodiment, Vdd is equal to negative Vss (Vdd=−Vss).</p>
    <p num="p-0021">The input gate of field effect transistor Q<b>1</b> is tied to node N<b>2</b>. The source of field effect transistor Q<b>1</b> is tied to ground or 0 volts and the drain of field effect transistor Q<b>1</b> is tied to Vdd through resistor R<b>1</b>. Node N<b>3</b>, which can have logic levels anywhere from Vdd to 0 volts, is configured to connect or tie field effect transistor Q<b>1</b> to the input gate of field effect transistor Q<b>2</b>. Node N<b>4</b> has similar logic levels. A person of ordinary skill in the art will readily appreciate that field effect transistor Q<b>2</b> is configured to act as a buffering transistor so the effect of field effect transistor Q<b>1</b> and resistor R<b>1</b> are not seen by the output circuitry. The source of field effect transistor Q<b>2</b> is connected through node N<b>4</b> to node N<b>5</b>. Node N<b>5</b> can be considered to be external to Gate B.</p>
    <p num="p-0022">In this embodiment, Gate B includes a similar configuration as Gate A. For instance, node N<b>6</b>, which can have logic levels anywhere from 0 to −0.5 volts, is configured to tied resistors R<b>2</b> and R<b>3</b>, and connect to the input gate of field effect transistor Q<b>1</b>. Field effect transistor has a source tied to ground and a drain tied to Vdd through resistor R<b>1</b>.</p>
    <p num="p-0023">Node N<b>7</b> has a logic level anywhere from 0 to Vdd and is configured to tie the output of field effect transistor Q<b>1</b> to the input gate of field effect transistor Q<b>2</b>. The drain of field effect transistor Q<b>2</b> is tied to Vdd and the source of field effect transistor Q<b>2</b> is an uncommitted source through node N<b>8</b>. Node N<b>8</b> is similar to node N<b>7</b> in that node N<b>8</b> has logic levels from 0 to Vdd. By having an uncommitted source terminal, the source of field effect transistor Q<b>2</b> can be tied to another field effect transistor, a motor, and a pair of resistors as discussed in the different embodiments below.</p>
    <p num="p-0024">It should be appreciated that if the characteristics of field effect transistors Q<b>1</b> and Q<b>2</b> are the same, then resistors R<b>1</b>, R<b>2</b>, and R<b>3</b> are equal. In the alternative, if the characteristics of field effect transistors Q<b>1</b> and Q<b>2</b> are different, then resistors R<b>2</b> and R<b>3</b> are equal. It should be appreciated that the resistance of resistors R<b>2</b> and R<b>3</b> can be greater than the on resistance of field effect transistor Q<b>2</b> and the resistance of resistor R<b>1</b> can be greater than the on resistance of field effect transistor Q<b>1</b>. For instance, the resistance drain to source (RDS) on for resistor R<b>1</b> is greater than the RDS on for field effect transistor Q<b>1</b> and, for resistors R<b>2</b>=R<b>3</b>, the RDS on for resistor R<b>2</b> is greater than the RDS on for field effect transistor Q<b>2</b>.</p>
    <p num="p-0025">Because field effect transistor Q<b>1</b> is an inverter and resistor R<b>1</b> is a level shifter, an inversion and a level shift up to Vdd are performed. Since field effect transistor Q<b>1</b> and resistor R<b>1</b> are configured to perform an inversion and a level shift up, there has to be a level shift down at the output. By tying the output of resistors R<b>2</b> and R<b>3</b> to −Vss, a level shift down can occur and by configuring R<b>2</b> and R<b>3</b> to be equal, Vss/2 or (−0.5 Vss) can be realized.</p>
    <p num="p-0026">At node N<b>1</b>, with an input signal at Vdd, resistors R<b>2</b> and R<b>3</b> are configured to perform a level shift up and a divide by 2, which results in the voltage at node N<b>2</b> to be at 0 volts. This causes the gate and the source of field effect transistor Q<b>1</b> to be at 0 volts. When the gate and source of field effect transistor Q<b>1</b> are at 0 volts or the same potential, then field effect transistor Q<b>1</b> is fully on. When field effect transistor Q<b>1</b> is fully on, the source and the drain on are shorted together and separated by RDS on. This means that the drain is at 0 volts, because resistor R<b>1</b> is greater than RDS on for field effect transistor Q<b>1</b>. As a result, current flows through resistor R<b>1</b>.</p>
    <p num="p-0027">Because node N<b>3</b> is equal to the source voltage of field effect transistor Q<b>1</b>, node N<b>3</b> is about 0 volts. Field effect transistor Q<b>2</b> is a source follower, i.e., a buffer, and is configured to receive the voltage from node N<b>3</b> and apply a suitable load, causing the voltage at the gate of field effect transistor Q<b>2</b> to be equal to the source of the field effect transistor Q<b>2</b>. This causes node N<b>4</b> to be at Vdd as well.</p>
    <p num="p-0028">However, at node N<b>1</b>, when the input signal is at 0 volts, resistors R<b>2</b> and R<b>3</b> are configured to perform level shifting and a division by 2, thereby resulting in −0.5 Vss. In this embodiment, ½ of Vss is at or exceeds the turn off voltage (voltage gate to source off) for field effect transistor Q<b>1</b>. In other words, −0.5 Vss is sufficient to turn field effect transistor Q<b>1</b> off. If field effect transistor Q<b>1</b> is off, then RDS on for field effect transistor Q<b>1</b> is greater than the value of resistor R<b>1</b>, causing node N<b>3</b> to be at Vdd. By applying Vdd of node N<b>3</b> to the gate of Q<b>2</b>, node N<b>4</b> will also be at Vdd.</p>
    <p num="p-0029">The embodiment described above and shown in <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates open transistor logic structures (emitter coupled logic, open collector logic, source coupled logic, etc.) that allow for certain economies and extra capabilities beyond that of direct coupled structures. For instance, examples of these economies can be realized through the example of wire OR-ing of signals (or wire AND-ing), i.e., where multiple outputs without having to use a separate input for each of those outputs at another gate dedicated to perform the OR-ing (or AND-ing). This is illustrated in <figref idrefs="DRAWINGS">FIG. 2</figref> as described below.</p>
    <p num="p-0030"> <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates an inverter <b>200</b>, in accordance with another embodiment of the present invention. The circuitry shown in <figref idrefs="DRAWINGS">FIG. 2</figref> includes a similar configuration to <figref idrefs="DRAWINGS">FIG. 1</figref>. For instance, Gates A and B include a field effect transistor Q<b>1</b> having a source tied to ground and a drain tied to Vdd through resistor R<b>1</b>. In Gates A and B, field effect transistors Q<b>1</b> and Q<b>2</b> are tied together by node N<b>1</b>. The drain of Q<b>2</b> is tied to Vdd. The source of Q<b>2</b> in Gates A and B is connected to node N<b>2</b> such that a signal can be OR-ed at N<b>2</b>. It should be appreciated that multiples connections can be made to node N<b>2</b>.</p>
    <p num="p-0031">For Gate C, resistors R<b>2</b> and R<b>3</b> can be tied by node N<b>3</b>, which connects to the input gate of field effect transistor Q<b>1</b>. Field effect transistor Q<b>1</b> also includes a source being tied to ground and a drain tied to Vdd through resistor R<b>1</b>. Node N<b>4</b> connects the output gate of field effect transistor Q<b>1</b> to the input gate of field effect transistor Q<b>2</b>. The drain of field effect transistor Q<b>2</b> is connected to Vdd and the source, which can be an uncommitted source, is tied to a series combination of resistors R<b>2</b> and R<b>3</b>. Similar to the embodiments discussed above, resistors R<b>2</b> and R<b>3</b> are equal and Vdd equals negative Vss.</p>
    <p num="p-0032">It should be appreciated that the OR-ing is occurring at the input, but the output is then being inverted, thus causing a NOR-ing function to be applied to the signal. For instance, the OR-ing occurs between the outputs of the two sources of the field effect transistor Q<b>2</b> and the resistors R<b>2</b>, R<b>3</b> of field effect transistor Q<b>1</b>. The signal is then inverted by field effect transistor Q<b>2</b> and resistors R<b>2</b>, R<b>3</b> in Gate C to cause a NOR-ing function to be applied.</p>
    <p num="p-0033">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, if the output of Gate A is 1, true or high and the output of Gate B is 0, false, or low, then the output of Gate C is low. If the output of Gate B is 1, true or high and the output of Gate A is 0, false, or low, then the output of Gate C is low. If both outputs of Gate A and B are high, 1, or true, then the output of Gate C is low. If both outputs of Gate A and B are low, false or 0, then the output of Gate C is high.</p>
    <p num="p-0034">In Gate A, if the gate of field effect transistor Q<b>2</b> is at Vdd, then the source is also at Vdd. In Gate B, if the gate of field effect transistor Q<b>2</b> is at 0 volts, then the output of Q<b>2</b> is high. This causes the resistors R<b>2</b> and R<b>3</b> in Gate C to receive the high output from Q<b>2</b>. This allows the inverter to be a NAND and/or a NOR.</p>
    <p num="p-0035">The embodiment shown in <figref idrefs="DRAWINGS">FIG. 3</figref> allows for savings in components to be realized, thereby freeing up space on a die or circuit board and, further, a power savings has been realized as less components are being utilized. The embodiment shown in <figref idrefs="DRAWINGS">FIG. 3</figref> also allows for more than two inputs, i.e., inputs at Gates A and B, such that multiple inputs can be added with the outputs of the Gates being tied to node N<b>2</b>, causing each signal to be OR-ed.</p>
    <p num="p-0036">A benefit of having an uncommitted source is that the uncommitted output from the gate can be used to drive a component able to accept such a signal. For instance, the output may be used to drive electromechanical devices, other drivers such as power devices, or any device that will be appreciated by a person of ordinary skill in the art. For instance, <figref idrefs="DRAWINGS">FIG. 3</figref> described below shows such a device driving a motor.</p>
    <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates an inverter <b>300</b>, in accordance with another embodiment of the present invention. Inverter <b>300</b> shown in <figref idrefs="DRAWINGS">FIG. 3</figref> uses an open transistor output as a logic gate, and includes a similar configuration as <figref idrefs="DRAWINGS">FIG. 1</figref>. For instance, Node N<b>1</b> is configured to tie resistors R<b>2</b> and R<b>3</b> together, resistors R<b>2</b> and R<b>3</b> being equal. Node N<b>1</b> also connects with the input gate of field effect transistor Q<b>1</b>. Field effect transistor Q<b>1</b> has a source tied to ground and a drain tied to Vdd through resistor R<b>1</b>. Node N<b>2</b> is configured to tie the output of field effect transistor Q<b>1</b> with the input gate of field effect transistor Q<b>2</b>. The drain of field effect transistor Q<b>2</b> is tied to Vdd and the source of field effect transistor Q<b>2</b> is tied to a positive terminal of a motor M. The negative terminal of motor M is tied to ground. It should be appreciated that the source of field effect transistor Q<b>2</b> is not limited to being tied to a motor or a mechanical device, but can be tied to the input of another gate or to a series of resistors, or any other configuration as would be appreciated by a person of ordinary skill in the art.</p>
    <p num="p-0038">In this embodiment, if the input of the gate is provided a signal such that the voltage at the gate of field effect transistor Q<b>2</b> is 0 volts (which means a high came into the gate), then there will be 0 volts at the source. However, if the input of the gate is provided a signal such that the voltage at the gate of field effect transistor Q<b>2</b> is Vdd, then Vdd is also at the source of the transistor, causing the motor to turn as Vdd is being applied to the motor.</p>
    <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 4</figref> illustrates an inverter <b>400</b>, in accordance with another embodiment of the present invention. For instance, <figref idrefs="DRAWINGS">FIG. 4</figref> illustrates a logic gate that can accept direct coupled logic inputs, but has a source coupled logic output. In other words, the logic gate shown in <figref idrefs="DRAWINGS">FIG. 4</figref> is a translator from source coupled logic to direct coupled logic.</p>
    <p num="p-0040">In this embodiment, the input gate of a first field effect transistor Q<b>1</b> is open. The source of field effect transistor Q<b>1</b> is tied to ground and the drain is tied to Vdd through R<b>1</b>. Node N<b>1</b> is configured to tie the output of field effect transistor Q<b>1</b> with the input gate of a second field effect transistor Q<b>2</b>. The drain of field effect transistor Q<b>2</b> is tied to Vdd and the source is an uncommitted source terminal, such that the source can be tied to a series of resistors, an input gate of another field effect transistor, or a mechanical device.</p>
    <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates an inverter <b>500</b>, in accordance with another embodiment of the present invention. In particular, <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates a logic gate that can accept source coupled logic inputs, but has a direct coupled logic output. In other words, the logic gate shown in <figref idrefs="DRAWINGS">FIG. 5</figref> is a translator from source coupled logic to a direct coupled logic.</p>
    <p num="p-0042">In this embodiment, node N<b>1</b> is configured to tie resistors R<b>2</b> and R<b>3</b> together and also connect with the input gate of field effect transistor Q<b>1</b>. The source of field effect transistor Q<b>1</b> is tied to ground and the drain is tied to Vdd through R<b>1</b>. Node N<b>2</b> is configured to tie the output of field effect transistor Q<b>1</b> with the input gate of field effect transistor Q<b>2</b>. The drain of field effect transistor Q<b>2</b> is tied to Vdd and the source is tied to a series of resistors. However, it should be appreciated that the source can be tied to an input gate of another field effect transistor, a mechanical device, or any other configuration that would be appreciated by a person of ordinary skill in the art.</p>
    <p num="p-0043">Embodiments of the present invention differ from previous SiC logic designs in that the embodiments of the present invention allows for far fewer components to be used, and thus space is saved over conventional designs. In this manner, large multiplexing functions, or large sum of products functions can have a more efficient OR (sum) function implemented. The transistors and resistors saved can be used elsewhere to add more features to the integrated circuit. Also, with a reduction in the amount of level shifters being utilized, power dissipation in the device goes down as one path to ground replaces many paths.</p>
    <p num="p-0044">Also, there is enormous commercial potential for high temperature, high radiation hard logic devices. For example, oscillators using resistive and capacitive sensors as time based components and built around SiC logic gates would be a useful point of source digitizers of sensed variables in a high temperature environment such as a jet engine, near a hydrothermal vent, at a drill head in deep hole environments, etc. Using the output of the oscillator to drive a SiC binary polynomial generator unique to that sensor while also modulating the output of the oscillator by the polynomial prior to transmitting the polynomial on a wire or over air will give that sensor a unique signature. Multiple sensors transmitting on the same medium can then be singled out through source separation algorithms.</p>
    <p num="p-0045">State machines can also be built out of SiC logic devices, giving processing capability to devices, both fixed and mobile, operating in high temperature environments. An example would be a robot operating on the surface of Venus, with expected temperatures up to 460° C. A state machine built out of SiC logic could direct the vehicle as it avoids obstacles, deploys sensors, transmits telemetry to other devices, etc. Given the added radiation hardness of SiC, robots could be made to enter nuclear power plants during and after a meltdown for mitigation or clean up. The extreme temperatures and radiation fluence could be tolerated by a SiC-based robot. Analog functions such as amplifiers, summers, integrators, differentiators, etc., can also be configured from the basic inverter structure.</p>
    <p num="p-0046">One having ordinary skill in the art will readily understand that the invention as discussed above may be practiced with steps in a different order, and/or with hardware elements in configurations which are different than those which are disclosed. Therefore, although the invention has been described based upon these preferred embodiments, it would be apparent to those of skill in the art that certain modifications, variations, and alternative constructions would be apparent, while remaining within the spirit and scope of the invention. In order to determine the metes and bounds of the invention, therefore, reference should be made to the appended claims.</p>
    
  </div>
  </div>
  </section>

  <section itemprop="claims" itemscope>
    <h2>Claims (<span itemprop="count">13</span>)</h2>
    
    <div itemprop="content" html><div mxw-id="PCLM51542960" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>I claim:</claim-statement>
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. An apparatus, comprising:
<div class="claim-text">a first field effect transistor with a source tied to zero volts and a drain tied to voltage drain drain (Vdd) through a first resistor;</div>
<div class="claim-text">a first node configured to tie a second resistor to a third resistor and connect to an input of a gate of the first field effect transistor in order for the first field effect transistor to receive a signal;</div>
<div class="claim-text">a second field effect transistor configured as a unity gain buffer having a drain tied to Vdd and an uncommitted source; and</div>
<div class="claim-text">wherein the third resistor is tied to a negative voltage source (Vss), and the negative Vss is equal to Vdd.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The apparatus of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the uncommitted source is tied to an input of a gate of another field effect transistor through a pair of resistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The apparatus of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the uncommitted source is tied to a mechanical device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The apparatus of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the uncommitted source is tied to negative Vss through a pair of resistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The apparatus of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein, when the first and the second field effect transistors have different characteristics, the second and third resistors are equal, the first and second resistor are unequal, and the first and third resistors are unequal.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. The apparatus of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein, when the first and the second field effect transistors have similar characteristics, the first, the second and the third resistors are equal.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The apparatus of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<div class="claim-text">a second node configured to tie an output of the first field effect transistor with an input gate of the second field effect transistor.</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. A method, comprising:
<div class="claim-text">tying a source of a first field effect transmitter to zero volts and a drain of the first field effect transmitter to voltage drain drain (Vdd) through a first resistor;</div>
<div class="claim-text">tying, at a first node, a second resistor to a third resistor and connecting the first node to an input of a gate of the first field effect transistor in order for the first field effect transistor to receive a signal;</div>
<div class="claim-text">tying a drain of a second field effect transistor to Vdd with a source of the second field effect transmitter being an uncommitted source; and</div>
<div class="claim-text">wherein the third resistor is tied to negative voltage source source (Vss), and the negative Vss is equal to Vdd.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising:
<div class="claim-text">tying the uncommitted source to an input of a gate of another field effect transistor through a pair of resistors.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising:
<div class="claim-text">tying the uncommitted source to a mechanical device.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising:
<div class="claim-text">tying the uncommitted source to negative Vss through a pair of resistors.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein, when the first and the second field effect transistors have different characteristics, the second and third resistors are equal, the first and second resistor are unequal, and the first and third resistors are unequal.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein, when the first and the second field effect transistors have similar characteristics, the first, the second and the third resistors are equal. </div>
    </div>
  </div> </div>
  </div>
  </section>

  <section itemprop="application" itemscope>

    <section itemprop="metadata" itemscope>
        <span itemprop="applicationNumber">US13/098,918</span>
        <span itemprop="priorityDate">2011-05-02</span>
        <span itemprop="filingDate">2011-05-02</span>
        <span itemprop="title">N channel JFET based digital logic gate structure 
       </span>
        <span itemprop="ifiStatus">Active</span>
        <span itemprop="ifiExpiration">2031-11-07</span>
        <a href="/patent/US8416007B1/en">
            <span itemprop="representativePublication">US8416007B1</span>
            (<span itemprop="primaryLanguage">en</span>)
        </a>
    </section>

    <h2>Priority Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US13/098,918</span>
                   
                   <a href="/patent/US8416007B1/en">
                        <span itemprop="representativePublication">US8416007B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2011-05-02</td>
                <td itemprop="filingDate">2011-05-02</td>
                <td itemprop="title">N channel JFET based digital logic gate structure 
       </td>
              </tr>
           </tbody>
       </table>

    <h2>Applications Claiming Priority (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="appsClaimingPriority" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US13/098,918</span>
                   <a href="/patent/US8416007B1/en">
                        <span itemprop="representativePublication">US8416007B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2011-05-02</td>
                <td itemprop="filingDate">2011-05-02</td>
                <td itemprop="title">N channel JFET based digital logic gate structure 
       </td>
              </tr>
           </tbody>
       </table>

    

    

    <h2>Publications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Publication Number</th>
                    <th>Publication Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US8416007B1</span>
                   
                   <span itemprop="thisPatent">true</span>
                   <a href="/patent/US8416007B1/en">US8416007B1
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2013-04-09</td>
              </tr>
           </tbody>
        </table>

  </section>

  <section itemprop="family" itemscope>
    <h1>Family</h1>
    <h2>ID=47999229</h2>

    <h2>Family Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Title</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="applications" itemscope repeat>
                <td>
                    <span itemprop="applicationNumber">US13/098,918</span>
                    <span itemprop="ifiStatus">Active</span>
                    <span itemprop="ifiExpiration">2031-11-07</span>
                    <a href="/patent/US8416007B1/en">
                        <span itemprop="representativePublication">US8416007B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                </td>
                <td itemprop="priorityDate">2011-05-02</td>
                <td itemprop="filingDate">2011-05-02</td>
                <td itemprop="title">N channel JFET based digital logic gate structure 
       </td>
              </tr>
           </tbody>
        </table>

    

    

    <h2>Country Status (1)</h2>
      <table>
        <thead>
          <tr>
            <th>Country</th>
            <th>Link</th>
          </tr>
        </thead>
        <tbody>
        <tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">US</span>
                (<span itemprop="num">1</span>)
              <meta itemprop="thisCountry" content="true">
            </td>
            <td>
              <a href="/patent/US8416007B1/en">
                <span itemprop="representativePublication">US8416007B1</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr>
      </tbody>
    </table>

    

    

    <h2>Citations (5)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4301421A/en">
              <span itemprop="publicationNumber">US4301421A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1978-11-28</td>
          <td itemprop="publicationDate">1981-11-17</td>
          <td><span itemprop="assigneeOriginal">Nippon Gakki Seizo Kabushiki Kaisha</span></td>
          <td itemprop="title">Direct-coupled amplifier with output offset regulation 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5751181A/en">
              <span itemprop="publicationNumber">US5751181A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-07-16</td>
          <td itemprop="publicationDate">1998-05-12</td>
          <td><span itemprop="assigneeOriginal">Mitsubishi Denki Kabushiki Kaisha</span></td>
          <td itemprop="title">Power amplifier circuit 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070176692A1/en">
              <span itemprop="publicationNumber">US20070176692A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2006-01-21</td>
          <td itemprop="publicationDate">2007-08-02</td>
          <td><span itemprop="assigneeOriginal">Hon Hai Precision Industry Co., Ltd.</span></td>
          <td itemprop="title">Clock signal generating circuit 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20090066418A1/en">
              <span itemprop="publicationNumber">US20090066418A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-09-07</td>
          <td itemprop="publicationDate">2009-03-12</td>
          <td><span itemprop="assigneeOriginal">Fujitsu Limited</span></td>
          <td itemprop="title">Amplifier circuit and communication device 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7688117B1/en">
              <span itemprop="publicationNumber">US7688117B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2008-04-21</td>
          <td itemprop="publicationDate">2010-03-30</td>
          <td><span itemprop="assigneeOriginal">The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration</span></td>
          <td itemprop="title">N channel JFET based digital logic gate structure 
       </td>
        </tr>
      </tbody>
    </table>

    

    
    <ul>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2011</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2011-05-02</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US13/098,918</span>
            <a href="/patent/US8416007B1/en"><span itemprop="documentId">patent/US8416007B1/en</span></a>
            <span itemprop="legalStatusCat">active</span>
            <span itemprop="legalStatus">Active</span>
            
            <span itemprop="thisApp" content="true" bool></span>
            
          </li>
          
        </ul>
      </li>
      
    </ul>
    

    </section>

  <section>
    <h2>Patent Citations (6)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4301421A/en">
              <span itemprop="publicationNumber">US4301421A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1978-11-28</td>
          <td itemprop="publicationDate">1981-11-17</td>
          <td><span itemprop="assigneeOriginal">Nippon Gakki Seizo Kabushiki Kaisha</span></td>
          <td itemprop="title">Direct-coupled amplifier with output offset regulation 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5751181A/en">
              <span itemprop="publicationNumber">US5751181A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-07-16</td>
          <td itemprop="publicationDate">1998-05-12</td>
          <td><span itemprop="assigneeOriginal">Mitsubishi Denki Kabushiki Kaisha</span></td>
          <td itemprop="title">Power amplifier circuit 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070176692A1/en">
              <span itemprop="publicationNumber">US20070176692A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2006-01-21</td>
          <td itemprop="publicationDate">2007-08-02</td>
          <td><span itemprop="assigneeOriginal">Hon Hai Precision Industry Co., Ltd.</span></td>
          <td itemprop="title">Clock signal generating circuit 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20090066418A1/en">
              <span itemprop="publicationNumber">US20090066418A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-09-07</td>
          <td itemprop="publicationDate">2009-03-12</td>
          <td><span itemprop="assigneeOriginal">Fujitsu Limited</span></td>
          <td itemprop="title">Amplifier circuit and communication device 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7940122B2/en">
              <span itemprop="publicationNumber">US7940122B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-09-07</td>
          <td itemprop="publicationDate">2011-05-10</td>
          <td><span itemprop="assigneeOriginal">Fujitsu Limited</span></td>
          <td itemprop="title">Amplifier circuit and communication device 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7688117B1/en">
              <span itemprop="publicationNumber">US7688117B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2008-04-21</td>
          <td itemprop="publicationDate">2010-03-30</td>
          <td><span itemprop="assigneeOriginal">The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration</span></td>
          <td itemprop="title">N channel JFET based digital logic gate structure 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  

  

  

  <section>
    <h2>Similar Documents</h2>
    <table>
      <thead>
        <tr>
          <th>Publication</th>
          <th>Publication Date</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20010052623A1/en">
                <span itemprop="publicationNumber">US20010052623A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2001-12-20">2001-12-20</time>
            
            
          </td>
          <td itemprop="title">Semiconductor integrated circuit 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6278294B1/en">
                <span itemprop="publicationNumber">US6278294B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2001-08-21">2001-08-21</time>
            
            
          </td>
          <td itemprop="title">Output buffer circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP4846272B2/en">
                <span itemprop="publicationNumber">JP4846272B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2011-12-28">2011-12-28</time>
            
            
          </td>
          <td itemprop="title">Semiconductor integrated circuit device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7312634B2/en">
                <span itemprop="publicationNumber">US7312634B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-12-25">2007-12-25</time>
            
            
          </td>
          <td itemprop="title">Exclusive-or and/or exclusive-nor circuits including output switches and related methods 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040012419A1/en">
                <span itemprop="publicationNumber">US20040012419A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-01-22">2004-01-22</time>
            
            
          </td>
          <td itemprop="title">Power-on reset circuit and method 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20020149392A1/en">
                <span itemprop="publicationNumber">US20020149392A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2002-10-17">2002-10-17</time>
            
            
          </td>
          <td itemprop="title">Level adjustment circuit and data output circuit thereof 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP2544343B2/en">
                <span itemprop="publicationNumber">JP2544343B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1996-10-16">1996-10-16</time>
            
            
          </td>
          <td itemprop="title">  The semiconductor integrated circuit device  </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP5589083B2/en">
                <span itemprop="publicationNumber">JP5589083B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-09-10">2014-09-10</time>
            
            
          </td>
          <td itemprop="title">A logistic mapping circuit that implements a general-purpose logic array with a highly variable circuit topology and various logic gates with constant output. 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CA2139008A1/en">
                <span itemprop="publicationNumber">CA2139008A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1995-06-25">1995-06-25</time>
            
            
          </td>
          <td itemprop="title">Output buffer circuit, input buffer circuit and bi-directional buffer circuit for plural voltage systems 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP2107680A3/en">
                <span itemprop="publicationNumber">EP2107680A3</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2010-01-13">2010-01-13</time>
            
            
          </td>
          <td itemprop="title">Single-event-effect tolerant SOI-based data latch device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6518818B1/en">
                <span itemprop="publicationNumber">US6518818B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-02-11">2003-02-11</time>
            
            
          </td>
          <td itemprop="title">High voltage CMOS output driver in low voltage process 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6894529B1/en">
                <span itemprop="publicationNumber">US6894529B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-05-17">2005-05-17</time>
            
            
          </td>
          <td itemprop="title">Impedance-matched output driver circuits having linear characteristics and enhanced coarse and fine tuning control 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP2006014263A/en">
                <span itemprop="publicationNumber">JP2006014263A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2006-01-12">2006-01-12</time>
            
            
          </td>
          <td itemprop="title">Esd preventing-able level shifter 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP2004260788A/en">
                <span itemprop="publicationNumber">JP2004260788A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-09-16">2004-09-16</time>
            
            
          </td>
          <td itemprop="title">Buffer circuit and active matrix display device using the same 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP4174402B2/en">
                <span itemprop="publicationNumber">JP4174402B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2008-10-29">2008-10-29</time>
            
            
          </td>
          <td itemprop="title">Control circuit and reconfigurable logic block 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040041602A1/en">
                <span itemprop="publicationNumber">US20040041602A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-03-04">2004-03-04</time>
            
            
          </td>
          <td itemprop="title">Semiconductor device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0823786A2/en">
                <span itemprop="publicationNumber">EP0823786A2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1998-02-11">1998-02-11</time>
            
            
          </td>
          <td itemprop="title">Pseudo differential bus driver/receiver for field programmable devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7649393B2/en">
                <span itemprop="publicationNumber">US7649393B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2010-01-19">2010-01-19</time>
            
            
          </td>
          <td itemprop="title">Semiconductor integrated circuit having active and sleep modes and non-retention flip-flop that is initialized when switching from sleep mode to active mode 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR20140112356A/en">
                <span itemprop="publicationNumber">KR20140112356A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-09-23">2014-09-23</time>
            
            
          </td>
          <td itemprop="title">Level shifter for high density integrated circuits 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JPH11214962A/en">
                <span itemprop="publicationNumber">JPH11214962A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1999-08-06">1999-08-06</time>
            
            
          </td>
          <td itemprop="title">Semiconductor integrated circuit device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP5491969B2/en">
                <span itemprop="publicationNumber">JP5491969B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-05-14">2014-05-14</time>
            
            
          </td>
          <td itemprop="title">Transmitter, interface device, in-vehicle communication system 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP2003258125A/en">
                <span itemprop="publicationNumber">JP2003258125A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-09-12">2003-09-12</time>
            
            
          </td>
          <td itemprop="title">Semiconductor device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8941405B2/en">
                <span itemprop="publicationNumber">US8941405B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2015-01-27">2015-01-27</time>
            
            
          </td>
          <td itemprop="title">FET pair based physically unclonable function (PUF) circuit with a constant common mode voltage 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7750687B2/en">
                <span itemprop="publicationNumber">US7750687B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2010-07-06">2010-07-06</time>
            
            
          </td>
          <td itemprop="title">Circuit arrangement comprising a level shifter and method 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US9214925B2/en">
                <span itemprop="publicationNumber">US9214925B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2015-12-15">2015-12-15</time>
            
            
          </td>
          <td itemprop="title">Clock gated circuit and digital system having the same 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Legal Events</h2>
    <table>
      <thead>
        <tr>
          <th>Date</th>
          <th>Code</th>
          <th>Title</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-03-20">2013-03-20</time></td>
          <td itemprop="code">STCF</td>
          <td itemprop="title">Information on status: patent grant</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">PATENTED CASE</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2016-09-27">2016-09-27</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">4</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2017-03-31">2017-03-31</time></td>
          <td itemprop="code">AS</td>
          <td itemprop="title">Assignment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Owner name</strong>:
              <span itemprop="value">US GOVT ADMINISTRATOR OF NASA, DISTRICT OF COLUMBI</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KRASOWSKI, MICHAEL J., MR.;REEL/FRAME:042129/0731</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20170331</span>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </section>
</article>

    </search-app>
    <script type="text/javascript" src="//www.gstatic.com/feedback/api.js"></script>
    <script async="" defer="" src="//www.google.com/insights/consumersurveys/async_survey?site=cxkjf7ipxgbnnjy6k35ezcvbbe"></script>
  </body>
</html>
