Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 01:53:31 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_196_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 ModCount151_instance/count_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No21_instance/Y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.279ns (8.396%)  route 3.044ns (91.604%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 7.046 - 4.000 ) 
    Source Clock Delay      (SCD):    3.622ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.576ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.429ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=23777, routed)       2.685     3.622    ModCount151_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y183       FDCE                                         r  ModCount151_instance/count_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y183       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.701 r  ModCount151_instance/count_reg[0]_rep__2/Q
                         net (fo=132, routed)         1.460     5.161    ModCount151_instance/count_reg[2]_rep__2_0
    SLICE_X144Y114       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.227 r  ModCount151_instance/Y[33]_i_7__1/O
                         net (fo=69, routed)          0.462     5.689    ModCount151_instance/MUX_Sum22_1_impl_1_LUT_out[0]
    SLICE_X130Y114       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     5.724 r  ModCount151_instance/Y[33]_i_4__20/O
                         net (fo=34, routed)          1.073     6.797    MUX_Sum22_1_impl_1_instance/count_reg[3]
    SLICE_X147Y158       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.896 r  MUX_Sum22_1_impl_1_instance/Y[26]_i_1/O
                         net (fo=1, routed)           0.049     6.945    Delay1No21_instance/Y_reg[33]_1[26]
    SLICE_X147Y158       FDCE                                         r  Delay1No21_instance/Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=23777, routed)       2.399     7.046    Delay1No21_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X147Y158       FDCE                                         r  Delay1No21_instance/Y_reg[26]/C
                         clock pessimism              0.438     7.483    
                         clock uncertainty           -0.035     7.448    
    SLICE_X147Y158       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.473    Delay1No21_instance/Y_reg[26]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  0.528    




