{
    "code": "module TopModule (\n    input logic [255:0] in,    // 256-bit input vector, in[0] is LSB\n    input logic [7:0] sel,     // 8-bit unsigned selector\n    output logic out           // 1-bit output\n);\n\nassign out = (sel < 8'd256) ? in[sel] : 1'b0;\n\nendmodule",
    "test_results": {
        "num_mismatch": 983,
        "passfail": "R"
    },
    "iterations_used": 1
}