0.6
2016.4
Jan 23 2017
19:37:30
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/mux/mux.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/mux/mux.srcs/sim_1/new/test_1.v,1518340278,verilog,,,,test_1,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/mux/mux.srcs/sources_1/new/mux16_1.v,1518340225,verilog,,,,mux16_1,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/mux/mux.srcs/sources_1/new/mux41.v,1518513682,verilog,,,,mux21,,,,,,,,
