Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:420]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:421]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:495]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:403]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:499]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:547]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:138]
WARNING: [VRFC 10-5021] port 'y_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:413]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Encoder/encoder.v" Line 1. Module encoder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Encoder/uncenter_coeff.v" Line 1. Module uncenter_coeff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Encoder/uncenter_coeff.v" Line 1. Module uncenter_coeff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.uncenter_coeff
Compiling module xil_defaultlib.zero_strip
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
