
<h2>ex1</h2>																																																																													
<br>64bit-NAND Gate</br>
<br>1 bit Full Adder</br>
<br>And Xor Logic unit</br>
<br>register in each output</br>

<h2>ex2</h2>		
<br>MUX 2 implementations</br>
<br>Func Implementation</br>

<h2>ex3</h2>		
<br>Synthesis of Ex2 and Ex3</br>
<br>32-RAM</br>

<h2>ex4</h2>		
<br>8bit-AND Gate</br>
<br>16bit-NAND Gate</br>
<br>32bit-OR Gate</br>
<br>64bit-XOR Gate</br>
<br>Logic Unit</br>

<h2>ex5</h2>		
<br>Array 3x3 multipliers in VHDL and </br>
<br>C / C ++ Vitis HLS.</br>
<br>Element wise multiplication</br>
