# Generated by Yosys 0.9+36 (git sha1 4a7bc8c7, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model hardware
.inputs clk_16mhz uart_in pinEncoderIF pinEncoderIB pinEncoderDF pinEncoderDB flash_io0 flash_io1 flash_io2 flash_io3
.outputs pin_pu pin_usbp pin_usbn uart_out pinPwmIzqF pinPwmIzqB pinPwmDerF pinPwmDerB pin_7 flash_csb flash_clk flash_io0 flash_io1 flash_io2 flash_io3
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$72873$new_n4781_ I1=$abc$72873$new_n4774_ I2=soc.cpu.mem_addr[11] I3=soc.cpu.mem_addr[10] O=$abc$72873$auto$rtlil.cc:1981:NotGate$71333
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[9] I2=soc.cpu.mem_addr[8] I3=$abc$72873$new_n4775_ O=$abc$72873$new_n4774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[24] I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4780_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[3]_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[2]_new_ O=$abc$72873$new_n4776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=soc.cpu.mem_addr[22] I2=soc.cpu.mem_addr[21] I3=soc.cpu.mem_addr[20] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[17] I3=soc.cpu.mem_addr[16] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[31] I1=soc.cpu.mem_addr[30] I2=soc.cpu.mem_addr[29] I3=soc.cpu.mem_addr[28] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[26] O=$abc$72873$new_n4780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$logic_and$hardware.v:140$8_Y_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23317[4]_new_ O=$abc$72873$new_n4781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=soc.cpu.mem_addr[14] I2=soc.cpu.mem_addr[13] I3=soc.cpu.mem_addr[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23317[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=$abc$72873$auto$alumacc.cc:491:replace_alu$7463[7] I3=iomem_ready O=$abc$72873$logic_and$hardware.v:140$8_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$new_n4785_ I1=$abc$72873$new_n4775_ I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$72873$auto$rtlil.cc:1981:NotGate$71335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4781_ I2=soc.cpu.mem_addr[10] I3=soc.cpu.mem_addr[11] O=$abc$72873$new_n4785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4792_ I3=$abc$72873$new_n4787_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4791_ I1=$abc$72873$new_n4790_ I2=$abc$72873$new_n4789_ I3=$abc$72873$new_n4788_ O=$abc$72873$new_n4787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[26] I1=clock.counterI[25] I2=clock.counterI[24] I3=clock.counterI[23] O=$abc$72873$new_n4788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[22] I1=clock.counterI[21] I2=clock.counterI[20] I3=clock.counterI[19] O=$abc$72873$new_n4789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[2] I1=clock.counterI[1] I2=clock.counterI[0] I3=clock.counterI[31] O=$abc$72873$new_n4790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=clock.counterI[30] I1=clock.counterI[29] I2=clock.counterI[28] I3=clock.counterI[27] O=$abc$72873$new_n4791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n4796_ I1=$abc$72873$new_n4795_ I2=$abc$72873$new_n4794_ I3=$abc$72873$new_n4793_ O=$abc$72873$new_n4792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[10] I1=clock.counterI[9] I2=clock.counterI[8] I3=clock.counterI[7] O=$abc$72873$new_n4793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[6] I1=clock.counterI[5] I2=clock.counterI[4] I3=clock.counterI[3] O=$abc$72873$new_n4794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[18] I1=clock.counterI[17] I2=clock.counterI[16] I3=clock.counterI[15] O=$abc$72873$new_n4795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[14] I1=clock.counterI[13] I2=clock.counterI[12] I3=clock.counterI[11] O=$abc$72873$new_n4796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=reset_cnt[4] I2=reset_cnt[5] I3=$abc$72873$new_n4798_ O=resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=reset_cnt[0] I1=reset_cnt[1] I2=reset_cnt[2] I3=reset_cnt[3] O=$abc$72873$new_n4798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[1] I2=$abc$72873$new_n4800_ I3=$abc$72873$new_n4868_ O=$abc$72873$auto$rtlil.cc:1981:NotGate$71715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[1]_new_inv_ I3=soc.cpu.mem_rdata_q[1] O=$abc$72873$new_n4800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=$abc$72873$new_n4802_ I2=soc.cpu.mem_valid I3=$abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_ O=soc.cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=soc.cpu.prefetched_high_word I2=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$72873$new_n4802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y O=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I3=soc.cpu.latched_branch O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_state[0] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.clear_prefetched_high_word_q I3=soc.cpu.prefetched_high_word O=$abc$72873$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4809_ I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[1] I3=soc.cpu.reg_next_pc[1] O=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=$abc$72873$new_n4809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$72873$new_n4852_ I1=soc.ram_ready I2=$abc$72873$new_n4859_ I3=$abc$72873$new_n4811_ O=$abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n9496_ I1=$abc$72873$new_n4824_ I2=$abc$72873$new_n4821_ I3=$abc$72873$auto$rtlil.cc:1844:Not$7478_new_ O=$abc$72873$new_n4811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7468[31] I1=$abc$72873$new_n4817_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[1]_new_ O=$abc$72873$auto$rtlil.cc:1844:Not$7478_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[3]_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[2]_new_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_ I2=$abc$72873$new_n4816_ I3=soc.cpu.mem_addr[3] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=soc.cpu.mem_addr[6] I2=soc.cpu.mem_addr[5] I3=soc.cpu.mem_addr[4] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[1] I2=soc.cpu.mem_addr[0] I3=soc.cpu.mem_addr[2] O=$abc$72873$new_n4816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72873$new_n4820_ I1=$abc$72873$new_n4819_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[5]_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_ O=$abc$72873$new_n4817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[24] I3=soc.cpu.mem_addr[12] O=$abc$72873$new_n4819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=soc.cpu.mem_addr[26] I2=soc.cpu.mem_addr[15] I3=soc.cpu.mem_addr[14] O=$abc$72873$new_n4820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n4823_ I1=$abc$72873$new_n4822_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23317[4]_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[5]_new_ I3=soc.cpu.mem_addr[24] O=$abc$72873$new_n4822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:491:replace_alu$7452[31] I3=soc.cpu.mem_valid O=$abc$72873$new_n4823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4834_ I1=$abc$72873$new_n4831_ I2=$abc$72873$new_n4828_ I3=$abc$72873$new_n4825_ O=$abc$72873$new_n4824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[21] I1=soc.cpu.mem_addr[21] I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[19]_new_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[22]_new_ O=$abc$72873$new_n4825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[22] I3=soc.cpu.mem_addr[22] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=soc.cpu.mem_addr[19] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72873$new_n4830_ I1=$abc$72873$new_n4829_ I2=soc.spimemio.rd_addr[11] I3=soc.cpu.mem_addr[11] O=$abc$72873$new_n4828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.spimemio.rd_addr[10] I2=soc.spimemio.rd_addr[12] I3=soc.cpu.mem_addr[12] O=$abc$72873$new_n4829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.spimemio.rd_addr[23] I1=soc.cpu.mem_addr[23] I2=soc.spimemio.rd_addr[2] I3=soc.cpu.mem_addr[2] O=$abc$72873$new_n4830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n4833_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23754[0]_new_inv_ I2=soc.cpu.mem_addr[13] I3=soc.spimemio.rd_addr[13] O=$abc$72873$new_n4831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[1] I1=soc.cpu.mem_addr[1] I2=soc.spimemio.rd_addr[0] I3=soc.cpu.mem_addr[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23754[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=soc.spimemio.rd_addr[15] I2=soc.spimemio.rd_addr[16] I3=soc.cpu.mem_addr[16] O=$abc$72873$new_n4833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n4838_ I1=$abc$72873$new_n4836_ I2=$abc$72873$new_n4837_ I3=$abc$72873$new_n4835_ O=$abc$72873$new_n4834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=soc.cpu.mem_addr[6] O=$abc$72873$new_n4835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[3] I1=soc.cpu.mem_addr[3] I2=soc.spimemio.rd_addr[4] I3=soc.cpu.mem_addr[4] O=$abc$72873$new_n4836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[8] I3=soc.spimemio.rd_addr[8] O=$abc$72873$new_n4837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[17] I1=soc.cpu.mem_addr[17] I2=soc.spimemio.rd_addr[7] I3=soc.cpu.mem_addr[7] O=$abc$72873$new_n4838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[16] I3=soc.spimemio.rd_addr[16] O=$abc$72873$new_n4845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[13] I1=soc.cpu.mem_addr[13] I2=soc.spimemio.rd_addr[15] I3=soc.cpu.mem_addr[15] O=$abc$72873$new_n4846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[5] I3=soc.cpu.mem_addr[5] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=soc.spimemio.rd_addr[3] I2=soc.spimemio.rd_addr[10] I3=soc.cpu.mem_addr[10] O=$abc$72873$new_n4849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=soc.spimemio.rd_addr[4] I2=soc.cpu.mem_addr[6] I3=soc.spimemio.rd_addr[6] O=$abc$72873$new_n4850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4853_ I2=$abc$72873$new_n4854_ I3=$abc$72873$new_n4856_ O=$abc$72873$new_n4852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=$abc$72873$new_n4822_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4855_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.cpu.mem_addr[3] I2=$abc$72873$new_n4816_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_ O=$abc$72873$new_n4855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=$abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ I3=soc.simpleuart.send_dummy O=$abc$72873$new_n4856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[3] I1=soc.simpleuart.send_bitcnt[2] I2=soc.simpleuart.send_bitcnt[1] I3=soc.simpleuart.send_bitcnt[0] O=$abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=iomem_ready I2=soc.cpu.mem_valid I3=$abc$72873$auto$alumacc.cc:491:replace_alu$7463[7] O=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_ I1=soc.cpu.mem_addr[2] I2=$abc$72873$new_n4861_ I3=soc.cpu.mem_addr[3] O=$abc$72873$new_n4860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=soc.cpu.mem_addr[1] I3=soc.cpu.mem_addr[0] O=$abc$72873$new_n4861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=flash_io1_di I1=$abc$72873$new_n4853_ I2=soc.simpleuart.cfg_divider[1] I3=$abc$72873$new_n4859_ O=$abc$72873$new_n4864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4854_ I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[1] O=$abc$72873$new_n4865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$72873$new_n4868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n4874_ I1=$abc$72873$new_n4870_ I2=iomem_rdata[17] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n4871_ I3=soc.memory.rdata[17] O=$abc$72873$new_n4870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n4873_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_dummy[1] O=$abc$72873$new_n4871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$new_n4776_ I1=$abc$72873$new_n4855_ I2=$abc$72873$new_n4822_ I3=soc.simpleuart.recv_buf_valid O=$abc$72873$new_n4872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[17] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[17] O=$abc$72873$new_n4874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=$abc$72873$new_n4802_ O=$abc$72873$new_n4875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4877_ I3=$abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$72873$new_n4877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_jalr O=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.instr_jal O=$abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_ I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait O=$abc$72873$auto$rtlil.cc:1981:NotGate$72007
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_valid I3=resetn O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 O=$abc$72873$auto$rtlil.cc:1981:NotGate$72379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[0] I2=$abc$72873$new_n4884_ I3=$abc$72873$new_n4896_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[0]_new_inv_ I3=soc.cpu.mem_rdata_q[0] O=$abc$72873$new_n4884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=$false I2=flash_io0_di I3=$abc$72873$new_n4853_ O=$abc$72873$new_n4887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4889_ I1=$abc$72873$soc.simpleuart_reg_dat_do[0]_new_inv_ I2=soc.simpleuart.cfg_divider[0] I3=$abc$72873$new_n4891_ O=$abc$72873$new_n4888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4855_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[0] O=$abc$72873$soc.simpleuart_reg_dat_do[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$72873$new_n4896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n4901_ I1=$abc$72873$new_n4898_ I2=iomem_rdata[16] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n4899_ I3=soc.memory.rdata[16] O=$abc$72873$new_n4898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n4900_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_dummy[0] O=$abc$72873$new_n4899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n4900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[16] O=$abc$72873$new_n4901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$72873$auto$rtlil.cc:1981:NotGate$72753 O=$abc$72873$auto$rtlil.cc:1981:NotGate$72741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72873$new_n4907_ I1=$abc$72873$new_n4906_ I2=$abc$72873$new_n4904_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_ O=$abc$72873$auto$rtlil.cc:1981:NotGate$72753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4905_ I2=soc.cpu.pcpi_insn[27] I3=soc.cpu.pcpi_insn[26] O=$abc$72873$new_n4904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[31] I1=soc.cpu.pcpi_insn[30] I2=soc.cpu.pcpi_insn[29] I3=soc.cpu.pcpi_insn[28] O=$abc$72873$new_n4905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[5] I1=soc.cpu.pcpi_insn[4] I2=soc.cpu.pcpi_insn[1] I3=soc.cpu.pcpi_insn[0] O=$abc$72873$new_n4906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[25] I1=soc.cpu.pcpi_insn[6] I2=soc.cpu.pcpi_insn[3] I3=soc.cpu.pcpi_insn[2] O=$abc$72873$new_n4907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_div.pcpi_wait_q O=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$abc$72873$new_n4917_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ O=$abc$72873$new_n4910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$72873$new_n4914_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_do_rinst I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48866[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_ I1=soc.cpu.mem_do_rinst I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_wdata O=$abc$72873$new_n4914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48866[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4928_ I3=$abc$72873$new_n4918_ O=$abc$72873$new_n4917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4919_ I3=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_ O=$abc$72873$new_n4918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4923_ I2=$abc$72873$new_n4920_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_ O=$abc$72873$new_n4919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_ O=$abc$72873$new_n4920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rinst I2=soc.cpu.reg_pc[0] I3=resetn O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[2] I3=soc.cpu.irq_active O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[4]_new_ O=$abc$72873$new_n4923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_wdata O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.mem_wordsize[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=resetn I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_do_rdata I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_ O=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_ I3=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_ O=$abc$72873$new_n4928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_ O=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4931_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_ O=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_ I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.mem_wordsize[1] O=$abc$72873$new_n4931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_ O=$abc$72873$new_n4935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n4951_ I1=$abc$72873$new_n4950_ I2=$abc$72873$new_n4945_ I3=$abc$72873$new_n4937_ O=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4944_ I1=$abc$72873$new_n4943_ I2=$abc$72873$new_n4942_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ O=$abc$72873$new_n4937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I1=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I2=soc.cpu.instr_maskirq I3=soc.cpu.instr_timer O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.instr_rdcycle O=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.instr_rdinstrh O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_getq I2=soc.cpu.instr_setq I3=soc.cpu.instr_retirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.instr_lh I1=soc.cpu.instr_lhu I2=soc.cpu.instr_lw I3=$abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$72873$new_n4942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_beq I1=soc.cpu.instr_lb I2=soc.cpu.instr_lbu I3=soc.cpu.instr_sb O=$abc$72873$new_n4943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_addi I1=soc.cpu.instr_xori I2=soc.cpu.instr_ori I3=soc.cpu.instr_andi O=$abc$72873$new_n4944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n4949_ I1=$abc$72873$new_n4948_ I2=$abc$72873$new_n4947_ I3=$abc$72873$new_n4946_ O=$abc$72873$new_n4945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.instr_srl I1=soc.cpu.instr_sra I2=soc.cpu.instr_slt I3=soc.cpu.instr_jalr O=$abc$72873$new_n4946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_slli I1=soc.cpu.instr_sll I2=soc.cpu.instr_sh I3=soc.cpu.instr_sw O=$abc$72873$new_n4947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_add I1=soc.cpu.instr_sub I2=soc.cpu.instr_xor I3=soc.cpu.instr_or O=$abc$72873$new_n4948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_and I1=soc.cpu.instr_waitirq I2=soc.cpu.instr_bne I3=soc.cpu.instr_blt O=$abc$72873$new_n4949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_bge I3=soc.cpu.instr_bgeu O=$abc$72873$new_n4950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$72873$new_n4951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I3=soc.cpu.is_slli_srli_srai O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4917_ I2=$abc$72873$new_n4957_ I3=$abc$72873$new_n4997_ O=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4958_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_ I3=soc.cpu.instr_waitirq O=$abc$72873$new_n4957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_ O=$abc$72873$new_n4958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I2=$abc$72873$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$new_n4986_ I1=$abc$72873$new_n4977_ I2=$abc$72873$new_n4970_ I3=$abc$72873$new_n4961_ O=$abc$72873$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4969_ I1=$abc$72873$new_n4962_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_ O=$abc$72873$new_n4961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_ O=$abc$72873$new_n4962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[19] I3=soc.cpu.irq_mask[19] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_mask[21] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.irq_mask[31] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[7] I3=soc.cpu.irq_mask[7] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_mask[13] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_mask[1] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=soc.cpu.irq_mask[25] I2=soc.cpu.irq_pending[30] I3=soc.cpu.irq_mask[30] O=$abc$72873$new_n4969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n4976_ I1=$abc$72873$new_n4971_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_ O=$abc$72873$new_n4970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n4973_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_ I2=soc.cpu.irq_pending[11] I3=soc.cpu.irq_mask[11] O=$abc$72873$new_n4971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[12] I3=soc.cpu.irq_mask[12] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_mask[24] I2=soc.cpu.irq_pending[27] I3=soc.cpu.irq_mask[27] O=$abc$72873$new_n4973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[10] I3=soc.cpu.irq_mask[10] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[18] I3=soc.cpu.irq_mask[18] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.irq_mask[5] I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_mask[9] O=$abc$72873$new_n4976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n4985_ I1=$abc$72873$new_n4978_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_ O=$abc$72873$new_n4977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[22]_new_ O=$abc$72873$new_n4978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[22] I3=soc.cpu.irq_mask[22] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[4] I3=soc.cpu.irq_mask[4] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[16] I3=soc.cpu.irq_mask[16] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[28] I3=soc.cpu.irq_mask[28] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[26] I3=soc.cpu.irq_mask[26] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_mask[17] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[2] I1=soc.cpu.irq_mask[2] I2=soc.cpu.irq_pending[14] I3=soc.cpu.irq_mask[14] O=$abc$72873$new_n4985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n4994_ I1=$abc$72873$new_n4987_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[15]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[8]_new_ O=$abc$72873$new_n4986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_ I2=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_ I3=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_ O=$abc$72873$new_n4987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[23] I3=soc.cpu.irq_mask[23] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_mask[29] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[6] I3=soc.cpu.irq_mask[6] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.irq_mask[20] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[8] I3=soc.cpu.irq_mask[8] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[15] I3=soc.cpu.irq_mask[15] O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=soc.cpu.irq_mask[0] I2=soc.cpu.irq_pending[3] I3=soc.cpu.irq_mask[3] O=$abc$72873$new_n4994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.irq_active I3=soc.cpu.irq_delay O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_trigger I3=soc.cpu.instr_jal O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4998_ I2=soc.cpu.instr_ecall_ebreak I3=soc.cpu.pcpi_timeout O=$abc$72873$new_n4997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_ I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$72873$new_n4998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_ I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[4] O=$abc$72873$techmap\soc.cpu.$procmux$3316_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5008_ I2=soc.cpu.irq_mask[1] I3=soc.cpu.irq_active O=$abc$72873$new_n5007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4998_ I2=soc.cpu.pcpi_timeout I3=soc.cpu.instr_ecall_ebreak O=$abc$72873$new_n5008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n5011_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ O=$abc$72873$new_n5010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_ I2=soc.cpu.pcpi_mul.pcpi_wr I3=soc.cpu.pcpi_div.pcpi_wr O=$abc$72873$new_n5011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_ I3=$abc$72873$new_n4920_ O=$abc$72873$new_n5012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4923_ I3=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_ O=$abc$72873$new_n5013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_waitirq I3=soc.cpu.do_waitirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13230[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_ I1=$abc$72873$new_n5017_ I2=soc.cpu.cpu_state[1] I3=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ O=$abc$72873$new_n5016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5010_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n5017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_jal I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_ I1=soc.cpu.instr_waitirq I2=soc.cpu.do_waitirq I3=soc.cpu.decoder_trigger O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5024_ I2=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I3=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_ O=$abc$72873$new_n5023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5025_ I2=$abc$72873$new_n4918_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_ O=$abc$72873$new_n5024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_ I2=$abc$72873$new_n4923_ I3=$abc$72873$new_n5012_ O=$abc$72873$new_n5025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_ I2=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_ I3=soc.cpu.instr_jal O=$abc$72873$new_n5026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$72873$new_n4917_ I1=resetn I2=soc.cpu.cpu_state[0] I3=$abc$72873$new_n5029_ O=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5008_ I2=soc.cpu.irq_active I3=soc.cpu.irq_mask[1] O=$abc$72873$new_n5029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5032_ I2=soc.cpu.mem_16bit_buffer[12] I3=$abc$72873$new_n4875_ O=soc.cpu.mem_rdata_latched[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ O=$abc$72873$new_n5032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata[12]_new_inv_ I3=soc.cpu.mem_rdata_q[12] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[12] I2=$abc$72873$new_n5035_ I3=$abc$72873$new_n5037_ O=$abc$72873$soc.cpu.mem_rdata[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5036_ I3=soc.memory.rdata[12] O=$abc$72873$new_n5035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[12] O=$abc$72873$new_n5036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[12] O=$abc$72873$new_n5037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[28] I3=soc.cpu.mem_rdata_q[28] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[28] I2=$abc$72873$new_n5040_ I3=$abc$72873$new_n5042_ O=soc.cpu.mem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5041_ I3=soc.memory.rdata[28] O=$abc$72873$new_n5040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[28] O=$abc$72873$new_n5041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[28] O=$abc$72873$new_n5042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[6] I2=$abc$72873$new_n5044_ I3=$abc$72873$new_n5050_ O=soc.cpu.mem_rdata_latched[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$72873$new_n5044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n5049_ I1=$abc$72873$new_n5046_ I2=iomem_rdata[22] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5047_ I3=soc.memory.rdata[22] O=$abc$72873$new_n5046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n5048_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_ddr O=$abc$72873$new_n5047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[22] O=$abc$72873$new_n5049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[6]_new_inv_ I3=soc.cpu.mem_rdata_q[6] O=$abc$72873$new_n5050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$new_n5054_ I1=$abc$72873$new_n5053_ I2=soc.ram_ready I3=soc.memory.rdata[6] O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=$abc$72873$new_n4872_ O=$abc$72873$new_n5053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[6] I1=$abc$72873$new_n4854_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[6] O=$abc$72873$new_n5054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[2] I2=$abc$72873$new_n5058_ I3=$abc$72873$new_n5065_ O=soc.cpu.mem_rdata_latched[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[2]_new_inv_ I3=soc.cpu.mem_rdata_q[2] O=$abc$72873$new_n5058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4854_ I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[2] O=$abc$72873$new_n5061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=flash_io2_di I1=$abc$72873$new_n4853_ I2=soc.simpleuart.cfg_divider[2] I3=$abc$72873$new_n4859_ O=$abc$72873$new_n5062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$72873$new_n5065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n5070_ I1=$abc$72873$new_n5067_ I2=iomem_rdata[18] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5068_ I3=soc.memory.rdata[18] O=$abc$72873$new_n5067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n5069_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_dummy[2] O=$abc$72873$new_n5068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[18] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[18] O=$abc$72873$new_n5070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[4] I2=$abc$72873$new_n5072_ I3=$abc$72873$new_n5081_ O=soc.cpu.mem_rdata_latched[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[4]_new_inv_ I3=soc.cpu.mem_rdata_q[4] O=$abc$72873$new_n5072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=$false I2=flash_clk I3=$abc$72873$new_n4853_ O=$abc$72873$new_n5075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.config_clk O=flash_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$new_n4889_ I1=$abc$72873$soc.simpleuart_reg_dat_do[4]_new_inv_ I2=soc.simpleuart.cfg_divider[4] I3=$abc$72873$new_n4891_ O=$abc$72873$new_n5077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[4] O=$abc$72873$soc.simpleuart_reg_dat_do[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$72873$new_n5081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n5086_ I1=$abc$72873$new_n5083_ I2=iomem_rdata[20] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5084_ I3=soc.memory.rdata[20] O=$abc$72873$new_n5083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n5085_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_cont O=$abc$72873$new_n5084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[20] O=$abc$72873$new_n5086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[5] I2=$abc$72873$new_n5088_ I3=$abc$72873$new_n5096_ O=soc.cpu.mem_rdata_latched[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[5]_new_inv_ I3=soc.cpu.mem_rdata_q[5] O=$abc$72873$new_n5088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=flash_csb I1=$abc$72873$new_n4853_ I2=soc.simpleuart.cfg_divider[5] I3=$abc$72873$new_n4859_ O=$abc$72873$new_n5091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_csb I3=soc.spimemio.config_csb O=flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4854_ I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[5] O=$abc$72873$new_n5093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$new_n5096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n5101_ I1=$abc$72873$new_n5098_ I2=iomem_rdata[21] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5099_ I3=soc.memory.rdata[21] O=$abc$72873$new_n5098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n5100_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_qspi O=$abc$72873$new_n5099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[21] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[21] O=$abc$72873$new_n5101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[3] I2=$abc$72873$new_n5103_ I3=$abc$72873$new_n5111_ O=soc.cpu.mem_rdata_latched[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[3]_new_inv_ I3=soc.cpu.mem_rdata_q[3] O=$abc$72873$new_n5103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$new_n5108_ I1=$abc$72873$new_n5053_ I2=$abc$72873$new_n5107_ I3=$abc$72873$new_n5106_ O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=flash_io3_di I3=$abc$72873$new_n4853_ O=$abc$72873$new_n5106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[3] I1=$abc$72873$new_n4854_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[3] O=$abc$72873$new_n5107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[3] O=$abc$72873$new_n5108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$72873$new_n5111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n5116_ I1=$abc$72873$new_n5113_ I2=iomem_rdata[19] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5114_ I3=soc.memory.rdata[19] O=$abc$72873$new_n5113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n5115_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_dummy[3] O=$abc$72873$new_n5114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[19] O=$abc$72873$new_n5116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$72873$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_slti I2=soc.cpu.instr_blt I3=soc.cpu.instr_slt O=$abc$72873$techmap\soc.cpu.$0\is_slti_blt_slt[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$72873$new_n4917_ I1=$abc$72873$new_n5120_ I2=soc.cpu.cpu_state[4] I3=$abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_ O=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_ I2=$abc$72873$new_n5121_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_ O=$abc$72873$new_n5120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.is_sb_sh_sw I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ O=$abc$72873$new_n5121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=soc.cpu.pcpi_mul.instr_mul O=soc.cpu.pcpi_mul.instr_any_mul
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.instr_mulhu I2=soc.cpu.pcpi_mul.instr_mulhsu I3=soc.cpu.pcpi_mul.instr_mulh O=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72873$new_n5217_ I1=$abc$72873$new_n5125_ I2=soc.cpu.latched_rd[0] I3=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] O=$abc$72873$auto$simplemap.cc:256:simplemap_eqne$26312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111110111
.gate SB_LUT4 I0=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] I1=soc.cpu.latched_rd[1] I2=soc.cpu.latched_rd[2] I3=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] O=$abc$72873$new_n5125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[2]_new_ I3=$abc$72873$new_n5207_ O=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$72873$new_n5199_ I2=$abc$72873$new_n5128_ I3=$abc$72873$new_n5195_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5129_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$new_n5128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_ O=$abc$72873$new_n5129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[11] I2=$abc$72873$new_n5132_ I3=$abc$72873$new_n5137_ O=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[27] I3=soc.cpu.mem_rdata_q[27] O=$abc$72873$new_n5132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[27] I2=$abc$72873$new_n5134_ I3=$abc$72873$new_n5136_ O=soc.cpu.mem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5135_ I3=soc.memory.rdata[27] O=$abc$72873$new_n5134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[27] O=$abc$72873$new_n5135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[27] O=$abc$72873$new_n5136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[11]_new_inv_ I3=soc.cpu.mem_rdata_q[11] O=$abc$72873$new_n5137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$new_n5145_ I1=$abc$72873$new_n5139_ I2=iomem_rdata[11] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72873$soc.cpu.mem_rdata[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5140_ I3=soc.memory.rdata[11] O=$abc$72873$new_n5139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n5144_ I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4853_ I3=flash_io3_oe O=$abc$72873$new_n5140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5142_ I2=soc.spimemio.config_oe[3] I3=soc.spimemio.config_en O=flash_io3_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.config_en I2=soc.spimemio.xfer.xfer_rd I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n5142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.spimemio.xfer.dummy_count[3] I1=soc.spimemio.xfer.dummy_count[2] I2=soc.spimemio.xfer.dummy_count[1] I3=soc.spimemio.xfer.dummy_count[0] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[11] O=$abc$72873$new_n5145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[10] I2=$abc$72873$new_n5147_ I3=$abc$72873$new_n5152_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[26] I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$new_n5147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[26] I2=$abc$72873$new_n5149_ I3=$abc$72873$new_n5151_ O=soc.cpu.mem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5150_ I3=soc.memory.rdata[26] O=$abc$72873$new_n5149_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[26] O=$abc$72873$new_n5150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[26] O=$abc$72873$new_n5151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[10]_new_inv_ I3=soc.cpu.mem_rdata_q[10] O=$abc$72873$new_n5152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$new_n5158_ I1=$abc$72873$new_n5154_ I2=iomem_rdata[10] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72873$soc.cpu.mem_rdata[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5155_ I3=soc.memory.rdata[10] O=$abc$72873$new_n5154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n5157_ I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4853_ I3=flash_io2_oe O=$abc$72873$new_n5155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5142_ I2=soc.spimemio.config_oe[2] I3=soc.spimemio.config_en O=flash_io2_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[10] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5157_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[10] O=$abc$72873$new_n5158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[14] I2=$abc$72873$new_n5161_ I3=$abc$72873$new_n5166_ O=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[30] I3=soc.cpu.mem_rdata_q[30] O=$abc$72873$new_n5161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[30] I2=$abc$72873$new_n5163_ I3=$abc$72873$new_n5165_ O=soc.cpu.mem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5164_ I3=soc.memory.rdata[30] O=$abc$72873$new_n5163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[30] O=$abc$72873$new_n5164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[30] O=$abc$72873$new_n5165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$new_n5166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[14] I2=$abc$72873$new_n5168_ I3=$abc$72873$new_n5170_ O=$abc$72873$soc.cpu.mem_rdata[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5169_ I3=soc.memory.rdata[14] O=$abc$72873$new_n5168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[14] O=$abc$72873$new_n5169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[14] O=$abc$72873$new_n5170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[15] I2=$abc$72873$new_n5172_ I3=$abc$72873$new_n5177_ O=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$72873$new_n5172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[15] I2=$abc$72873$new_n5174_ I3=$abc$72873$new_n5176_ O=$abc$72873$soc.cpu.mem_rdata[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5175_ I3=soc.memory.rdata[15] O=$abc$72873$new_n5174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[15] O=$abc$72873$new_n5175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[15] O=$abc$72873$new_n5176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$72873$new_n5177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n5182_ I1=$abc$72873$new_n5179_ I2=iomem_rdata[31] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=soc.cpu.mem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5180_ I3=soc.memory.rdata[31] O=$abc$72873$new_n5179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n4872_ I1=$abc$72873$new_n5181_ I2=$abc$72873$new_n4853_ I3=soc.spimemio.config_en O=$abc$72873$new_n5180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[31] O=$abc$72873$new_n5182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[13] I2=$abc$72873$new_n5184_ I3=$abc$72873$new_n5189_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[29] I3=soc.cpu.mem_rdata_q[29] O=$abc$72873$new_n5184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[29] I2=$abc$72873$new_n5186_ I3=$abc$72873$new_n5188_ O=soc.cpu.mem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5187_ I3=soc.memory.rdata[29] O=$abc$72873$new_n5186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[29] O=$abc$72873$new_n5187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[29] O=$abc$72873$new_n5188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[13]_new_inv_ I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$new_n5189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[13] I2=$abc$72873$new_n5191_ I3=$abc$72873$new_n5193_ O=$abc$72873$soc.cpu.mem_rdata[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5192_ I3=soc.memory.rdata[13] O=$abc$72873$new_n5191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[13] O=$abc$72873$new_n5192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[13] O=$abc$72873$new_n5193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I3=$abc$72873$new_n5196_ O=$abc$72873$new_n5195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_ O=$abc$72873$new_n5196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27767[0]_new_ I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_ I3=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_ O=$abc$72873$new_n5199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19866[1]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19866[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[3] I3=soc.cpu.mem_rdata_latched[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I3=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27767[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=resetn I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=$abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_ O=$abc$72873$new_n5207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5050_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[1]_new_ I3=$abc$72873$new_n5213_ O=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$72873$new_n5199_ I2=$abc$72873$new_n5128_ I3=$abc$72873$new_n5195_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=$abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_ O=$abc$72873$new_n5213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5088_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_rd[4] I3=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] O=$abc$72873$new_n5217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[4]_new_ I3=$abc$72873$new_n5222_ O=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$72873$new_n5220_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I3=$abc$72873$new_n5221_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27767[0]_new_ O=$abc$72873$new_n5220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$new_n5221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=$abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_ O=$abc$72873$new_n5222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[24] I2=$abc$72873$new_n5226_ I3=$abc$72873$new_n5228_ O=soc.cpu.mem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5227_ I3=soc.memory.rdata[24] O=$abc$72873$new_n5226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[24] O=$abc$72873$new_n5227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[24] O=$abc$72873$new_n5228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5239_ I1=$abc$72873$new_n5231_ I2=iomem_rdata[8] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72873$soc.cpu.mem_rdata[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5232_ I3=soc.memory.rdata[8] O=$abc$72873$new_n5231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n5238_ I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4853_ I3=flash_io0_oe O=$abc$72873$new_n5232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.spimemio.config_en I1=$abc$72873$new_n5236_ I2=$abc$72873$new_n5234_ I3=soc.spimemio.config_oe[0] O=flash_io0_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n5234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_ddr I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_dspi O=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6200.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y_new_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n5236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_rd I2=soc.spimemio.xfer.xfer_dspi I3=soc.spimemio.xfer.xfer_qspi O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6200.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[8] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[8] O=$abc$72873$new_n5239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs2[3] I2=$abc$72873$new_n5242_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16186_Y[3]_new_ O=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I3=$abc$72873$new_n5199_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16186_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5243_ I1=$abc$72873$new_n5128_ I2=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$72873$new_n5242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I1=$abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ O=$abc$72873$new_n5243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 O=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[23] I2=$abc$72873$new_n5248_ I3=$abc$72873$new_n5250_ O=soc.cpu.mem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5249_ I3=soc.memory.rdata[23] O=$abc$72873$new_n5248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[23] O=$abc$72873$new_n5249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[23] O=$abc$72873$new_n5250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5254_ I1=$abc$72873$new_n5053_ I2=soc.ram_ready I3=soc.memory.rdata[7] O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[7] I1=$abc$72873$new_n4889_ I2=$abc$72873$new_n4891_ I3=soc.simpleuart.cfg_divider[7] O=$abc$72873$new_n5254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs2[0] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[0]_new_ I3=$abc$72873$new_n5259_ O=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$72873$new_n5199_ I2=$abc$72873$new_n5128_ I3=$abc$72873$new_n5195_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=$abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_ O=$abc$72873$new_n5259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5072_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n4917_ I1=$abc$72873$new_n5264_ I2=soc.cpu.cpu_state[5] I3=$abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_ O=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_ O=$abc$72873$new_n5264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5328_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[0]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[2]_new_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[3]_new_ O=$abc$72873$auto$simplemap.cc:256:simplemap_eqne$26638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[3] I3=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_ I1=$abc$72873$new_n5294_ I2=$abc$72873$new_n5273_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_ O=$abc$72873$new_n5269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_ O=$abc$72873$new_n5273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ I2=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[9] I2=$abc$72873$new_n5276_ I3=$abc$72873$new_n5283_ O=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$72873$new_n5276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$new_n5282_ I1=$abc$72873$new_n5278_ I2=iomem_rdata[9] I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72873$soc.cpu.mem_rdata[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5279_ I3=soc.memory.rdata[9] O=$abc$72873$new_n5278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$72873$new_n5281_ I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4853_ I3=flash_io1_oe O=$abc$72873$new_n5279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5236_ I2=soc.spimemio.config_oe[1] I3=soc.spimemio.config_en O=flash_io1_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=$abc$72873$new_n4860_ I2=$abc$72873$new_n4822_ I3=$abc$72873$new_n4776_ O=$abc$72873$new_n5281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[9] O=$abc$72873$new_n5282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[25] I3=soc.cpu.mem_rdata_q[25] O=$abc$72873$new_n5283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[25] I2=$abc$72873$new_n5285_ I3=$abc$72873$new_n5287_ O=soc.cpu.mem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n5286_ I3=soc.memory.rdata[25] O=$abc$72873$new_n5285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4872_ I2=$abc$72873$new_n4859_ I3=soc.simpleuart.cfg_divider[25] O=$abc$72873$new_n5286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4811_ I3=soc.spimemio.rdata[25] O=$abc$72873$new_n5287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[8] I2=$abc$72873$new_n5289_ I3=$abc$72873$new_n5290_ O=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[24] I3=soc.cpu.mem_rdata_q[24] O=$abc$72873$new_n5289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[8]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$72873$new_n5290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72873$new_n4875_ I1=soc.cpu.mem_16bit_buffer[7] I2=$abc$72873$new_n5292_ I3=$abc$72873$new_n5293_ O=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[23] I3=soc.cpu.mem_rdata_q[23] O=$abc$72873$new_n5292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata[7]_new_inv_ I3=soc.cpu.mem_rdata_q[7] O=$abc$72873$new_n5293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ O=$abc$72873$new_n5294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27601[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=$abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_ O=$abc$72873$new_n5300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5058_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n5305_ I1=$abc$72873$new_n5319_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21647[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_ O=$abc$72873$new_n5304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21598[2]_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_ O=$abc$72873$new_n5305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5172_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$new_n5314_ I1=$abc$72873$new_n5313_ I2=$abc$72873$new_n5312_ I3=$abc$72873$new_n5311_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21598[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[29] I3=soc.cpu.mem_rdata_q[29] O=$abc$72873$new_n5311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata[13]_new_inv_ I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$new_n5312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[30] I3=soc.cpu.mem_rdata_q[30] O=$abc$72873$new_n5313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$new_n5314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5137_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[27] I3=soc.cpu.mem_rdata_q[27] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=soc.cpu.mem_rdata_latched[2] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21647[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_ I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$new_n5319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5152_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[26] I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26352[0]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26352[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.latched_rd[4] I1=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] I2=soc.cpu.latched_rd[1] I3=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] O=$abc$72873$new_n5328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5345_ I1=$abc$72873$new_n5332_ I2=$abc$72873$new_n5346_ I3=$abc$72873$new_n5330_ O=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ I2=$abc$72873$new_n5331_ I3=$abc$72873$new_n5269_ O=$abc$72873$new_n5330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27601[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ O=$abc$72873$new_n5331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n5333_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n5339_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72873$new_n5332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[1]_new_ I2=$abc$72873$new_n5336_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4661.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_ O=$abc$72873$new_n5333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4661.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_ O=$abc$72873$new_n5336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ I1=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7158_new_inv_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7158_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_ I3=$abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_ O=$abc$72873$new_n5339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I3=$abc$72873$new_n5341_ O=$abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72873$new_n5341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5343_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$new_n5343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1[1] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 O=$abc$72873$new_n5345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_ I3=$abc$72873$new_n5304_ O=$abc$72873$new_n5346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n4884_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I2=$abc$72873$techmap\soc.cpu.$procmux$4563_Y[4]_new_inv_ I3=soc.cpu.decoded_rs1[4] O=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[4]_new_ I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_ I3=$abc$72873$new_n5304_ O=$abc$72873$techmap\soc.cpu.$procmux$4563_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I1=$abc$72873$new_n5353_ I2=$abc$72873$new_n5294_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$new_n5353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n5103_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[2] I3=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs1[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[2]_new_ I3=$abc$72873$new_n5360_ O=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ I1=$abc$72873$new_n5269_ I2=$abc$72873$new_n5331_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_ I3=$abc$72873$new_n5304_ O=$abc$72873$new_n5360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$new_n4800_ I3=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$72873$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[0] I3=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=soc.cpu.decoded_rs1[0] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_ I3=$abc$72873$new_n5367_ O=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I1=$abc$72873$new_n5269_ I2=$abc$72873$new_n5331_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72873$new_n5304_ O=$abc$72873$new_n5367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$72873$new_n4877_ I2=soc.cpu.decoded_imm_uj[6] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$72873$new_n4877_ I2=soc.cpu.decoded_imm_uj[5] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17036_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28075_new_inv_ I2=soc.cpu.decoded_imm_uj[4] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17035_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28072[0]_new_ I2=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28075_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[11] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28072[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28082_new_inv_ I2=soc.cpu.decoded_imm_uj[3] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17034_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28079[0]_new_ I2=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28082_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28079[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28089_new_inv_ I2=soc.cpu.decoded_imm_uj[2] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17033_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28086[0]_new_ I2=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28089_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28086[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28096_new_inv_ I2=soc.cpu.decoded_imm_uj[1] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17032_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28093[0]_new_ I2=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28096_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28093[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5383_ I2=soc.cpu.mem_rdata_q[20] I3=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17031_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.decoded_imm_uj[0] I3=soc.cpu.instr_jal O=$abc$72873$new_n5383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$72873$new_n4877_ I2=soc.cpu.decoded_imm_uj[7] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17038_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$72873$new_n4877_ I2=soc.cpu.decoded_imm_uj[8] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17039_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$72873$new_n5388_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[23] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17054_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[31] I3=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[23] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72873$new_n5391_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[22] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17053_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[22] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5393_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[21] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17052_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5395_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[20] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17051_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[20] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28152_new_ I2=soc.cpu.decoded_imm_uj[31] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17062_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$72873$new_n4877_ I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28152_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$72873$new_n5399_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[19] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17050_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5401_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17061_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5403_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[18] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17049_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5405_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[29] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17060_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5407_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[17] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17048_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[17] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5409_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[28] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17059_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5411_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[16] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17047_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[16] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5413_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[15] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17046_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5415_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[27] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17058_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5417_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[14] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17045_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5419_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[13] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17044_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5421_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[12] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17043_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5423_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[26] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17057_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n5425_ I1=soc.cpu.mem_rdata_q[31] I2=$abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.is_sb_sh_sw O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17042_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[11] I1=soc.cpu.instr_jal I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[7] O=$abc$72873$new_n5425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5427_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17056_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$72873$new_n4877_ I2=soc.cpu.decoded_imm_uj[10] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17041_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$72873$new_n5430_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17055_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_ I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72873$new_n5430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$72873$new_n4877_ I2=soc.cpu.decoded_imm_uj[9] I3=soc.cpu.instr_jal O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$72873$new_n5440_ I1=$abc$72873$new_n5433_ I2=$abc$72873$new_n5439_ I3=soc.cpu.mem_do_wdata O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16598_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=soc.cpu.mem_la_read I3=soc.cpu.mem_xfer O=$abc$72873$new_n5433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_ O=soc.cpu.mem_la_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:363$2031_Y_new_ I1=soc.cpu.mem_la_firstword_xfer I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=soc.cpu.mem_la_secondword O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$procmux$5551_Y I3=soc.cpu.mem_xfer O=soc.cpu.mem_la_firstword_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.last_mem_valid I2=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I3=soc.cpu.mem_la_firstword_reg O=$abc$72873$techmap\soc.cpu.$procmux$5551_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5439_ I3=$abc$72873$new_n4802_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:363$2031_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_ I1=soc.cpu.mem_do_prefetch I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_rinst O=$abc$72873$new_n5439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_do_rinst I2=soc.cpu.mem_state[1] I3=soc.cpu.mem_do_rdata O=$abc$72873$new_n5440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$29179[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$and$/usr/local/bin/../share/yosys/techmap.v:434$16596_Y[1]_new_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_ I3=soc.cpu.mem_do_wdata O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16599_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5443_ I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_rdata O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$and$/usr/local/bin/../share/yosys/techmap.v:434$16596_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5444_ I3=soc.cpu.mem_la_read O=$abc$72873$new_n5443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_state[1] O=$abc$72873$new_n5444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_do_rinst O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$29179[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110101110101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5447_ I2=$abc$72873$new_n5444_ I3=soc.cpu.mem_la_read O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5283.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16421_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$5283.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_inv_ I2=$abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y I3=$abc$72873$new_n5451_ O=$abc$72873$new_n5447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:363$2031_Y_new_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_ I2=soc.cpu.mem_do_wdata I3=$abc$72873$new_n5449_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5283.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.cpu.mem_do_rinst I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rdata O=$abc$72873$new_n5449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_ O=$abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_do_rinst I3=$abc$72873$new_n4802_ O=$abc$72873$new_n5451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011001100110
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5453_ I2=soc.cpu.reg_op1[31] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18327_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_ O=$abc$72873$new_n5453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=$abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I3=soc.cpu.cpu_state[4] O=$abc$72873$new_n5454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ O=$abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rdata I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_wdata I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[31] I2=soc.cpu.reg_pc[31] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[15] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[15] O=soc.cpu.cpuregs_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5461_ I2=soc.cpu.decoded_rs1[1] I3=soc.cpu.decoded_rs1[0] O=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[5] I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.decoded_rs1[3] I3=soc.cpu.decoded_rs1[2] O=$abc$72873$new_n5461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.cpu_state[4] I3=$abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$72873$new_n5462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5464_ I2=soc.cpu.reg_op1[30] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_ O=$abc$72873$new_n5464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[30] I2=soc.cpu.reg_pc[30] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[14] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[14] O=soc.cpu.cpuregs_rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5468_ I2=soc.cpu.reg_op1[29] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18325_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_ O=$abc$72873$new_n5468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[29] I2=soc.cpu.reg_pc[29] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[13] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[13] O=soc.cpu.cpuregs_rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5472_ I2=soc.cpu.reg_op1[28] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18324_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_ O=$abc$72873$new_n5472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[28] I2=soc.cpu.reg_pc[28] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[12] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[12] O=soc.cpu.cpuregs_rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5476_ I2=soc.cpu.reg_op1[27] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18323_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_ O=$abc$72873$new_n5476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[27] I2=soc.cpu.reg_pc[27] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[11] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[11] O=soc.cpu.cpuregs_rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5480_ I2=soc.cpu.reg_op1[26] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18322_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_ O=$abc$72873$new_n5480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[26] I2=soc.cpu.reg_pc[26] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[10] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[10] O=soc.cpu.cpuregs_rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5484_ I2=soc.cpu.reg_op1[25] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_ O=$abc$72873$new_n5484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[25] I2=soc.cpu.reg_pc[25] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[9] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[9] O=soc.cpu.cpuregs_rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5488_ I2=soc.cpu.reg_op1[24] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_ O=$abc$72873$new_n5488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[24] I2=soc.cpu.reg_pc[24] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[8] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[8] O=soc.cpu.cpuregs_rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5492_ I2=soc.cpu.reg_op1[23] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18319_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_ O=$abc$72873$new_n5492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[23] I2=soc.cpu.reg_pc[23] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[7] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[7] O=soc.cpu.cpuregs_rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5496_ I2=soc.cpu.reg_op1[22] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18318_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_ O=$abc$72873$new_n5496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[22] I2=soc.cpu.reg_pc[22] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[6] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[6] O=soc.cpu.cpuregs_rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5500_ I2=soc.cpu.reg_op1[21] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18317_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_ O=$abc$72873$new_n5500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[21] I2=soc.cpu.reg_pc[21] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[5] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[5] O=soc.cpu.cpuregs_rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5504_ I2=soc.cpu.reg_op1[20] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18316_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_ O=$abc$72873$new_n5504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[20] I2=soc.cpu.reg_pc[20] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[4] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[4] O=soc.cpu.cpuregs_rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5508_ I2=soc.cpu.reg_op1[19] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18315_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_ O=$abc$72873$new_n5508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[19] I2=soc.cpu.reg_pc[19] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[3] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[3] O=soc.cpu.cpuregs_rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5512_ I2=soc.cpu.reg_op1[18] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18314_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_ O=$abc$72873$new_n5512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[18] I2=soc.cpu.reg_pc[18] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[2] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[2] O=soc.cpu.cpuregs_rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5516_ I2=soc.cpu.reg_op1[17] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18313_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_ O=$abc$72873$new_n5516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[17] I2=soc.cpu.reg_pc[17] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[1] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[1] O=soc.cpu.cpuregs_rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5520_ I2=soc.cpu.reg_op1[16] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18312_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_ O=$abc$72873$new_n5520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[16] I2=soc.cpu.reg_pc[16] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[0] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[0] O=soc.cpu.cpuregs_rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5524_ I2=soc.cpu.reg_op1[15] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18311_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_ O=$abc$72873$new_n5524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[15] I2=soc.cpu.reg_pc[15] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[15] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[15] O=soc.cpu.cpuregs_rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5528_ I2=soc.cpu.reg_op1[14] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18310_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_ O=$abc$72873$new_n5528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[14] I2=soc.cpu.reg_pc[14] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[14] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[14] O=soc.cpu.cpuregs_rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5532_ I2=soc.cpu.reg_op1[13] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18309_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_ O=$abc$72873$new_n5532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[13] I2=soc.cpu.reg_pc[13] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[13] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[13] O=soc.cpu.cpuregs_rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5536_ I2=soc.cpu.reg_op1[12] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18308_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_ O=$abc$72873$new_n5536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[12] I2=soc.cpu.reg_pc[12] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[12] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[12] O=soc.cpu.cpuregs_rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5540_ I2=soc.cpu.reg_op1[11] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_ O=$abc$72873$new_n5540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[11] I2=soc.cpu.reg_pc[11] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[11] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[11] O=soc.cpu.cpuregs_rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5544_ I2=soc.cpu.reg_op1[10] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18306_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_ O=$abc$72873$new_n5544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[10] I2=soc.cpu.reg_pc[10] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[10] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[10] O=soc.cpu.cpuregs_rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5548_ I2=soc.cpu.reg_op1[9] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18305_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_ O=$abc$72873$new_n5548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[9] I2=soc.cpu.reg_pc[9] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[9] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[9] O=soc.cpu.cpuregs_rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5552_ I2=soc.cpu.reg_op1[8] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18304_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_ O=$abc$72873$new_n5552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[8] I2=soc.cpu.reg_pc[8] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[8] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[8] O=soc.cpu.cpuregs_rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5556_ I2=soc.cpu.reg_op1[7] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18303_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_ O=$abc$72873$new_n5556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[7] I2=soc.cpu.reg_pc[7] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[7] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[7] O=soc.cpu.cpuregs_rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5560_ I2=soc.cpu.reg_op1[6] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18302_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_ O=$abc$72873$new_n5560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[6] I2=soc.cpu.reg_pc[6] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[6] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[6] O=soc.cpu.cpuregs_rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5564_ I2=soc.cpu.reg_op1[5] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18301_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_ O=$abc$72873$new_n5564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[5] I2=soc.cpu.reg_pc[5] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[5] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[5] O=soc.cpu.cpuregs_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5568_ I2=soc.cpu.reg_op1[4] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18300_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_ O=$abc$72873$new_n5568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[4] I2=soc.cpu.reg_pc[4] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[4] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[4] O=soc.cpu.cpuregs_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5572_ I2=soc.cpu.reg_op1[3] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18299_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_ O=$abc$72873$new_n5572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[3] I2=soc.cpu.reg_pc[3] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[3] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[3] O=soc.cpu.cpuregs_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5576_ I2=soc.cpu.reg_op1[2] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18298_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_ O=$abc$72873$new_n5576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[2] I2=soc.cpu.reg_pc[2] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[2] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[2] O=soc.cpu.cpuregs_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5580_ I2=soc.cpu.reg_op1[1] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18297_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_ O=$abc$72873$new_n5580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[1] I2=soc.cpu.reg_pc[1] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[1] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[1] O=soc.cpu.cpuregs_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5584_ I2=soc.cpu.reg_op1[0] I3=$abc$72873$new_n5462_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18296_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0] I1=$abc$72873$new_n5454_ I2=soc.cpu.cpu_state[2] I3=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_ O=$abc$72873$new_n5584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.reg_pc[0] I3=soc.cpu.instr_lui O=$abc$72873$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] I1=$abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[0] I3=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[0] O=soc.cpu.cpuregs_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_active I2=$abc$72873$new_n5588_ I3=soc.cpu.irq_state[0] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4149.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16407_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101011001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_retirq O=$abc$72873$new_n5588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5590_ I1=$abc$72873$new_n5591_ I2=$abc$72873$new_n5462_ I3=soc.cpu.mem_wordsize[1] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32692
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I1=soc.cpu.instr_lh I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lw O=$abc$72873$new_n5590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.instr_sh I3=soc.cpu.instr_sw O=$abc$72873$new_n5591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5593_ I2=soc.cpu.mem_wordsize[0] I3=$abc$72873$new_n5462_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32696
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$new_n5594_ I1=$abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.instr_lh I3=soc.cpu.instr_lhu O=$abc$72873$new_n5593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sh I2=soc.cpu.cpu_state[4] I3=$abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$72873$new_n5594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5596_ I1=$abc$72873$new_n5597_ I2=$abc$72873$new_n4958_ I3=$abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3692.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19475_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$new_n5017_ I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[2] I3=soc.cpu.latched_store O=$abc$72873$new_n5596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$72873$soc.cpu.alu_out_0_new_inv_ O=$abc$72873$new_n5597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5623_ I1=$abc$72873$new_n5614_ I2=$abc$72873$new_n5607_ I3=$abc$72873$new_n5600_ O=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5606_ I1=$abc$72873$new_n5605_ I2=$abc$72873$new_n5601_ I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[2]_new_ O=$abc$72873$new_n5600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5602_ I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op2[15] O=$abc$72873$new_n5601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[3]_new_ O=$abc$72873$new_n5602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op2[3] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op2[2] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op2[14] O=$abc$72873$new_n5605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op2[28] O=$abc$72873$new_n5606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5613_ I1=$abc$72873$new_n5608_ I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op2[7] O=$abc$72873$new_n5607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5612_ I1=$abc$72873$new_n5609_ I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op2[5] O=$abc$72873$new_n5608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5611_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_ O=$abc$72873$new_n5609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op2[26] O=$abc$72873$new_n5611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op1[0] O=$abc$72873$new_n5612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op1[1] O=$abc$72873$new_n5613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5615_ I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[9]_new_ O=$abc$72873$new_n5614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$abc$72873$new_n5621_ I1=$abc$72873$new_n5616_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[10]_new_ I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[20]_new_ O=$abc$72873$new_n5615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5618_ I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[11]_new_ O=$abc$72873$new_n5616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op2[11] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op2[30] O=$abc$72873$new_n5618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op2[20] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op2[10] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=$abc$72873$new_n5621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op2[9] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72873$new_n5625_ I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[27]_new_ O=$abc$72873$new_n5623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op2[27] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op2[29] O=$abc$72873$new_n5625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5630_ I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_ I2=soc.cpu.is_slti_blt_slt I3=soc.cpu.instr_bge O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27552_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7688[31] I2=soc.cpu.is_sltiu_bltu_sltu I3=soc.cpu.instr_bgeu O=$abc$72873$new_n5630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=$abc$72873$techmap\soc.cpu.$procmux$3298_Y_new_ I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq O=$abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[0]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[1]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20161[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20166[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$3298_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[4]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[5]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[6]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[7]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20166[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_pending[30] I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_pending[28] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_pending[26] I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_pending[24] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_pending[20] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_pending[18] I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_pending[16] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[2]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[3]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20161[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_pending[14] I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_pending[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_pending[10] I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_pending[8] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_pending[5] I3=soc.cpu.irq_pending[4] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.irq_pending[2] I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_pending[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n5645_ I1=$abc$72873$new_n5644_ I2=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3649.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16421_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72873$new_n5597_ O=$abc$72873$new_n5644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5646_ I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_retirq I3=soc.cpu.latched_branch O=$abc$72873$new_n5645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.instr_jalr I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$new_n5646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5648_ I2=soc.cpu.decoded_rd[0] I3=$abc$72873$new_n4958_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16189_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.cpu.latched_rd[0] I1=$abc$72873$new_n5649_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_state[0] O=$abc$72873$new_n5648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n5649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.decoded_rd[1] I1=$abc$72873$new_n4958_ I2=soc.cpu.latched_rd[1] I3=$abc$72873$new_n5649_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16190_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[2] I1=$abc$72873$new_n4958_ I2=soc.cpu.latched_rd[2] I3=$abc$72873$new_n5649_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16191_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[3] I1=$abc$72873$new_n4958_ I2=soc.cpu.latched_rd[3] I3=$abc$72873$new_n5649_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16192_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[4] I1=$abc$72873$new_n4958_ I2=soc.cpu.latched_rd[4] I3=$abc$72873$new_n5649_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16193_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32839_new_ I1=soc.cpu.cpu_state[1] I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_ I3=soc.cpu.decoded_rd[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16194_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72873$new_n5649_ I1=soc.cpu.latched_rd[5] I2=soc.cpu.instr_setq I3=soc.cpu.cpu_state[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32839_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$abc$72873$new_n5678_ I1=$abc$72873$new_n5657_ I2=$abc$72873$new_n5684_ I3=soc.spimemio.din_data[7] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23378_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5673_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[15] O=$abc$72873$new_n5657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_ I3=$abc$72873$new_n5659_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.din_valid I1=soc.spimemio.xfer_resetn I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y_new_inv_ O=$abc$72873$new_n5659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_ I1=soc.spimemio.xfer.count[0] I2=$abc$72873$new_n5661_ I3=$abc$72873$new_n5670_ O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$abc$72873$new_n5662_ I1=soc.spimemio.xfer.xfer_dspi I2=$abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I3=soc.spimemio.xfer.xfer_qspi O=$abc$72873$new_n5661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2] O=$abc$72873$new_n5662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$72873$new_n5666_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[1] I3=$abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[1] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_ I1=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_ I2=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ O=$abc$72873$new_n5666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5671_ I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n5670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.count[1] I3=soc.spimemio.xfer.count[3] O=$abc$72873$new_n5671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_ I1=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$72873$new_n5673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5675_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[2] I3=soc.spimemio.state[3] O=$abc$72873$new_n5675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=soc.spimemio.state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[1] I2=$abc$72873$new_n5675_ I3=soc.spimemio.state[0] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=$abc$72873$new_n5679_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[7] O=$abc$72873$new_n5678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I1=soc.spimemio.state[0] I2=$abc$72873$new_n5675_ I3=soc.spimemio.state[1] O=$abc$72873$new_n5679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.valid I2=$abc$72873$new_n4824_ I3=$abc$72873$new_n9496_ O=$abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4821_ I3=$abc$72873$auto$rtlil.cc:1844:Not$7478_new_ O=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_ I3=$abc$72873$new_n5659_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[1] I2=soc.spimemio.state[0] I3=$abc$72873$new_n5675_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5675_ I1=soc.spimemio.state[0] I2=soc.spimemio.state[1] I3=$abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ O=$abc$72873$new_n5684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5689_ I3=$abc$72873$new_n5686_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23377_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$23493_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_ O=$abc$72873$new_n5686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_ I3=soc.spimemio.config_cont O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_ I3=soc.spimemio.state[1] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$23493_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5690_ I1=$abc$72873$new_n5691_ I2=$abc$72873$new_n5679_ I3=soc.cpu.mem_addr[22] O=$abc$72873$new_n5689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=soc.spimemio.din_data[6] I1=$abc$72873$new_n5684_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[6] O=$abc$72873$new_n5690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_addr[14] I1=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I2=soc.spimemio.config_qspi I3=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72873$new_n5691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72873$new_n5694_ I1=$abc$72873$new_n5693_ I2=$abc$72873$new_n5684_ I3=soc.spimemio.din_data[5] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23376_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5673_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[13] O=$abc$72873$new_n5693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=$abc$72873$new_n5679_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[5] O=$abc$72873$new_n5694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5696_ I1=$abc$72873$new_n5698_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[4] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23375_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5686_ I1=$abc$72873$new_n5697_ I2=$abc$72873$new_n5679_ I3=soc.cpu.mem_addr[20] O=$abc$72873$new_n5696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_data[4] I3=$abc$72873$new_n5684_ O=$abc$72873$new_n5697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[4]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[12] O=$abc$72873$new_n5698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23367_Y[3]_new_inv_ I2=$abc$72873$new_n5702_ I3=$abc$72873$new_n5701_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23374_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$abc$72873$new_n5673_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[11] O=$abc$72873$new_n5701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I2=soc.spimemio.config_dummy[3] I3=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_ O=$abc$72873$new_n5702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_ I3=$abc$72873$new_n5659_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.din_data[3] I1=$abc$72873$new_n5684_ I2=$abc$72873$new_n5679_ I3=soc.cpu.mem_addr[19] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23367_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5706_ I1=$abc$72873$new_n5707_ I2=$abc$72873$new_n5679_ I3=soc.cpu.mem_addr[18] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23373_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=soc.spimemio.din_data[2] I1=$abc$72873$new_n5684_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[2] O=$abc$72873$new_n5706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5708_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_ I2=$abc$72873$new_n5659_ I3=soc.spimemio.config_dummy[2] O=$abc$72873$new_n5707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[2]_new_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$23493_new_inv_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[10] O=$abc$72873$new_n5708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$new_n5711_ I1=$abc$72873$new_n5714_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23372_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$abc$72873$new_n5713_ I1=$abc$72873$new_n5712_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_ I3=soc.spimemio.config_dummy[1] O=$abc$72873$new_n5711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_data[1] I3=$abc$72873$new_n5684_ O=$abc$72873$new_n5712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$abc$72873$new_n5679_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[1] O=$abc$72873$new_n5713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[1]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[9] O=$abc$72873$new_n5714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y I2=soc.spimemio.config_qspi I3=soc.spimemio.config_ddr O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$new_n5717_ I1=$abc$72873$new_n5718_ I2=$abc$72873$new_n5684_ I3=soc.spimemio.din_data[0] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23371_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=$abc$72873$new_n5679_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_ I3=soc.cpu.mem_addr[0] O=$abc$72873$new_n5717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5719_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_ I2=$abc$72873$new_n5659_ I3=soc.spimemio.config_dummy[0] O=$abc$72873$new_n5718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_ I3=soc.cpu.mem_addr[8] O=$abc$72873$new_n5719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_tag[3] I3=$abc$72873$new_n5721_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23398_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5684_ I2=$abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_ I3=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_ O=$abc$72873$new_n5721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_wait I3=soc.spimemio.valid O=$abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5724_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$72873$new_n5724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_ I1=$abc$72873$new_n5684_ I2=soc.spimemio.din_tag[2] I3=$abc$72873$new_n5726_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23397_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_ I3=$abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_ O=$abc$72873$new_n5726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_ I2=soc.spimemio.din_tag[1] I3=$abc$72873$new_n5721_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23396_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[1] I3=soc.spimemio.state[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5730_ I2=soc.spimemio.din_tag[0] I3=$abc$72873$new_n5721_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23395_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[0] I3=soc.spimemio.state[2] O=$abc$72873$new_n5730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$new_n5732_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5733_ I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 O=$abc$72873$new_n5732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I1=$abc$72873$new_n5734_ I2=soc.cpu.mem_addr[11] I3=soc.cpu.mem_addr[10] O=$abc$72873$new_n5733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=$abc$72873$new_n4775_ I2=$abc$72873$new_n4781_ I3=soc.cpu.mem_addr[8] O=$abc$72873$new_n5734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$9238[0]_new_inv_ I2=$abc$72873$logic_and$hardware.v:140$8_Y_new_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[26] I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[24] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$9238[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$new_n5738_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$new_n5739_ O=$abc$72873$new_n5738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4775_ I1=soc.cpu.mem_addr[8] I2=$abc$72873$new_n4785_ I3=soc.cpu.mem_addr[9] O=$abc$72873$new_n5739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$new_n5738_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$new_n5738_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$new_n5738_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$new_n5744_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5734_ I1=soc.cpu.mem_addr[10] I2=resetn I3=soc.cpu.mem_addr[11] O=$abc$72873$new_n5744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$new_n5744_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$new_n5744_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$new_n5744_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$new_n5749_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$new_n4785_ I3=$abc$72873$new_n4774_ O=$abc$72873$new_n5749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$new_n5749_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$new_n5749_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$new_n5749_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$new_n5754_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$new_n5755_ O=$abc$72873$new_n5754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5756_ I1=$abc$72873$new_n4775_ I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$72873$new_n5755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[11] I2=$abc$72873$new_n4781_ I3=soc.cpu.mem_addr[10] O=$abc$72873$new_n5756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$new_n5754_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$new_n5754_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$new_n5754_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$72873$new_n5761_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n4775_ I1=soc.cpu.mem_addr[8] I2=$abc$72873$new_n5756_ I3=soc.cpu.mem_addr[9] O=$abc$72873$new_n5761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=resetn I2=pwmIF.counterI[6] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.count_temp[8] I3=$abc$72873$techmap\pwmIF.$2\state[0:0]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7507_new_inv_ I3=pwmIF.state O=$abc$72873$techmap\pwmIF.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=pwm_connectorIF[11] I3=pwm_connectorIF[10] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=pwmIF.count_temp[1] I1=pwm_connectorIF[1] I2=pwm_connectorIF[0] I3=pwmIF.count_temp[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5787_ I1=$abc$72873$new_n5786_ I2=$abc$72873$new_n5785_ I3=$abc$72873$new_n5784_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14846[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIF[22] I1=pwm_connectorIF[21] I2=pwm_connectorIF[20] I3=pwm_connectorIF[19] O=$abc$72873$new_n5784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIF[18] I1=pwm_connectorIF[17] I2=pwm_connectorIF[16] I3=pwm_connectorIF[31] O=$abc$72873$new_n5785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIF[30] I1=pwm_connectorIF[29] I2=pwm_connectorIF[28] I3=pwm_connectorIF[27] O=$abc$72873$new_n5786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIF[26] I1=pwm_connectorIF[25] I2=pwm_connectorIF[24] I3=pwm_connectorIF[23] O=$abc$72873$new_n5787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n5790_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14832[4]_new_ I2=pwmIF.count_temp[3] I3=pwm_connectorIF[3] O=$abc$72873$new_n5788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwm_connectorIF[15] I1=pwm_connectorIF[14] I2=pwm_connectorIF[13] I3=pwm_connectorIF[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14832[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmIF.count_temp[6] I1=pwm_connectorIF[6] I2=pwmIF.count_temp[2] I3=pwm_connectorIF[2] O=$abc$72873$new_n5790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=pwmIB.counterI[6] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.count_temp[8] I3=$abc$72873$techmap\pwmIB.$2\state[0:0]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7536_new_inv_ I3=pwmIB.state O=$abc$72873$techmap\pwmIB.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5801_ I1=$abc$72873$new_n5800_ I2=$abc$72873$new_n5799_ I3=$abc$72873$new_n5798_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14442[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIB[22] I1=pwm_connectorIB[21] I2=pwm_connectorIB[20] I3=pwm_connectorIB[19] O=$abc$72873$new_n5798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIB[18] I1=pwm_connectorIB[17] I2=pwm_connectorIB[16] I3=pwm_connectorIB[31] O=$abc$72873$new_n5799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIB[30] I1=pwm_connectorIB[29] I2=pwm_connectorIB[28] I3=pwm_connectorIB[27] O=$abc$72873$new_n5800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIB[26] I1=pwm_connectorIB[25] I2=pwm_connectorIB[24] I3=pwm_connectorIB[23] O=$abc$72873$new_n5801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14428[4]_new_ I2=pwm_connectorIB[8] I3=pwmIB.count_temp[8] O=$abc$72873$new_n5802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=pwm_connectorIB[15] I1=pwm_connectorIB[14] I2=pwm_connectorIB[13] I3=pwm_connectorIB[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14428[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5805_ I2=pwmIB.count_temp[6] I3=pwm_connectorIB[6] O=$abc$72873$new_n5804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=pwmIB.count_temp[9] I1=pwm_connectorIB[9] I2=pwm_connectorIB[11] I3=pwm_connectorIB[10] O=$abc$72873$new_n5805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=pwmIB.count_temp[1] I1=pwm_connectorIB[1] I2=pwm_connectorIB[0] I3=pwmIB.count_temp[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmIB.count_temp[3] I1=pwm_connectorIB[3] I2=pwmIB.count_temp[2] I3=pwm_connectorIB[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=pwmDF.counterI[6] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.count_temp[8] I3=$abc$72873$techmap\pwmDF.$2\state[0:0]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7565_new_inv_ I3=pwmDF.state O=$abc$72873$techmap\pwmDF.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=pwmDF.count_temp[1] I1=pwm_connectorDF[1] I2=pwm_connectorDF[0] I3=pwmDF.count_temp[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26224[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5825_ I1=$abc$72873$new_n5824_ I2=$abc$72873$new_n5823_ I3=$abc$72873$new_n5822_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26255[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDF[22] I1=pwm_connectorDF[21] I2=pwm_connectorDF[20] I3=pwm_connectorDF[19] O=$abc$72873$new_n5822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDF[18] I1=pwm_connectorDF[17] I2=pwm_connectorDF[16] I3=pwm_connectorDF[31] O=$abc$72873$new_n5823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDF[30] I1=pwm_connectorDF[29] I2=pwm_connectorDF[28] I3=pwm_connectorDF[27] O=$abc$72873$new_n5824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDF[26] I1=pwm_connectorDF[25] I2=pwm_connectorDF[24] I3=pwm_connectorDF[23] O=$abc$72873$new_n5825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n5828_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26241[4]_new_ I2=pwmDF.count_temp[3] I3=pwm_connectorDF[3] O=$abc$72873$new_n5826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwm_connectorDF[15] I1=pwm_connectorDF[14] I2=pwm_connectorDF[13] I3=pwm_connectorDF[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26241[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmDF.count_temp[6] I1=pwm_connectorDF[6] I2=pwmDF.count_temp[2] I3=pwm_connectorDF[2] O=$abc$72873$new_n5828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=pwmDB.counterI[6] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.count_temp[8] I3=$abc$72873$techmap\pwmDB.$2\state[0:0]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7594_new_inv_ I3=pwmDB.state O=$abc$72873$techmap\pwmDB.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=pwm_connectorDB[11] I3=pwm_connectorDB[10] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=pwmDB.count_temp[1] I1=pwm_connectorDB[1] I2=pwm_connectorDB[0] I3=pwmDB.count_temp[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5846_ I1=$abc$72873$new_n5845_ I2=$abc$72873$new_n5844_ I3=$abc$72873$new_n5843_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13892[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[22] I1=pwm_connectorDB[21] I2=pwm_connectorDB[20] I3=pwm_connectorDB[19] O=$abc$72873$new_n5843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDB[18] I1=pwm_connectorDB[17] I2=pwm_connectorDB[16] I3=pwm_connectorDB[31] O=$abc$72873$new_n5844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDB[30] I1=pwm_connectorDB[29] I2=pwm_connectorDB[28] I3=pwm_connectorDB[27] O=$abc$72873$new_n5845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDB[26] I1=pwm_connectorDB[25] I2=pwm_connectorDB[24] I3=pwm_connectorDB[23] O=$abc$72873$new_n5846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n5849_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13878[4]_new_ I2=pwmDB.count_temp[3] I3=pwm_connectorDB[3] O=$abc$72873$new_n5847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwm_connectorDB[15] I1=pwm_connectorDB[14] I2=pwm_connectorDB[13] I3=pwm_connectorDB[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13878[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmDB.count_temp[6] I1=pwm_connectorDB[6] I2=pwmDB.count_temp[2] I3=pwm_connectorDB[2] O=$abc$72873$new_n5849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.pinEncoderFPrev I3=pinEncoderIF O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45782
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5852_ I3=$abc$72873$new_n5853_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45819
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=resetn I1=encoderL.encoderCounter[1] I2=pinEncoderIF I3=encoderL.pinEncoderFPrev O=$abc$72873$new_n5852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=pinEncoderIF I1=encoderL.encoderCounter[2] I2=encoderL.encoderCounter[0] I3=encoderL.encoderCounter[3] O=$abc$72873$new_n5853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.pinEncoderFPrev I3=pinEncoderDF O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5856_ I3=$abc$72873$new_n5857_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=resetn I1=encoderR.encoderCounter[1] I2=pinEncoderDF I3=encoderR.pinEncoderFPrev O=$abc$72873$new_n5856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=pinEncoderDF I1=encoderR.encoderCounter[2] I2=encoderR.encoderCounter[0] I3=encoderR.encoderCounter[3] O=$abc$72873$new_n5857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.trap O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72873$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata[1]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.trap I1=soc.cpu.clear_prefetched_high_word I2=$abc$72873$new_n5443_ I3=soc.cpu.mem_do_rdata O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 I3=$abc$72873$new_n5444_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap I3=resetn O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47598
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_write_new_ I3=soc.cpu.trap O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_wdata I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_ I3=resetn O=$abc$72873$soc.cpu.mem_la_write_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_write_new_ I3=soc.cpu.mem_la_read O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=resetn I1=soc.cpu.trap I2=$abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48866[0]_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48898
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_trigger I3=soc.cpu.decoder_pseudo_trigger O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y I3=$abc$72873$auto$rtlil.cc:1981:NotGate$72007 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout_counter[3] I1=soc.cpu.pcpi_timeout_counter[2] I2=soc.cpu.pcpi_timeout_counter[1] I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.cpu_state[1] O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$new_n4958_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$49960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49984
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 I3=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$49960 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50014
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0] I3=$abc$72873$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50043
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I1=$abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.cpu_state[0] O=$abc$72873$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0] I3=$abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50052
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5890_ I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915 I3=$abc$72873$soc.cpu.alu_out_0_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50063[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state[4] I3=soc.cpu.cpu_state[0] O=$abc$72873$new_n5890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768 I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50063[2] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50087
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n4957_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[1] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50208
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_ I3=soc.cpu.irq_state[1] O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=soc.cpu.cpu_state[4] I3=soc.cpu.cpu_state[0] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$new_n5897_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_ O=$abc$72873$new_n5897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.instr_maskirq I3=soc.cpu.cpu_state[2] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=resetn O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[2] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=resetn I1=soc.cpu.decoder_trigger I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_ I3=soc.cpu.cpu_state[1] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.cpu_state[2] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$new_n4859_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$new_n4859_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$new_n4859_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$new_n4859_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$new_n5908_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_ I3=$abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_ O=$abc$72873$new_n5908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7403[31] I1=$abc$72873$new_n5940_ I2=$abc$72873$new_n9429_ I3=$abc$72873$new_n9425_ O=$abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5913_ I2=soc.simpleuart.recv_divcnt[31] I3=soc.simpleuart.cfg_divider[31] O=$abc$72873$new_n5912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[28] I1=soc.simpleuart.cfg_divider[28] I2=soc.simpleuart.recv_divcnt[29] I3=soc.simpleuart.cfg_divider[29] O=$abc$72873$new_n5913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=soc.simpleuart.cfg_divider[14] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7402[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[23] I3=soc.simpleuart.recv_divcnt[23] O=$abc$72873$new_n5918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[21] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.recv_divcnt[24] O=$abc$72873$new_n5919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n5927_ I1=$abc$72873$new_n5922_ I2=soc.simpleuart.recv_divcnt[11] I3=soc.simpleuart.cfg_divider[11] O=$abc$72873$new_n5921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5926_ I1=$abc$72873$new_n5925_ I2=$abc$72873$new_n5924_ I3=$abc$72873$new_n5923_ O=$abc$72873$new_n5922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[4] I1=soc.simpleuart.cfg_divider[4] I2=soc.simpleuart.cfg_divider[7] I3=soc.simpleuart.recv_divcnt[7] O=$abc$72873$new_n5923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[12] I1=soc.simpleuart.cfg_divider[12] I2=soc.simpleuart.recv_divcnt[15] I3=soc.simpleuart.cfg_divider[15] O=$abc$72873$new_n5924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[29] I1=soc.simpleuart.recv_divcnt[29] I2=soc.simpleuart.recv_divcnt[30] I3=soc.simpleuart.cfg_divider[30] O=$abc$72873$new_n5925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=soc.simpleuart.recv_divcnt[20] I2=soc.simpleuart.recv_divcnt[26] I3=soc.simpleuart.cfg_divider[26] O=$abc$72873$new_n5926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n5931_ I1=$abc$72873$new_n5930_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7402[10]_new_ I3=$abc$72873$auto$alumacc.cc:490:replace_alu$7402[18]_new_inv_ O=$abc$72873$new_n5927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=soc.simpleuart.cfg_divider[10] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7402[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=soc.simpleuart.cfg_divider[18] O=$abc$72873$auto$alumacc.cc:490:replace_alu$7402[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[12] I1=soc.simpleuart.recv_divcnt[12] I2=soc.simpleuart.cfg_divider[30] I3=soc.simpleuart.recv_divcnt[30] O=$abc$72873$new_n5930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=soc.simpleuart.recv_divcnt[4] I2=soc.simpleuart.cfg_divider[28] I3=soc.simpleuart.recv_divcnt[28] O=$abc$72873$new_n5931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=soc.simpleuart.recv_divcnt[0] I2=soc.simpleuart.recv_divcnt[24] I3=soc.simpleuart.cfg_divider[24] O=$abc$72873$new_n5935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.recv_divcnt[21] O=$abc$72873$new_n5937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[20] I1=soc.simpleuart.cfg_divider[20] I2=soc.simpleuart.recv_divcnt[23] I3=soc.simpleuart.cfg_divider[23] O=$abc$72873$new_n5938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[5] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.cfg_divider[1] O=$abc$72873$new_n5939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5944_ I1=$abc$72873$new_n5941_ I2=soc.simpleuart.recv_divcnt[16] I3=soc.simpleuart.cfg_divider[16] O=$abc$72873$new_n5940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5943_ I1=$abc$72873$new_n5942_ I2=soc.simpleuart.recv_divcnt[2] I3=soc.simpleuart.cfg_divider[2] O=$abc$72873$new_n5941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[0] I1=soc.simpleuart.cfg_divider[0] I2=soc.simpleuart.recv_divcnt[7] I3=soc.simpleuart.cfg_divider[7] O=$abc$72873$new_n5942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[19] I1=soc.simpleuart.cfg_divider[19] I2=soc.simpleuart.recv_divcnt[3] I3=soc.simpleuart.cfg_divider[3] O=$abc$72873$new_n5943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[27] I1=soc.simpleuart.cfg_divider[27] I2=soc.simpleuart.recv_divcnt[8] I3=soc.simpleuart.cfg_divider[8] O=$abc$72873$new_n5944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_state[3] I1=soc.simpleuart.recv_state[1] I2=soc.simpleuart.recv_state[2] I3=soc.simpleuart.recv_state[0] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$new_n5947_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_ I3=$abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_ O=$abc$72873$new_n5947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_ I2=$abc$72873$new_n5949_ I3=soc.simpleuart.recv_state[2] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state[1] O=$abc$72873$new_n5949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_ I3=$abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I2=$abc$72873$new_n5952_ I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58165
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72873$new_n4859_ I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[3] O=$abc$72873$new_n5952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_dummy I3=$abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$72873$new_n5964_ I1=$abc$72873$new_n5958_ I2=soc.simpleuart.send_divcnt[3] I3=soc.simpleuart.cfg_divider[3] O=$abc$72873$new_n5957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5963_ I1=$abc$72873$new_n5962_ I2=$abc$72873$new_n5961_ I3=$abc$72873$new_n5959_ O=$abc$72873$new_n5958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5960_ I2=soc.simpleuart.send_divcnt[29] I3=soc.simpleuart.cfg_divider[29] O=$abc$72873$new_n5959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[22] I1=soc.simpleuart.cfg_divider[22] I2=soc.simpleuart.cfg_divider[18] I3=soc.simpleuart.send_divcnt[18] O=$abc$72873$new_n5960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[25] I1=soc.simpleuart.send_divcnt[25] I2=soc.simpleuart.cfg_divider[27] I3=soc.simpleuart.send_divcnt[27] O=$abc$72873$new_n5961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[5] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.cfg_divider[7] I3=soc.simpleuart.send_divcnt[7] O=$abc$72873$new_n5962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[23] I1=soc.simpleuart.cfg_divider[23] I2=soc.simpleuart.send_divcnt[6] I3=soc.simpleuart.cfg_divider[6] O=$abc$72873$new_n5963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5965_ I2=soc.simpleuart.cfg_divider[13] I3=soc.simpleuart.send_divcnt[13] O=$abc$72873$new_n5964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[12] I1=soc.simpleuart.cfg_divider[12] I2=soc.simpleuart.send_divcnt[15] I3=soc.simpleuart.cfg_divider[15] O=$abc$72873$new_n5965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[18] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.cfg_divider[19] I3=soc.simpleuart.send_divcnt[19] O=$abc$72873$new_n5970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n5973_ I1=$abc$72873$new_n5972_ I2=soc.simpleuart.cfg_divider[25] I3=soc.simpleuart.send_divcnt[25] O=$abc$72873$new_n5971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[30] I1=soc.simpleuart.cfg_divider[30] I2=soc.simpleuart.send_divcnt[28] I3=soc.simpleuart.cfg_divider[28] O=$abc$72873$new_n5972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[13] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.cfg_divider[15] I3=soc.simpleuart.send_divcnt[15] O=$abc$72873$new_n5973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[26] I1=soc.simpleuart.cfg_divider[26] I2=soc.simpleuart.send_divcnt[27] I3=soc.simpleuart.cfg_divider[27] O=$abc$72873$new_n5974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[31] I1=soc.simpleuart.cfg_divider[31] I2=soc.simpleuart.send_divcnt[24] I3=soc.simpleuart.cfg_divider[24] O=$abc$72873$new_n5975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5979_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23534[10]_new_ I2=soc.simpleuart.cfg_divider[5] I3=soc.simpleuart.send_divcnt[5] O=$abc$72873$new_n5977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[11] I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.send_divcnt[10] I3=soc.simpleuart.cfg_divider[10] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23534[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[4] I1=soc.simpleuart.cfg_divider[4] I2=soc.simpleuart.send_divcnt[7] I3=soc.simpleuart.cfg_divider[7] O=$abc$72873$new_n5979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5986_ I2=$abc$72873$new_n5985_ I3=$abc$72873$new_n5983_ O=$abc$72873$new_n5982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5984_ I2=soc.simpleuart.send_divcnt[20] I3=soc.simpleuart.cfg_divider[20] O=$abc$72873$new_n5983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[21] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.cfg_divider[4] I3=soc.simpleuart.send_divcnt[4] O=$abc$72873$new_n5984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[9] I1=soc.simpleuart.cfg_divider[9] I2=soc.simpleuart.send_divcnt[0] I3=soc.simpleuart.cfg_divider[0] O=$abc$72873$new_n5985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[2] I1=soc.simpleuart.cfg_divider[2] I2=soc.simpleuart.cfg_divider[12] I3=soc.simpleuart.send_divcnt[12] O=$abc$72873$new_n5986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I3=$abc$72873$new_n5988_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n4854_ I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ O=$abc$72873$new_n5988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$new_n4853_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$new_n4853_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$new_n4853_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$new_n4853_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$new_n5724_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_ I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] I3=soc.spimemio.jump O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_valid I2=$abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I3=$abc$72873$new_n9440_ O=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11] I1=soc.cpu.mem_addr[11] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9] I3=soc.cpu.mem_addr[9] O=$abc$72873$new_n6003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19] I3=soc.cpu.mem_addr[19] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16] I3=soc.cpu.mem_addr[16] O=$abc$72873$new_n6006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n6013_ I1=$abc$72873$new_n6012_ I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21] I3=soc.cpu.mem_addr[21] O=$abc$72873$new_n6011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20] I3=soc.cpu.mem_addr[20] O=$abc$72873$new_n6012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.spimemio.rd_addr[2] I1=soc.cpu.mem_addr[2] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4] I3=soc.cpu.mem_addr[4] O=$abc$72873$new_n6013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011000000110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7] I3=soc.cpu.mem_addr[7] O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12] I3=soc.cpu.mem_addr[12] O=$abc$72873$new_n6016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3] I1=soc.cpu.mem_addr[3] I2=soc.cpu.mem_addr[20] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20] O=$abc$72873$new_n6017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.spimemio.softreset O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58629 I3=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_ I3=$abc$72873$new_n6026_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n6027_ I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[3] I3=soc.spimemio.xfer.xfer_tag_q[0] O=$abc$72873$new_n6026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ I3=soc.spimemio.xfer.xfer_tag_q[1] O=$abc$72873$new_n6027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$72873$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_ O=$abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr_q I1=soc.spimemio.xfer.fetch I2=soc.spimemio.xfer.next_fetch I3=soc.spimemio.xfer.last_fetch O=$abc$72873$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111101100111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y_new_inv_ O=soc.spimemio.xfer.next_fetch
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] I2=$abc$72873$new_n6026_ I3=soc.spimemio.valid O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 I3=soc.spimemio.rd_inc O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6026_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6035_ I3=$abc$72873$new_n6027_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[0] I1=soc.spimemio.xfer.xfer_tag_q[3] I2=soc.spimemio.xfer.xfer_tag_q[2] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] O=$abc$72873$new_n6035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[1] I2=$abc$72873$new_n6037_ I3=$abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[3] I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] O=$abc$72873$new_n6037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[1] I2=$abc$72873$new_n6035_ I3=$abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_ I3=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36633[0]_new_inv_ I2=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23588_Y[3]_new_ I3=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36633[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5730_ I3=soc.spimemio.state[1] O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23588_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0] I2=soc.spimemio.state[0] I3=soc.spimemio.state[3] O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.start I3=resetn O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.pcpi_div.start I3=$abc$72873$new_n6047_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$60426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72873$new_n6058_ I1=$abc$72873$new_n6057_ I2=$abc$72873$new_n6056_ I3=$abc$72873$new_n6048_ O=$abc$72873$new_n6047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6055_ I1=$abc$72873$new_n6054_ I2=$abc$72873$new_n6051_ I3=$abc$72873$new_n6049_ O=$abc$72873$new_n6048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6050_ I2=soc.cpu.pcpi_div.quotient_msk[1] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$72873$new_n6049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[5] I1=soc.cpu.pcpi_div.quotient_msk[4] I2=soc.cpu.pcpi_div.quotient_msk[3] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$72873$new_n6050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$24736[3]_new_inv_ I1=$abc$72873$new_n6052_ I2=soc.cpu.pcpi_div.quotient_msk[9] I3=soc.cpu.pcpi_div.quotient_msk[8] O=$abc$72873$new_n6051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[13] I1=soc.cpu.pcpi_div.quotient_msk[12] I2=soc.cpu.pcpi_div.quotient_msk[11] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$72873$new_n6052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient_msk[7] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$24736[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[21] I1=soc.cpu.pcpi_div.quotient_msk[20] I2=soc.cpu.pcpi_div.quotient_msk[19] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$72873$new_n6054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[17] I1=soc.cpu.pcpi_div.quotient_msk[16] I2=soc.cpu.pcpi_div.quotient_msk[15] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$72873$new_n6055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.running I2=soc.cpu.pcpi_div.quotient_msk[31] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$72873$new_n6056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[29] I1=soc.cpu.pcpi_div.quotient_msk[28] I2=soc.cpu.pcpi_div.quotient_msk[27] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$72873$new_n6057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[25] I1=soc.cpu.pcpi_div.quotient_msk[24] I2=soc.cpu.pcpi_div.quotient_msk[23] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$72873$new_n6058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5605_Y O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6047_ I3=soc.cpu.pcpi_div.start O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$61148_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7430[62] I1=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$60426 I2=$abc$72873$new_n6063_ I3=$abc$72873$new_n9452_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$61148_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$new_n6079_ I1=$abc$72873$new_n6076_ I2=$abc$72873$new_n6074_ I3=$abc$72873$new_n6064_ O=$abc$72873$new_n6063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6073_ I1=$abc$72873$new_n6072_ I2=$abc$72873$new_n6069_ I3=$abc$72873$new_n6065_ O=$abc$72873$new_n6064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6068_ I1=$abc$72873$new_n6066_ I2=soc.cpu.pcpi_div.divisor[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$72873$new_n6065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6067_ I2=soc.cpu.pcpi_div.divisor[29] I3=soc.cpu.pcpi_div.dividend[29] O=$abc$72873$new_n6066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[30] I1=soc.cpu.pcpi_div.divisor[30] I2=soc.cpu.pcpi_div.dividend[31] I3=soc.cpu.pcpi_div.divisor[31] O=$abc$72873$new_n6067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[12] I1=soc.cpu.pcpi_div.dividend[12] I2=soc.cpu.pcpi_div.divisor[8] I3=soc.cpu.pcpi_div.dividend[8] O=$abc$72873$new_n6068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6070_ I2=soc.cpu.pcpi_div.divisor[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$72873$new_n6069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6071_ I2=soc.cpu.pcpi_div.divisor[36] I3=soc.cpu.pcpi_div.divisor[35] O=$abc$72873$new_n6070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[62] I1=soc.cpu.pcpi_div.divisor[57] I2=soc.cpu.pcpi_div.divisor[37] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$72873$new_n6071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[25] I1=soc.cpu.pcpi_div.dividend[25] I2=soc.cpu.pcpi_div.dividend[27] I3=soc.cpu.pcpi_div.divisor[27] O=$abc$72873$new_n6072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[21] I1=soc.cpu.pcpi_div.dividend[21] I2=soc.cpu.pcpi_div.divisor[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$72873$new_n6073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n6075_ I1=soc.cpu.pcpi_div.divisor[59] I2=soc.cpu.pcpi_div.divisor[58] I3=soc.cpu.pcpi_div.divisor[56] O=$abc$72873$new_n6074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[55] I2=soc.cpu.pcpi_div.divisor[52] I3=soc.cpu.pcpi_div.divisor[50] O=$abc$72873$new_n6075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72873$new_n6078_ I1=$abc$72873$new_n6077_ I2=soc.cpu.pcpi_div.divisor[47] I3=soc.cpu.pcpi_div.divisor[41] O=$abc$72873$new_n6076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[60] I2=soc.cpu.pcpi_div.divisor[44] I3=soc.cpu.pcpi_div.divisor[43] O=$abc$72873$new_n6077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[9] I1=soc.cpu.pcpi_div.dividend[9] I2=soc.cpu.pcpi_div.divisor[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$72873$new_n6078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6080_ I2=soc.cpu.pcpi_div.divisor[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$72873$new_n6079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[5] I1=soc.cpu.pcpi_div.dividend[5] I2=soc.cpu.pcpi_div.dividend[1] I3=soc.cpu.pcpi_div.divisor[1] O=$abc$72873$new_n6080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$new_n6087_ I1=$abc$72873$new_n6084_ I2=soc.cpu.pcpi_div.divisor[3] I3=soc.cpu.pcpi_div.dividend[3] O=$abc$72873$new_n6083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n6086_ I1=$abc$72873$new_n6085_ I2=soc.cpu.pcpi_div.divisor[48] I3=soc.cpu.pcpi_div.divisor[39] O=$abc$72873$new_n6084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[49] I1=soc.cpu.pcpi_div.divisor[46] I2=soc.cpu.pcpi_div.divisor[45] I3=soc.cpu.pcpi_div.divisor[38] O=$abc$72873$new_n6085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[28] I1=soc.cpu.pcpi_div.dividend[28] I2=soc.cpu.pcpi_div.divisor[22] I3=soc.cpu.pcpi_div.dividend[22] O=$abc$72873$new_n6086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[7] I1=soc.cpu.pcpi_div.divisor[7] I2=soc.cpu.pcpi_div.divisor[6] I3=soc.cpu.pcpi_div.dividend[6] O=$abc$72873$new_n6087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[14] I1=soc.cpu.pcpi_div.dividend[14] I2=soc.cpu.pcpi_div.dividend[9] I3=soc.cpu.pcpi_div.divisor[9] O=$abc$72873$new_n6091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[30] I1=soc.cpu.pcpi_div.dividend[30] I2=soc.cpu.pcpi_div.divisor[31] I3=soc.cpu.pcpi_div.dividend[31] O=$abc$72873$new_n6092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$new_n6094_ I1=soc.cpu.pcpi_div.divisor[61] I2=soc.cpu.pcpi_div.divisor[42] I3=soc.cpu.pcpi_div.divisor[40] O=$abc$72873$new_n6093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[26] I1=soc.cpu.pcpi_div.dividend[26] I2=soc.cpu.pcpi_div.divisor[27] I3=soc.cpu.pcpi_div.dividend[27] O=$abc$72873$new_n6094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$new_n6097_ I1=$abc$72873$new_n6096_ I2=soc.cpu.pcpi_div.divisor[34] I3=soc.cpu.pcpi_div.divisor[33] O=$abc$72873$new_n6095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[10] I1=soc.cpu.pcpi_div.dividend[10] I2=soc.cpu.pcpi_div.dividend[11] I3=soc.cpu.pcpi_div.divisor[11] O=$abc$72873$new_n6096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[54] I2=soc.cpu.pcpi_div.divisor[53] I3=soc.cpu.pcpi_div.divisor[51] O=$abc$72873$new_n6097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6101_ I2=$abc$72873$new_n6100_ I3=$abc$72873$new_n6099_ O=$abc$72873$new_n6098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[24] I1=soc.cpu.pcpi_div.dividend[24] I2=soc.cpu.pcpi_div.divisor[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$72873$new_n6099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[20] I1=soc.cpu.pcpi_div.dividend[20] I2=soc.cpu.pcpi_div.divisor[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$72873$new_n6100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[19] I1=soc.cpu.pcpi_div.divisor[19] I2=soc.cpu.pcpi_div.divisor[4] I3=soc.cpu.pcpi_div.dividend[4] O=$abc$72873$new_n6101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$72873$new_n5659_ O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.spimemio.xfer.count[0] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.count[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$67621[1]_new_inv_ I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0] I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784 O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$67621[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$67621[1]_new_inv_ I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6112_ I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer_resetn I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n6112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078 I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926 O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619 I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[0] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$11774
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\instr_auipc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6120_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[2] I3=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 O=$abc$72873$new_n6120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72873$techmap\soc.cpu.pcpi_mul.$procmux$5772_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$rtlil.cc:1844:Not$7478_new_ I3=$abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y O=$abc$72873$techmap\soc.$0\ram_ready[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.instr_jalr O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1551$2533_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.cpuregs_write_new_ I2=resetn I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20562_new_inv_ O=soc.cpu.cpuregs.wen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6127_ I2=soc.cpu.latched_rd[1] I3=soc.cpu.latched_rd[0] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20562_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.latched_rd[5] I1=soc.cpu.latched_rd[4] I2=soc.cpu.latched_rd[3] I3=soc.cpu.latched_rd[2] O=$abc$72873$new_n6127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$72873$soc.cpu.cpuregs_write_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_jalr I2=soc.cpu.is_alu_reg_imm I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ O=$abc$72873$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$0\instr_srai[0:0] I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ I3=soc.cpu.is_alu_reg_imm O=$abc$72873$techmap\soc.cpu.$0\is_slli_srli_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.is_alu_reg_imm I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21380[0]_new_inv_ I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[29] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.mem_rdata_q[28] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21380[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n6136_ I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[29] I3=soc.cpu.mem_rdata_q[28] O=$abc$72873$new_n6136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=$abc$72873$new_n6138_ I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$techmap\soc.cpu.$0\instr_timer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[25] I2=$abc$72873$new_n6136_ I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_ O=$abc$72873$new_n6138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[3] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20933[1]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20929[0]_new_inv_ I3=soc.cpu.mem_rdata_q[2] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[6] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20933[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[1] I3=soc.cpu.mem_rdata_q[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20929[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6138_ I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.mem_rdata_q[27] O=$abc$72873$techmap\soc.cpu.$0\instr_maskirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6138_ I2=soc.cpu.mem_rdata_q[27] I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$techmap\soc.cpu.$0\instr_setq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_ I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_getq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6156_ I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.mem_rdata_q[7] I3=$abc$72873$new_n6146_ O=$abc$72873$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n6147_ I1=$abc$72873$new_n6150_ I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ I3=$abc$72873$new_n6153_ O=$abc$72873$new_n6146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20961[1]_new_inv_ I1=$abc$72873$new_n6148_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20933[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ O=$abc$72873$new_n6147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.mem_rdata_q[11] I3=soc.cpu.mem_rdata_q[0] O=$abc$72873$new_n6148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20961[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$new_n6152_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21052[1]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20961[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$20929[0]_new_inv_ O=$abc$72873$new_n6150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.mem_rdata_q[17] I3=soc.cpu.mem_rdata_q[16] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21052[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[6] I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[15] O=$abc$72873$new_n6152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_ I2=$abc$72873$new_n6155_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$new_n6153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[23] I3=soc.cpu.mem_rdata_q[22] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[11] O=$abc$72873$new_n6155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[10] I3=soc.cpu.mem_rdata_q[9] O=$abc$72873$new_n6156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$72873$new_n6158_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$72873$techmap\soc.cpu.$0\instr_rdinstrh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=$abc$72873$new_n6159_ I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$new_n6158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6160_ I3=$abc$72873$new_n6150_ O=$abc$72873$new_n6159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_ I2=$abc$72873$new_n6162_ I3=soc.cpu.mem_rdata_q[29] O=$abc$72873$new_n6160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[28] O=$abc$72873$new_n6162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$72873$new_n6164_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$72873$techmap\soc.cpu.$0\instr_rdinstr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6159_ I2=soc.cpu.mem_rdata_q[27] I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$new_n6164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6158_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$techmap\soc.cpu.$0\instr_rdcycleh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6164_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$techmap\soc.cpu.$0\instr_rdcycle[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=$abc$72873$new_n6168_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1058$2304_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ O=$abc$72873$new_n6168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6168_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1057$2300_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_reg I1=soc.cpu.mem_rdata_q[14] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1056$2296_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I3=$abc$72873$new_n6168_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1055$2292_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6168_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1054$2288_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$72873$new_n6168_ I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1053$2284_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_ I3=$abc$72873$new_n6168_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1052$2280_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6168_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1051$2276_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_reg I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_ I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1050$2272_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_ I3=$abc$72873$new_n6168_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1049$2268_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.is_alu_reg_imm I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_srli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ I1=soc.cpu.is_alu_reg_imm I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$0\instr_slli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_imm O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1043$2252_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1042$2250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1041$2248_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1040$2246_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1039$2244_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1038$2242_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$0\instr_sh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\instr_sb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_lb_lh_lw_lbu_lhu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$techmap\soc.cpu.$0\instr_lbu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_lw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$0\instr_lh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\instr_lb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1026$2224_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1025$2222_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1024$2220_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1023$2218_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1022$2216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_ O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1021$2214_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6202_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_ I2=$abc$72873$new_n6204_ I3=$abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\instr_waitirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_ I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=$abc$72873$new_n6203_ O=$abc$72873$new_n6202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[3] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$72873$new_n6203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21598[2]_new_inv_ I2=$abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_ O=$abc$72873$new_n6204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$procmux$4444_Y I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_retirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5305_ I3=$abc$72873$new_n6202_ O=$abc$72873$techmap\soc.cpu.$procmux$4444_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_ddr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_dspi
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72873$new_n4853_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$11774 O=$abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:100$67_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_ I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_div.instr_rem O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\outsign[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_ I2=$abc$72873$new_n6212_ I3=$abc$72873$new_n6218_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[1]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[2]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[0]_new_inv_ I3=$abc$72873$new_n6213_ O=$abc$72873$new_n6212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6214_ I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$72873$new_n6213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$72873$new_n6214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op2[29] I2=soc.cpu.reg_op2[30] I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op2[23] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op2[26] I3=soc.cpu.reg_op2[27] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[5]_new_inv_ I1=$abc$72873$new_n6221_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[3]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[4]_new_inv_ O=$abc$72873$new_n6218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op2[14] I3=soc.cpu.reg_op2[15] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op2[19] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[7] O=$abc$72873$new_n6221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op2[9] I2=soc.cpu.reg_op2[10] I3=soc.cpu.reg_op2[11] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=resetn O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72873$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_remu I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.pcpi_div.instr_divu I3=soc.cpu.pcpi_div.instr_div O=$abc$72873$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_finish I3=resetn O=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[0]_new_inv_ I3=encoderR.encoderCount[0] O=$abc$72873$procmux$6799_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[0] I3=encoderL.encoderCount[0] O=$abc$72873$procmux$6797_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[1]_new_inv_ I3=encoderR.encoderCount[1] O=$abc$72873$procmux$6799_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[1] I3=encoderL.encoderCount[1] O=$abc$72873$procmux$6797_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[2]_new_inv_ I3=encoderR.encoderCount[2] O=$abc$72873$procmux$6799_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[2] I3=encoderL.encoderCount[2] O=$abc$72873$procmux$6797_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[3]_new_inv_ I3=encoderR.encoderCount[3] O=$abc$72873$procmux$6799_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[3] I3=encoderL.encoderCount[3] O=$abc$72873$procmux$6797_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[4]_new_inv_ I3=encoderR.encoderCount[4] O=$abc$72873$procmux$6799_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[4] I3=encoderL.encoderCount[4] O=$abc$72873$procmux$6797_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[5]_new_inv_ I3=encoderR.encoderCount[5] O=$abc$72873$procmux$6799_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[5] I3=encoderL.encoderCount[5] O=$abc$72873$procmux$6797_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[6]_new_inv_ I3=encoderR.encoderCount[6] O=$abc$72873$procmux$6799_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[6] I3=encoderL.encoderCount[6] O=$abc$72873$procmux$6797_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[7]_new_inv_ I3=encoderR.encoderCount[7] O=$abc$72873$procmux$6799_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[7] I3=encoderL.encoderCount[7] O=$abc$72873$procmux$6797_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[8]_new_inv_ I3=encoderR.encoderCount[8] O=$abc$72873$procmux$6799_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[8] I3=encoderL.encoderCount[8] O=$abc$72873$procmux$6797_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[9]_new_inv_ I3=encoderR.encoderCount[9] O=$abc$72873$procmux$6799_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[9] I3=encoderL.encoderCount[9] O=$abc$72873$procmux$6797_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[10]_new_inv_ I3=encoderR.encoderCount[10] O=$abc$72873$procmux$6799_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[10] I3=encoderL.encoderCount[10] O=$abc$72873$procmux$6797_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[11]_new_inv_ I3=encoderR.encoderCount[11] O=$abc$72873$procmux$6799_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[11] I3=encoderL.encoderCount[11] O=$abc$72873$procmux$6797_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[12]_new_inv_ I3=encoderR.encoderCount[12] O=$abc$72873$procmux$6799_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[12] I3=encoderL.encoderCount[12] O=$abc$72873$procmux$6797_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[13]_new_inv_ I3=encoderR.encoderCount[13] O=$abc$72873$procmux$6799_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[13] I3=encoderL.encoderCount[13] O=$abc$72873$procmux$6797_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[14]_new_inv_ I3=encoderR.encoderCount[14] O=$abc$72873$procmux$6799_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[14] I3=encoderL.encoderCount[14] O=$abc$72873$procmux$6797_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[15]_new_inv_ I3=encoderR.encoderCount[15] O=$abc$72873$procmux$6799_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[15] I3=encoderL.encoderCount[15] O=$abc$72873$procmux$6797_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[16]_new_inv_ I3=encoderR.encoderCount[16] O=$abc$72873$procmux$6799_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[16] I3=encoderL.encoderCount[16] O=$abc$72873$procmux$6797_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[17]_new_inv_ I3=encoderR.encoderCount[17] O=$abc$72873$procmux$6799_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[17] I3=encoderL.encoderCount[17] O=$abc$72873$procmux$6797_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[18]_new_inv_ I3=encoderR.encoderCount[18] O=$abc$72873$procmux$6799_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[18] I3=encoderL.encoderCount[18] O=$abc$72873$procmux$6797_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[19]_new_inv_ I3=encoderR.encoderCount[19] O=$abc$72873$procmux$6799_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[19] I3=encoderL.encoderCount[19] O=$abc$72873$procmux$6797_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[20]_new_inv_ I3=encoderR.encoderCount[20] O=$abc$72873$procmux$6799_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[20] I3=encoderL.encoderCount[20] O=$abc$72873$procmux$6797_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[21]_new_inv_ I3=encoderR.encoderCount[21] O=$abc$72873$procmux$6799_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[21] I3=encoderL.encoderCount[21] O=$abc$72873$procmux$6797_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[22]_new_inv_ I3=encoderR.encoderCount[22] O=$abc$72873$procmux$6799_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[22] I3=encoderL.encoderCount[22] O=$abc$72873$procmux$6797_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[23]_new_inv_ I3=encoderR.encoderCount[23] O=$abc$72873$procmux$6799_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[23] I3=encoderL.encoderCount[23] O=$abc$72873$procmux$6797_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[24]_new_inv_ I3=encoderR.encoderCount[24] O=$abc$72873$procmux$6799_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[24] I3=encoderL.encoderCount[24] O=$abc$72873$procmux$6797_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[25]_new_inv_ I3=encoderR.encoderCount[25] O=$abc$72873$procmux$6799_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[25] I3=encoderL.encoderCount[25] O=$abc$72873$procmux$6797_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[26]_new_inv_ I3=encoderR.encoderCount[26] O=$abc$72873$procmux$6799_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[26] I3=encoderL.encoderCount[26] O=$abc$72873$procmux$6797_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[27]_new_inv_ I3=encoderR.encoderCount[27] O=$abc$72873$procmux$6799_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[27] I3=encoderL.encoderCount[27] O=$abc$72873$procmux$6797_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[28]_new_inv_ I3=encoderR.encoderCount[28] O=$abc$72873$procmux$6799_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[28] I3=encoderL.encoderCount[28] O=$abc$72873$procmux$6797_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[29]_new_inv_ I3=encoderR.encoderCount[29] O=$abc$72873$procmux$6799_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[29] I3=encoderL.encoderCount[29] O=$abc$72873$procmux$6797_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[30]_new_inv_ I3=encoderR.encoderCount[30] O=$abc$72873$procmux$6799_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[30] I3=encoderL.encoderCount[30] O=$abc$72873$procmux$6797_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71335 I2=$abc$72873$procmux$6797_Y[31]_new_inv_ I3=encoderR.encoderCount[31] O=$abc$72873$procmux$6799_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$71333 I2=clock.counterO[31] I3=encoderL.encoderCount[31] O=$abc$72873$procmux$6797_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n5732_ I1=$abc$72873$new_n6293_ I2=$abc$72873$new_n6292_ I3=$abc$72873$new_n5739_ O=$abc$72873$procmux$6820_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[11] I2=$abc$72873$new_n5734_ I3=$abc$72873$new_n5755_ O=$abc$72873$new_n6292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001111001111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5761_ I2=$abc$72873$new_n4774_ I3=$abc$72873$new_n4785_ O=$abc$72873$new_n6293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7492[31] I2=pwmIF.pwm_counter I3=$abc$72873$new_n6295_ O=$abc$72873$techmap\pwmIF.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7481[31] I1=pwmIF.state I2=$abc$72873$new_n6296_ I3=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7507_new_inv_ O=$abc$72873$new_n6295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n6299_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14832[4]_new_ I2=$abc$72873$new_n6297_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14846[0]_new_ O=$abc$72873$new_n6296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIF[1] I1=pwm_connectorIF[0] I2=$abc$72873$new_n6298_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[10]_new_ O=$abc$72873$new_n6297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIF[5] I1=pwm_connectorIF[4] I2=pwm_connectorIF[3] I3=pwm_connectorIF[2] O=$abc$72873$new_n6298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIF[7] I1=pwm_connectorIF[6] I2=pwm_connectorIF[9] I3=pwm_connectorIF[8] O=$abc$72873$new_n6299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.count_temp[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.counterI[0] I3=pwmIF.counterI[6] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.count_temp[8] I3=$abc$72873$techmap\pwmIF.$2\state[0:0]_new_inv_ O=$abc$72873$techmap\pwmIF.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7521[31] I2=pwmIB.pwm_counter I3=$abc$72873$new_n6319_ O=$abc$72873$techmap\pwmIB.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7510[31] I1=pwmIB.state I2=$abc$72873$new_n6320_ I3=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7536_new_inv_ O=$abc$72873$new_n6319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n6324_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14428[4]_new_ I2=$abc$72873$new_n6321_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14442[0]_new_ O=$abc$72873$new_n6320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6323_ I3=$abc$72873$new_n6322_ O=$abc$72873$new_n6321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=pwm_connectorIB[5] I1=pwm_connectorIB[4] I2=pwm_connectorIB[3] I3=pwm_connectorIB[2] O=$abc$72873$new_n6322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIB[1] I1=pwm_connectorIB[0] I2=pwm_connectorIB[11] I3=pwm_connectorIB[10] O=$abc$72873$new_n6323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=pwm_connectorIB[7] I1=pwm_connectorIB[6] I2=pwm_connectorIB[9] I3=pwm_connectorIB[8] O=$abc$72873$new_n6324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.count_temp[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.counterI[0] I3=pwmIB.counterI[6] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.count_temp[8] I3=$abc$72873$techmap\pwmIB.$2\state[0:0]_new_inv_ O=$abc$72873$techmap\pwmIB.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7550[31] I2=pwmDF.pwm_counter I3=$abc$72873$new_n6344_ O=$abc$72873$techmap\pwmDF.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7539[31] I1=pwmDF.state I2=$abc$72873$new_n6345_ I3=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7565_new_inv_ O=$abc$72873$new_n6344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n6349_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26241[4]_new_ I2=$abc$72873$new_n6346_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26255[0]_new_ O=$abc$72873$new_n6345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6348_ I3=$abc$72873$new_n6347_ O=$abc$72873$new_n6346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=pwm_connectorDF[5] I1=pwm_connectorDF[4] I2=pwm_connectorDF[3] I3=pwm_connectorDF[2] O=$abc$72873$new_n6347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDF[1] I1=pwm_connectorDF[0] I2=pwm_connectorDF[11] I3=pwm_connectorDF[10] O=$abc$72873$new_n6348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=pwm_connectorDF[7] I1=pwm_connectorDF[6] I2=pwm_connectorDF[9] I3=pwm_connectorDF[8] O=$abc$72873$new_n6349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.count_temp[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.counterI[0] I3=pwmDF.counterI[6] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.count_temp[8] I3=$abc$72873$techmap\pwmDF.$2\state[0:0]_new_inv_ O=$abc$72873$techmap\pwmDF.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7579[31] I2=pwmDB.pwm_counter I3=$abc$72873$new_n6369_ O=$abc$72873$techmap\pwmDB.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7568[31] I1=pwmDB.state I2=$abc$72873$new_n6370_ I3=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7594_new_inv_ O=$abc$72873$new_n6369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n6373_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13878[4]_new_ I2=$abc$72873$new_n6371_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13892[0]_new_ O=$abc$72873$new_n6370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[1] I1=pwm_connectorDB[0] I2=$abc$72873$new_n6372_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[10]_new_ O=$abc$72873$new_n6371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[5] I1=pwm_connectorDB[4] I2=pwm_connectorDB[3] I3=pwm_connectorDB[2] O=$abc$72873$new_n6372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[7] I1=pwm_connectorDB[6] I2=pwm_connectorDB[9] I3=pwm_connectorDB[8] O=$abc$72873$new_n6373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.count_temp[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.counterI[0] I3=pwmDB.counterI[6] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.count_temp[8] I3=$abc$72873$techmap\pwmDB.$2\state[0:0]_new_inv_ O=$abc$72873$techmap\pwmDB.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=encoderL.encoderCounter[1] I1=encoderL.encoderCount[0] I2=writeEncoderI I3=encoderDataI[0] O=$abc$72873$techmap\encoderL.$procmux$2683_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011000100110
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[1]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[1]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[1] I3=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[1] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[1] I3=encoderDataI[1] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[2]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[2]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[2] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[2] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[2] I3=encoderDataI[2] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[3]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[3]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[3] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[3] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[3] I3=encoderDataI[3] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[4]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[4]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[4] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[4] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[4] I3=encoderDataI[4] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[5]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[5]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[5] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[5] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[5] I3=encoderDataI[5] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[6]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[6]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[6] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[6] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[6] I3=encoderDataI[6] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[7]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[7]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[7] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[7] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[7] I3=encoderDataI[7] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[8]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[8]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[8] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[8] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[8] I3=encoderDataI[8] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[9]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[9]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[9] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[9] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[9] I3=encoderDataI[9] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[10]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[10]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[10] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[10] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[10] I3=encoderDataI[10] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[11]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[11]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[11] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[11] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[11] I3=encoderDataI[11] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[12]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[12]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[12] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[12] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[12] I3=encoderDataI[12] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[13]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[13]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[13] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[13] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[13] I3=encoderDataI[13] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[14]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[14]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[14] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[14] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[14] I3=encoderDataI[14] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[15]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[15]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[15] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[15] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[15] I3=encoderDataI[15] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[16]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[16]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[16] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[16] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[16] I3=encoderDataI[16] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[17]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[17]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[17] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[17] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[17] I3=encoderDataI[17] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[18]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[18]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[18] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[18] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[18] I3=encoderDataI[18] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[19]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[19]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[19] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[19] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[19] I3=encoderDataI[19] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[20]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[20]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[20] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[20] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[20] I3=encoderDataI[20] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[21]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[21]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[21] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[21] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[21] I3=encoderDataI[21] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[22]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[22]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[22] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[22] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[22] I3=encoderDataI[22] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[23]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[23]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[23] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[23] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[23] I3=encoderDataI[23] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[24]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[24]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[24] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[24] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[24] I3=encoderDataI[24] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[25]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[25]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[25] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[25] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[25] I3=encoderDataI[25] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[26]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[26]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[26] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[26] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[26] I3=encoderDataI[26] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[27]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[27]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[27] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[27] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[27] I3=encoderDataI[27] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[28]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[28]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[28] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[28] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[28] I3=encoderDataI[28] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[29]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[29]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[29] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[29] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[29] I3=encoderDataI[29] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[30]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[30]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[30] I3=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[30] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[30] I3=encoderDataI[30] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72873$techmap\encoderL.$procmux$2678_Y[31]_new_inv_ I3=$abc$72873$techmap\encoderL.$procmux$2675_Y[31]_new_inv_ O=$abc$72873$techmap\encoderL.$procmux$2683_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[31] I3=encoderDataI[31] O=$abc$72873$techmap\encoderL.$procmux$2675_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=pinEncoderIF I3=encoderL.encoderCounter[0] O=$abc$72873$techmap\encoderL.$procmux$2670_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$wreduce.cc:454:run$7224[2] I2=$abc$72873$new_n5853_ I3=encoderL.encoderCounter[1] O=$abc$72873$techmap\encoderL.$procmux$2670_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=encoderR.encoderCounter[1] I1=encoderR.encoderCount[0] I2=writeEncoderD I3=encoderDataD[0] O=$abc$72873$techmap\encoderR.$procmux$2683_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011000100110
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[1]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[1]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[1] I3=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[1] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[1] I3=encoderDataD[1] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[2]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[2]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[2] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[2] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[2] I3=encoderDataD[2] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[3]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[3]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[3] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[3] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[3] I3=encoderDataD[3] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[4]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[4]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[4] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[4] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[4] I3=encoderDataD[4] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[5]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[5]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[5] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[5] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[5] I3=encoderDataD[5] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[6]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[6]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[6] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[6] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[6] I3=encoderDataD[6] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[7]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[7]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[7] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[7] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[7] I3=encoderDataD[7] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[8]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[8]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[8] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[8] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[8] I3=encoderDataD[8] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[9]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[9]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[9] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[9] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[9] I3=encoderDataD[9] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[10]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[10]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[10] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[10] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[10] I3=encoderDataD[10] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[11]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[11]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[11] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[11] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[11] I3=encoderDataD[11] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[12]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[12]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[12] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[12] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[12] I3=encoderDataD[12] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[13]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[13]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[13] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[13] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[13] I3=encoderDataD[13] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[14]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[14]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[14] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[14] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[14] I3=encoderDataD[14] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[15]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[15]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[15] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[15] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[15] I3=encoderDataD[15] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[16]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[16]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[16] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[16] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[16] I3=encoderDataD[16] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[17]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[17]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[17] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[17] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[17] I3=encoderDataD[17] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[18]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[18]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[18] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[18] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[18] I3=encoderDataD[18] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[19]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[19]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[19] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[19] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[19] I3=encoderDataD[19] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[20]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[20]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[20] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[20] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[20] I3=encoderDataD[20] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[21]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[21]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[21] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[21] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[21] I3=encoderDataD[21] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[22]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[22]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[22] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[22] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[22] I3=encoderDataD[22] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[23]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[23]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[23] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[23] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[23] I3=encoderDataD[23] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[24]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[24]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[24] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[24] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[24] I3=encoderDataD[24] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[25]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[25]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[25] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[25] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[25] I3=encoderDataD[25] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[26]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[26]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[26] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[26] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[26] I3=encoderDataD[26] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[27]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[27]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[27] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[27] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[27] I3=encoderDataD[27] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[28]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[28]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[28] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[28] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[28] I3=encoderDataD[28] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[29]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[29]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[29] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[29] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[29] I3=encoderDataD[29] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[30]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[30]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[30] I3=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[30] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[30] I3=encoderDataD[30] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72873$techmap\encoderR.$procmux$2678_Y[31]_new_inv_ I3=$abc$72873$techmap\encoderR.$procmux$2675_Y[31]_new_inv_ O=$abc$72873$techmap\encoderR.$procmux$2683_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[31] I3=encoderDataD[31] O=$abc$72873$techmap\encoderR.$procmux$2675_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=pinEncoderDF I3=encoderR.encoderCounter[0] O=$abc$72873$techmap\encoderR.$procmux$2670_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$wreduce.cc:454:run$7225[2] I2=$abc$72873$new_n5857_ I3=encoderR.encoderCounter[1] O=$abc$72873$techmap\encoderR.$procmux$2670_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72873$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_ I1=$abc$72873$new_n6593_ I2=$abc$72873$new_n6596_ I3=$abc$72873$new_n6603_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6600_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6595_ I3=$abc$72873$new_n6597_ O=$abc$72873$new_n6594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6596_ I3=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 O=$abc$72873$new_n6595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=$abc$72873$new_n6596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7158_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ O=$abc$72873$new_n6597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ I2=$abc$72873$new_n6599_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ O=$abc$72873$new_n6598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72873$new_n5273_ O=$abc$72873$new_n6599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6596_ I3=$abc$72873$new_n6601_ O=$abc$72873$new_n6600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I1=$abc$72873$new_n6602_ I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ O=$abc$72873$new_n6601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$new_n6602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$new_n6610_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n6604_ I3=$abc$72873$new_n6605_ O=$abc$72873$new_n6603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[2] I2=$abc$72873$new_n5339_ I3=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ O=$abc$72873$new_n6604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$new_n6606_ I3=$abc$72873$new_n6607_ O=$abc$72873$new_n6605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_ I3=$abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_ O=$abc$72873$new_n6606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ I3=$abc$72873$new_n6608_ O=$abc$72873$new_n6607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_ O=$abc$72873$new_n6608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I3=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$new_n6611_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ O=$abc$72873$new_n6610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26352[0]_new_ O=$abc$72873$new_n6611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ I3=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_q[25] O=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$new_n6615_ I1=$abc$72873$new_n6618_ I2=$abc$72873$new_n6617_ I3=$abc$72873$new_n6623_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_ I1=$abc$72873$new_n6595_ I2=$abc$72873$new_n6598_ I3=$abc$72873$new_n6601_ O=$abc$72873$new_n6615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_ I3=soc.cpu.mem_rdata_q[26] O=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$new_n6605_ I1=soc.cpu.mem_rdata_latched[5] I2=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ I3=$abc$72873$new_n5339_ O=$abc$72873$new_n6617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72873$new_n6596_ I1=$abc$72873$new_n6619_ I2=soc.cpu.mem_rdata_latched[5] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ O=$abc$72873$new_n6618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72873$new_n6620_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I2=$abc$72873$new_n6622_ I3=$abc$72873$new_n5336_ O=$abc$72873$new_n6619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$72873$new_n6621_ I2=$abc$72873$new_n6597_ I3=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_ O=$abc$72873$new_n6620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ O=$abc$72873$new_n6621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ O=$abc$72873$new_n6622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I3=$abc$72873$new_n6596_ O=$abc$72873$new_n6623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_ I1=$abc$72873$new_n6593_ I2=$abc$72873$new_n6596_ I3=$abc$72873$new_n6625_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6627_ I3=$abc$72873$new_n6626_ O=$abc$72873$new_n6625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I1=$abc$72873$new_n6605_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ O=$abc$72873$new_n6626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$72873$new_n6628_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ I2=$abc$72873$new_n6622_ I3=$abc$72873$new_n5336_ O=$abc$72873$new_n6627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$72873$new_n6621_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I3=$abc$72873$new_n5339_ O=$abc$72873$new_n6628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_q[27] O=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6631_ I2=$abc$72873$new_n6596_ I3=$abc$72873$new_n6634_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_ I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6632_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ O=$abc$72873$new_n6632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=soc.cpu.mem_rdata_q[28] O=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6635_ I2=$abc$72873$new_n6622_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ O=$abc$72873$new_n6634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n6636_ I3=$abc$72873$new_n6638_ O=$abc$72873$new_n6635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$72873$new_n5339_ I2=$abc$72873$new_n6602_ I3=$abc$72873$new_n6637_ O=$abc$72873$new_n6636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$new_n6637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ I2=$abc$72873$new_n6606_ I3=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ O=$abc$72873$new_n6638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$72873$new_n6645_ I1=$abc$72873$new_n6644_ I2=$abc$72873$new_n6643_ I3=$abc$72873$new_n6640_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_ I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6632_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=soc.cpu.mem_rdata_q[29] O=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5312_ I3=$abc$72873$new_n5311_ O=$abc$72873$soc.cpu.mem_rdata_latched[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$new_n6602_ I1=$abc$72873$new_n6623_ I2=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$new_n6643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$72873$new_n6623_ I2=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ I3=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72873$new_n6644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6596_ I2=$abc$72873$new_n6622_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$new_n6645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_ I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6632_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=soc.cpu.mem_rdata_q[30] O=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5314_ I3=$abc$72873$new_n5313_ O=$abc$72873$soc.cpu.mem_rdata_latched[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I3=$abc$72873$new_n6596_ O=$abc$72873$new_n6651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14716[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6659_ I2=$abc$72873$techmap\soc.cpu.$procmux$5458_Y[0]_new_inv_ I3=$abc$72873$new_n6656_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6595_ I3=$abc$72873$new_n6657_ O=$abc$72873$new_n6656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6658_ I3=$abc$72873$new_n6596_ O=$abc$72873$new_n6657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I1=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_ O=$abc$72873$new_n6658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[3] I2=$abc$72873$new_n6660_ I3=$abc$72873$new_n6596_ O=$abc$72873$new_n6659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ O=$abc$72873$new_n6660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$72873$techmap\soc.cpu.$procmux$5458_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_ I1=$abc$72873$new_n6656_ I2=$abc$72873$new_n6596_ I3=$abc$72873$new_n6663_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$72873$new_n6664_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$new_n6663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$72873$new_n5336_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ I2=$abc$72873$new_n6660_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72873$new_n6664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$72873$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$new_n6667_ I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.mem_xfer I3=$abc$72873$new_n6656_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$72873$new_n6668_ I1=soc.cpu.mem_xfer I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I3=$abc$72873$new_n6595_ O=$abc$72873$new_n6667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6596_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I3=$abc$72873$new_n6669_ O=$abc$72873$new_n6668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$new_n6660_ I1=$abc$72873$new_n5196_ I2=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I3=soc.cpu.mem_xfer O=$abc$72873$new_n6669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6682_ I2=$abc$72873$new_n9461_ I3=$abc$72873$new_n6675_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_ I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6632_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_latched[12] I3=soc.cpu.mem_rdata_q[12] O=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n6623_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72873$new_n6683_ O=$abc$72873$new_n6682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$72873$new_n6683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$new_n9464_ I1=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_ I2=$abc$72873$new_n6688_ I3=$abc$72873$new_n6598_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$abc$72873$new_n6689_ I1=$abc$72873$new_n6595_ I2=$abc$72873$new_n6602_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ O=$abc$72873$new_n6688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6632_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ O=$abc$72873$new_n6689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I3=soc.cpu.mem_rdata_q[13] O=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6692_ I2=$abc$72873$new_n6623_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27455[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_ I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6632_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$72873$new_n6606_ I2=$abc$72873$techmap\soc.cpu.$procmux$5441_Y[2]_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27455[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14716[0]_new_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_ I3=$abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$5441_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6697_ I2=soc.cpu.mem_rdata_latched[5] I3=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6606_ I3=$abc$72873$new_n6623_ O=$abc$72873$new_n6697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6697_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_ I3=soc.cpu.mem_rdata_q[16] O=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6702_ I2=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_ I3=$abc$72873$new_n6697_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n6596_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_ O=$abc$72873$new_n6702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72873$new_n6606_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_ I3=soc.cpu.mem_rdata_q[17] O=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6702_ I2=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_ I3=$abc$72873$new_n6697_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_ I3=soc.cpu.mem_rdata_q[18] O=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6702_ I2=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_ I3=$abc$72873$new_n6697_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_ I3=soc.cpu.mem_rdata_q[19] O=$abc$72873$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6717_ I2=$abc$72873$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_ I3=$abc$72873$new_n6710_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$abc$72873$new_n9466_ I1=$abc$72873$new_n6595_ I2=$abc$72873$new_n6715_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ O=$abc$72873$new_n6710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5294_ I3=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$new_n6715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_ O=$abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6623_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$72873$new_n6607_ O=$abc$72873$new_n6717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$72873$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6721_ I3=$abc$72873$new_n6720_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$new_n6710_ I2=$abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72873$new_n6720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$72873$new_n6623_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$72873$new_n6607_ O=$abc$72873$new_n6721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6723_ I2=$abc$72873$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_ I3=$abc$72873$new_n6710_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6702_ I2=$abc$72873$new_n6724_ I3=$abc$72873$new_n6596_ O=$abc$72873$new_n6723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$72873$new_n6725_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$new_n6724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6621_ I2=$abc$72873$new_n6607_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ O=$abc$72873$new_n6725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$72873$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$new_n6702_ I1=$abc$72873$new_n6728_ I2=$abc$72873$new_n6729_ I3=$abc$72873$new_n6596_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$new_n6710_ I2=$abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$72873$new_n6728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$72873$new_n6730_ I1=soc.cpu.mem_rdata_latched[5] I2=$abc$72873$new_n6725_ I3=$abc$72873$new_n6622_ O=$abc$72873$new_n6729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$new_n6730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6702_ I2=$abc$72873$new_n6733_ I3=$abc$72873$new_n6732_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72873$new_n6710_ I2=$abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$72873$new_n6732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$72873$new_n6596_ I1=$abc$72873$new_n6734_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$new_n6733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$72873$new_n6725_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I3=$abc$72873$new_n5339_ O=$abc$72873$new_n6734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6736_ I2=$abc$72873$techmap\soc.cpu.$procmux$5343_Y_new_inv_ I3=$abc$72873$new_n6656_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$new_n6660_ I3=$abc$72873$new_n6596_ O=$abc$72873$new_n6736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I3=soc.cpu.mem_rdata_q[7] O=$abc$72873$techmap\soc.cpu.$procmux$5343_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6741_ I2=$abc$72873$new_n6644_ I3=$abc$72873$new_n6739_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$5301_Y_new_inv_ I1=$abc$72873$new_n6594_ I2=$abc$72873$new_n6600_ I3=$abc$72873$new_n6598_ O=$abc$72873$new_n6739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_q[31] O=$abc$72873$techmap\soc.cpu.$procmux$5301_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$new_n6608_ I3=$abc$72873$new_n6623_ O=$abc$72873$new_n6741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5439_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[0]_new_ I2=soc.cpu.mem_wstrb[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_write_new_ I3=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110001001100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n5439_ I3=$abc$72873$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$soc.cpu.mem_la_write_new_ I1=$abc$72873$soc.cpu.mem_la_wstrb[1]_new_inv_ I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_la_read O=$abc$72873$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72873$soc.cpu.mem_la_wstrb[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000001100010
.gate SB_LUT4 I0=$abc$72873$new_n5439_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_ I2=soc.cpu.mem_wstrb[2] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_write_new_ I3=$abc$72873$soc.cpu.mem_la_wstrb[2]_new_inv_ O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72873$soc.cpu.mem_la_wstrb[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011000000110
.gate SB_LUT4 I0=$abc$72873$new_n5439_ I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_ I2=soc.cpu.mem_wstrb[3] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_write_new_ I3=$abc$72873$soc.cpu.mem_la_wstrb[3]_new_inv_ O=$abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72873$soc.cpu.mem_la_wstrb[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011000100110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$5207_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:848$2140_Y_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n6606_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72873$techmap\soc.cpu.$0\instr_lui[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=soc.cpu.mem_rdata_latched[4] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:848$2140_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72873$new_n6632_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_ I2=$abc$72873$new_n6120_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72873$techmap\soc.cpu.$0\instr_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21531[2]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[4] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21531[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n6761_ I1=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\instr_jalr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5294_ I2=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_ O=$abc$72873$new_n6761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$new_n6769_ I1=$abc$72873$new_n6763_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4729.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ O=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$new_n6765_ I3=$abc$72873$new_n6764_ O=$abc$72873$new_n6763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I1=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ I2=$abc$72873$new_n5343_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72873$new_n6764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_ O=$abc$72873$new_n6765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ I1=$abc$72873$new_n6767_ I2=$abc$72873$new_n6768_ I3=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4729.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001010111010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I2=$abc$72873$new_n5273_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72873$new_n6767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ O=$abc$72873$new_n6768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I1=$abc$72873$new_n6632_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$72873$new_n6769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ I1=$abc$72873$new_n6771_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6772_ I3=$abc$72873$new_n6765_ O=$abc$72873$new_n6771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6773_ I3=$abc$72873$new_n6764_ O=$abc$72873$new_n6772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I1=$abc$72873$new_n6621_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_ O=$abc$72873$new_n6773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ I1=$abc$72873$new_n6771_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I1=$abc$72873$new_n6765_ I2=$abc$72873$new_n6772_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=$abc$72873$new_n6772_ O=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 I2=$abc$72873$new_n6785_ I3=soc.cpu.instr_slt O=$abc$72873$techmap\soc.cpu.$procmux$4675_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_sltu I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72873$new_n6785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6787_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4661.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_ O=$abc$72873$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I1=$abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_ O=$abc$72873$new_n6787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5196_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21531[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$techmap\soc.cpu.$0\is_sb_sh_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_ I3=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6660_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4632_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6796_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16419_Y_new_ O=$abc$72873$techmap\soc.cpu.$0\is_alu_reg_imm[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n6793_ I3=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16419_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72873$new_n6794_ I1=$abc$72873$new_n5339_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_ I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72873$new_n6793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6608_ I3=$abc$72873$new_n5221_ O=$abc$72873$new_n6794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$new_n6622_ I1=$abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I2=$abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_ I1=$abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72873$new_n6796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_ I1=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:859$2158_Y_new_ I2=$abc$72873$new_n5128_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\is_alu_reg_reg[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=soc.cpu.mem_rdata_latched[4] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:859$2158_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 I2=$abc$72873$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.instr_ecall_ebreak I1=soc.cpu.pcpi_timeout I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$72873$techmap\soc.cpu.$procmux$4342_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_next_pc[0] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_branch I2=soc.cpu.latched_store I3=soc.cpu.irq_state[0] O=$abc$72873$new_n6813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n6813_ I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[0]_new_inv_ I3=soc.cpu.reg_next_pc[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111010001100
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[1] I3=soc.cpu.reg_out[1] O=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6818_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13230[1]_new_inv_ I3=$abc$72873$new_n6820_ O=$abc$72873$new_n6819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$3298_Y_new_ I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq O=$abc$72873$new_n6820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_ I1=$abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_ I3=soc.cpu.instr_waitirq O=$abc$72873$new_n6821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6823_ I2=soc.cpu.reg_next_pc[2] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$72873$new_n6823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6825_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6827_ I2=soc.cpu.reg_next_pc[3] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$72873$new_n6827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6829_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[3]_new_inv_ I3=soc.cpu.reg_next_pc[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[4] I3=soc.cpu.reg_out[4] O=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6833_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6835_ I2=soc.cpu.reg_next_pc[5] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$72873$new_n6835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6837_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6839_ I2=soc.cpu.reg_next_pc[6] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$72873$new_n6839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6841_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6843_ I2=soc.cpu.reg_next_pc[7] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$72873$new_n6843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6845_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6847_ I2=soc.cpu.reg_next_pc[8] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$72873$new_n6847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6849_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8] I3=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8] I1=$abc$72873$new_n6821_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6851_ I2=soc.cpu.reg_next_pc[9] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$72873$new_n6851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6853_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9] I3=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9] I1=$abc$72873$new_n6821_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6855_ I2=soc.cpu.reg_next_pc[10] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$72873$new_n6855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6857_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6859_ I2=soc.cpu.reg_next_pc[11] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$72873$new_n6859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6861_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6863_ I2=soc.cpu.reg_next_pc[12] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$72873$new_n6863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6865_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6867_ I2=soc.cpu.reg_next_pc[13] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$72873$new_n6867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6869_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13] I3=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13] I1=$abc$72873$new_n6821_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6871_ I2=soc.cpu.reg_next_pc[14] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$72873$new_n6871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6873_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6875_ I2=soc.cpu.reg_next_pc[15] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$72873$new_n6875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6877_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[15]_new_inv_ I3=soc.cpu.reg_next_pc[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[16] I3=soc.cpu.reg_out[16] O=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6881_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6883_ I2=soc.cpu.reg_next_pc[17] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$72873$new_n6883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6885_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[17]_new_inv_ I3=soc.cpu.reg_next_pc[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[18] I3=soc.cpu.reg_out[18] O=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6889_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6891_ I2=soc.cpu.reg_next_pc[19] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$72873$new_n6891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6893_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6895_ I2=soc.cpu.reg_next_pc[20] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$72873$new_n6895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6897_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6899_ I2=soc.cpu.reg_next_pc[21] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$72873$new_n6899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6901_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6903_ I2=soc.cpu.reg_next_pc[22] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$72873$new_n6903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6905_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6907_ I2=soc.cpu.reg_next_pc[23] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$72873$new_n6907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6909_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6911_ I2=soc.cpu.reg_next_pc[24] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$72873$new_n6911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6913_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24] I3=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24] I1=$abc$72873$new_n6821_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6915_ I2=soc.cpu.reg_next_pc[25] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$72873$new_n6915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6917_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6919_ I2=soc.cpu.reg_next_pc[26] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$72873$new_n6919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6921_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6923_ I2=soc.cpu.reg_next_pc[27] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$72873$new_n6923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6925_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6927_ I2=soc.cpu.reg_next_pc[28] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$72873$new_n6927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6929_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6931_ I2=soc.cpu.reg_next_pc[29] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$72873$new_n6931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6933_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6935_ I2=soc.cpu.reg_next_pc[30] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$72873$new_n6935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6937_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30] I3=$abc$72873$new_n6821_ O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6939_ I2=soc.cpu.reg_next_pc[31] I3=$abc$72873$new_n6813_ O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$72873$new_n6939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31] I1=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30] I3=$abc$72873$new_n6819_ O=$abc$72873$new_n6941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.timer[0] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$20360[0]_new_inv_ I2=$abc$72873$new_n6946_ I3=$abc$72873$new_n6944_ O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[5]_new_inv_ I2=soc.cpu.timer[19] I3=soc.cpu.timer[16] O=$abc$72873$new_n6944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.timer[22] I2=soc.cpu.timer[21] I3=soc.cpu.timer[20] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$new_n6948_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[7]_new_inv_ I2=soc.cpu.timer[27] I3=soc.cpu.timer[24] O=$abc$72873$new_n6946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.timer[30] I2=soc.cpu.timer[29] I3=soc.cpu.timer[28] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[26] I1=soc.cpu.timer[25] I2=soc.cpu.timer[18] I3=soc.cpu.timer[17] O=$abc$72873$new_n6948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[2]_new_inv_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[3]_new_inv_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[1]_new_inv_ O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20360[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.timer[6] I2=soc.cpu.timer[5] I3=soc.cpu.timer[4] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.timer[2] I2=soc.cpu.timer[1] I3=soc.cpu.timer[0] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.timer[14] I2=soc.cpu.timer[13] I3=soc.cpu.timer[12] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[11] I1=soc.cpu.timer[10] I2=soc.cpu.timer[9] I3=soc.cpu.timer[8] O=$abc$72873$auto$simplemap.cc:168:logic_reduce$20346[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_timer O=$abc$72873$new_n6954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[1] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[2] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[3] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[4] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[5] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[6] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[7] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[8] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[9] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[10] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[11] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[12] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[13] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[14] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[15] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[16] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[17] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[18] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[19] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[20] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[21] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[22] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[23] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[24] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[25] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[26] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[27] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[28] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[29] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[30] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72873$new_n6954_ I1=soc.cpu.cpuregs_rs1[31] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_ O=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6995_ I3=$abc$72873$techmap\soc.cpu.$procmux$3316_Y O=$abc$72873$techmap\soc.cpu.$0\decoder_trigger[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I1=$abc$72873$new_n5644_ I2=soc.cpu.cpu_state[4] I3=soc.cpu.cpu_state[5] O=$abc$72873$new_n6995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6820_ I3=$abc$72873$new_n4958_ O=$abc$72873$techmap\soc.cpu.$procmux$3305_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5897_ I1=soc.cpu.irq_mask[0] I2=$abc$72873$new_n6998_ I3=soc.cpu.irq_pending[0] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$abc$72873$new_n7008_ I1=$abc$72873$new_n7007_ I2=$abc$72873$new_n7004_ I3=$abc$72873$new_n6999_ O=$abc$72873$new_n6998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n7003_ I1=$abc$72873$new_n7002_ I2=$abc$72873$new_n7001_ I3=$abc$72873$new_n7000_ O=$abc$72873$new_n6999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21] O=$abc$72873$new_n7000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17] O=$abc$72873$new_n7001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29] O=$abc$72873$new_n7002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25] O=$abc$72873$new_n7003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7006_ I3=$abc$72873$new_n7005_ O=$abc$72873$new_n7004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5] O=$abc$72873$new_n7005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1] O=$abc$72873$new_n7006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13] O=$abc$72873$new_n7007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12] I1=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11] I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10] I3=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9] O=$abc$72873$new_n7008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5013_ I2=$abc$72873$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_ I3=$abc$72873$new_n5012_ O=$abc$72873$techmap\soc.cpu.$0\irq_pending[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=resetn I1=soc.cpu.irq_pending[2] I2=$abc$72873$new_n5897_ I3=soc.cpu.irq_mask[2] O=$abc$72873$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_state[1] O=$abc$72873$techmap\soc.cpu.$procmux$3748_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[2] I3=soc.cpu.reg_next_pc[2] O=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[3] I3=soc.cpu.reg_next_pc[3] O=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[4] I3=soc.cpu.reg_next_pc[4] O=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[5] I3=soc.cpu.reg_next_pc[5] O=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[6] I3=soc.cpu.reg_next_pc[6] O=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[7] I3=soc.cpu.reg_next_pc[7] O=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[8] I3=soc.cpu.reg_next_pc[8] O=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[9] I3=soc.cpu.reg_next_pc[9] O=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[10] I3=soc.cpu.reg_next_pc[10] O=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[11] I3=soc.cpu.reg_next_pc[11] O=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[12] I3=soc.cpu.reg_next_pc[12] O=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[13] I3=soc.cpu.reg_next_pc[13] O=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[14] I3=soc.cpu.reg_next_pc[14] O=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[15] I3=soc.cpu.reg_next_pc[15] O=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[16] I3=soc.cpu.reg_next_pc[16] O=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[17] I3=soc.cpu.reg_next_pc[17] O=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[18] I3=soc.cpu.reg_next_pc[18] O=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[19] I3=soc.cpu.reg_next_pc[19] O=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[20] I3=soc.cpu.reg_next_pc[20] O=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[21] I3=soc.cpu.reg_next_pc[21] O=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[22] I3=soc.cpu.reg_next_pc[22] O=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[23] I3=soc.cpu.reg_next_pc[23] O=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[24] I3=soc.cpu.reg_next_pc[24] O=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[25] I3=soc.cpu.reg_next_pc[25] O=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[26] I3=soc.cpu.reg_next_pc[26] O=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[27] I3=soc.cpu.reg_next_pc[27] O=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[28] I3=soc.cpu.reg_next_pc[28] O=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[29] I3=soc.cpu.reg_next_pc[29] O=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[30] I3=soc.cpu.reg_next_pc[30] O=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0] I3=soc.cpu.reg_op1[2] O=soc.cpu.mem_la_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1] I3=soc.cpu.reg_op1[3] O=soc.cpu.mem_la_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2] I3=soc.cpu.reg_op1[4] O=soc.cpu.mem_la_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3] I3=soc.cpu.reg_op1[5] O=soc.cpu.mem_la_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4] I3=soc.cpu.reg_op1[6] O=soc.cpu.mem_la_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5] I3=soc.cpu.reg_op1[7] O=soc.cpu.mem_la_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6] I3=soc.cpu.reg_op1[8] O=soc.cpu.mem_la_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7] I3=soc.cpu.reg_op1[9] O=soc.cpu.mem_la_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8] I3=soc.cpu.reg_op1[10] O=soc.cpu.mem_la_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9] I3=soc.cpu.reg_op1[11] O=soc.cpu.mem_la_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10] I3=soc.cpu.reg_op1[12] O=soc.cpu.mem_la_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11] I3=soc.cpu.reg_op1[13] O=soc.cpu.mem_la_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12] I3=soc.cpu.reg_op1[14] O=soc.cpu.mem_la_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13] I3=soc.cpu.reg_op1[15] O=soc.cpu.mem_la_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14] I3=soc.cpu.reg_op1[16] O=soc.cpu.mem_la_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15] I3=soc.cpu.reg_op1[17] O=soc.cpu.mem_la_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16] I3=soc.cpu.reg_op1[18] O=soc.cpu.mem_la_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17] I3=soc.cpu.reg_op1[19] O=soc.cpu.mem_la_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18] I3=soc.cpu.reg_op1[20] O=soc.cpu.mem_la_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19] I3=soc.cpu.reg_op1[21] O=soc.cpu.mem_la_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20] I3=soc.cpu.reg_op1[22] O=soc.cpu.mem_la_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21] I3=soc.cpu.reg_op1[23] O=soc.cpu.mem_la_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22] I3=soc.cpu.reg_op1[24] O=soc.cpu.mem_la_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23] I3=soc.cpu.reg_op1[25] O=soc.cpu.mem_la_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24] I3=soc.cpu.reg_op1[26] O=soc.cpu.mem_la_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25] I3=soc.cpu.reg_op1[27] O=soc.cpu.mem_la_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26] I3=soc.cpu.reg_op1[28] O=soc.cpu.mem_la_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27] I3=soc.cpu.reg_op1[29] O=soc.cpu.mem_la_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28] I3=soc.cpu.reg_op1[30] O=soc.cpu.mem_la_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[29] I3=soc.cpu.reg_op1[31] O=soc.cpu.mem_la_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=$abc$72873$new_n5908_ I1=soc.simpleuart.recv_buf_valid I2=$abc$72873$new_n4854_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$11774 O=$abc$72873$techmap\soc.simpleuart.$procmux$5840_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I2=soc.simpleuart.send_pattern[1] I3=$abc$72873$new_n5988_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[0] I3=soc.simpleuart.send_pattern[2] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[1] I3=soc.simpleuart.send_pattern[3] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[2] I3=soc.simpleuart.send_pattern[4] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[3] I3=soc.simpleuart.send_pattern[5] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[4] I3=soc.simpleuart.send_pattern[6] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[5] I3=soc.simpleuart.send_pattern[7] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[6] I3=soc.simpleuart.send_pattern[8] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72873$new_n5988_ I2=soc.cpu.mem_wdata[7] I3=soc.simpleuart.send_pattern[9] O=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I2=soc.simpleuart.send_bitcnt[0] I3=$abc$72873$new_n5988_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y I2=$abc$72873$techmap\soc.simpleuart.$procmux$5801_Y[2] I3=$abc$72873$new_n5988_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I2=soc.simpleuart.send_divcnt[0] I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[1] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[2] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[3] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[4] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[5] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[6] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[7] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[8] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[9] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[10] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[11] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[12] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[13] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[14] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[15] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[16] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[17] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[18] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[19] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[20] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[21] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[22] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[23] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[24] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[25] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[26] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[27] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[28] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[29] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[30] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$new_n5679_ I1=$abc$72873$new_n7119_ I2=soc.spimemio.config_qspi I3=soc.spimemio.din_qspi O=$abc$72873$techmap\soc.spimemio.$procmux$6453_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=soc.spimemio.config_cont O=$abc$72873$new_n7119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n5679_ I1=$abc$72873$new_n7119_ I2=soc.spimemio.config_ddr I3=soc.spimemio.din_ddr O=$abc$72873$techmap\soc.spimemio.$procmux$6434_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$72873$new_n7125_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_ I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$72873$new_n7124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[0] I3=$abc$72873$new_n5724_ O=$abc$72873$new_n7125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=$abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ O=$abc$72873$new_n7126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.spimemio.jump I2=$abc$72873$new_n7130_ I3=$abc$72873$new_n7133_ O=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.spimemio.state[1] I1=$abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_ I2=$abc$72873$new_n7125_ I3=$abc$72873$new_n7126_ O=$abc$72873$new_n7130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n7134_ I1=$abc$72873$new_n5659_ I2=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23588_Y[3]_new_ I3=$abc$72873$new_n5679_ O=$abc$72873$new_n7133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23586_Y[3]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_ I3=$abc$72873$new_n5659_ O=$abc$72873$new_n7134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[0] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23586_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7137_ I2=soc.spimemio.state[1] I3=$abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_ O=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$new_n7138_ I1=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_ I2=$abc$72873$new_n5659_ I3=$abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_ O=$abc$72873$new_n7137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$new_n7139_ I1=soc.spimemio.jump I2=$abc$72873$new_n5659_ I3=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23586_Y[3]_new_ O=$abc$72873$new_n7138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$new_n5675_ I1=soc.spimemio.state[0] I2=$abc$72873$new_n5659_ I3=soc.spimemio.state[1] O=$abc$72873$new_n7139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$72873$new_n7141_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_ I3=$abc$72873$new_n5659_ O=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$36633[0]_new_inv_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_ O=$abc$72873$new_n7141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=$abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_ O=$abc$72873$techmap\soc.spimemio.$procmux$6273_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[2] I3=soc.spimemio.rd_addr[2] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[3] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[4] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[5] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[6] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[7] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[8] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[9] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[10] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[11] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[12] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[13] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[14] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[15] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[16] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[17] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[18] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[19] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[20] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[21] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[22] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[23] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23] O=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_ I3=soc.spimemio.config_do[3] O=flash_io3_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io3_90 I2=$abc$72873$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_qspi O=$abc$72873$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_ I3=soc.spimemio.config_do[2] O=flash_io2_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io2_90 I2=$abc$72873$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_qspi O=$abc$72873$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_ I3=soc.spimemio.config_do[1] O=flash_io1_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io1_90 I2=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[5] I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_dspi O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_ I3=soc.spimemio.config_do[0] O=flash_io0_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io0_90 I2=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7177_ I2=soc.spimemio.xfer.obuffer[7] I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[4] I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_dspi O=$abc$72873$new_n7177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op1[0] I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1] I3=soc.cpu.reg_op1[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2] I3=soc.cpu.reg_op1[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3] I3=soc.cpu.reg_op1[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4] I3=soc.cpu.reg_op1[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5] I3=soc.cpu.reg_op1[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6] I3=soc.cpu.reg_op1[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7] I3=soc.cpu.reg_op1[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8] I3=soc.cpu.reg_op1[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9] I3=soc.cpu.reg_op1[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10] I3=soc.cpu.reg_op1[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11] I3=soc.cpu.reg_op1[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12] I3=soc.cpu.reg_op1[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13] I3=soc.cpu.reg_op1[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14] I3=soc.cpu.reg_op1[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15] I3=soc.cpu.reg_op1[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16] I3=soc.cpu.reg_op1[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17] I3=soc.cpu.reg_op1[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18] I3=soc.cpu.reg_op1[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19] I3=soc.cpu.reg_op1[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20] I3=soc.cpu.reg_op1[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21] I3=soc.cpu.reg_op1[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22] I3=soc.cpu.reg_op1[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23] I3=soc.cpu.reg_op1[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24] I3=soc.cpu.reg_op1[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25] I3=soc.cpu.reg_op1[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26] I3=soc.cpu.reg_op1[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27] I3=soc.cpu.reg_op1[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28] I3=soc.cpu.reg_op1[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29] I3=soc.cpu.reg_op1[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30] I3=soc.cpu.reg_op1[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op2[0] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_ I3=soc.cpu.pcpi_div.divisor[33] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[1] I3=soc.cpu.reg_op2[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_ I3=soc.cpu.pcpi_div.divisor[34] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[2] I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_ I3=soc.cpu.pcpi_div.divisor[35] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[3] I3=soc.cpu.reg_op2[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_ I3=soc.cpu.pcpi_div.divisor[36] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[4] I3=soc.cpu.reg_op2[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_ I3=soc.cpu.pcpi_div.divisor[37] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[5] I3=soc.cpu.reg_op2[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_ I3=soc.cpu.pcpi_div.divisor[38] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[6] I3=soc.cpu.reg_op2[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_ I3=soc.cpu.pcpi_div.divisor[39] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[7] I3=soc.cpu.reg_op2[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_ I3=soc.cpu.pcpi_div.divisor[40] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[8] I3=soc.cpu.reg_op2[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_ I3=soc.cpu.pcpi_div.divisor[41] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[9] I3=soc.cpu.reg_op2[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_ I3=soc.cpu.pcpi_div.divisor[42] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[10] I3=soc.cpu.reg_op2[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_ I3=soc.cpu.pcpi_div.divisor[43] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[11] I3=soc.cpu.reg_op2[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_ I3=soc.cpu.pcpi_div.divisor[44] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[12] I3=soc.cpu.reg_op2[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_ I3=soc.cpu.pcpi_div.divisor[45] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[13] I3=soc.cpu.reg_op2[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_ I3=soc.cpu.pcpi_div.divisor[46] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[14] I3=soc.cpu.reg_op2[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_ I3=soc.cpu.pcpi_div.divisor[47] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[15] I3=soc.cpu.reg_op2[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_ I3=soc.cpu.pcpi_div.divisor[48] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[16] I3=soc.cpu.reg_op2[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_ I3=soc.cpu.pcpi_div.divisor[49] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[17] I3=soc.cpu.reg_op2[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_ I3=soc.cpu.pcpi_div.divisor[50] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[18] I3=soc.cpu.reg_op2[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_ I3=soc.cpu.pcpi_div.divisor[51] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[19] I3=soc.cpu.reg_op2[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_ I3=soc.cpu.pcpi_div.divisor[52] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[20] I3=soc.cpu.reg_op2[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_ I3=soc.cpu.pcpi_div.divisor[53] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[21] I3=soc.cpu.reg_op2[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_ I3=soc.cpu.pcpi_div.divisor[54] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[22] I3=soc.cpu.reg_op2[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_ I3=soc.cpu.pcpi_div.divisor[55] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[23] I3=soc.cpu.reg_op2[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_ I3=soc.cpu.pcpi_div.divisor[56] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[24] I3=soc.cpu.reg_op2[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_ I3=soc.cpu.pcpi_div.divisor[57] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[25] I3=soc.cpu.reg_op2[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_ I3=soc.cpu.pcpi_div.divisor[58] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[26] I3=soc.cpu.reg_op2[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_ I3=soc.cpu.pcpi_div.divisor[59] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[27] I3=soc.cpu.reg_op2[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_ I3=soc.cpu.pcpi_div.divisor[60] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[28] I3=soc.cpu.reg_op2[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_ I3=soc.cpu.pcpi_div.divisor[61] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[29] I3=soc.cpu.reg_op2[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_ I3=soc.cpu.pcpi_div.divisor[62] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72873$auto$wreduce.cc:454:run$7250[30] I3=soc.cpu.reg_op2[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=soc.cpu.pcpi_div.dividend[1] I3=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1] I3=soc.cpu.pcpi_div.quotient[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2] I3=soc.cpu.pcpi_div.quotient[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3] I3=soc.cpu.pcpi_div.dividend[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3] I3=soc.cpu.pcpi_div.quotient[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4] I3=soc.cpu.pcpi_div.dividend[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4] I3=soc.cpu.pcpi_div.quotient[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5] I3=soc.cpu.pcpi_div.quotient[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6] I3=soc.cpu.pcpi_div.dividend[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6] I3=soc.cpu.pcpi_div.quotient[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7] I3=soc.cpu.pcpi_div.dividend[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7] I3=soc.cpu.pcpi_div.quotient[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8] I3=soc.cpu.pcpi_div.dividend[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8] I3=soc.cpu.pcpi_div.quotient[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9] I3=soc.cpu.pcpi_div.dividend[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9] I3=soc.cpu.pcpi_div.quotient[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10] I3=soc.cpu.pcpi_div.dividend[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10] I3=soc.cpu.pcpi_div.quotient[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11] I3=soc.cpu.pcpi_div.quotient[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12] I3=soc.cpu.pcpi_div.dividend[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12] I3=soc.cpu.pcpi_div.quotient[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13] I3=soc.cpu.pcpi_div.dividend[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13] I3=soc.cpu.pcpi_div.quotient[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14] I3=soc.cpu.pcpi_div.dividend[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14] I3=soc.cpu.pcpi_div.quotient[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15] I3=soc.cpu.pcpi_div.dividend[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15] I3=soc.cpu.pcpi_div.quotient[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16] I3=soc.cpu.pcpi_div.quotient[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17] I3=soc.cpu.pcpi_div.quotient[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18] I3=soc.cpu.pcpi_div.quotient[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19] I3=soc.cpu.pcpi_div.dividend[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19] I3=soc.cpu.pcpi_div.quotient[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20] I3=soc.cpu.pcpi_div.dividend[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20] I3=soc.cpu.pcpi_div.quotient[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21] I3=soc.cpu.pcpi_div.dividend[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21] I3=soc.cpu.pcpi_div.quotient[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22] I3=soc.cpu.pcpi_div.dividend[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22] I3=soc.cpu.pcpi_div.quotient[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23] I3=soc.cpu.pcpi_div.quotient[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24] I3=soc.cpu.pcpi_div.dividend[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24] I3=soc.cpu.pcpi_div.quotient[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25] I3=soc.cpu.pcpi_div.dividend[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25] I3=soc.cpu.pcpi_div.quotient[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26] I3=soc.cpu.pcpi_div.dividend[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26] I3=soc.cpu.pcpi_div.quotient[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27] I3=soc.cpu.pcpi_div.dividend[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27] I3=soc.cpu.pcpi_div.quotient[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28] I3=soc.cpu.pcpi_div.dividend[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28] I3=soc.cpu.pcpi_div.quotient[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29] I3=soc.cpu.pcpi_div.dividend[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29] I3=soc.cpu.pcpi_div.quotient[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30] I3=soc.cpu.pcpi_div.dividend[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30] I3=soc.cpu.pcpi_div.quotient[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_ I3=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_ O=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=$abc$72873$auto$wreduce.cc:454:run$7250[31] I2=soc.cpu.pcpi_div.instr_rem I3=soc.cpu.pcpi_div.instr_div O=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[0] I3=soc.cpu.pcpi_mul.rs1[1] O=$abc$72873$auto$wreduce.cc:454:run$7257[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[1] I3=soc.cpu.pcpi_mul.rs1[2] O=$abc$72873$auto$wreduce.cc:454:run$7257[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[2] I3=soc.cpu.pcpi_mul.rs1[3] O=$abc$72873$auto$wreduce.cc:454:run$7257[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[3] I3=soc.cpu.pcpi_mul.rs1[4] O=$abc$72873$auto$wreduce.cc:454:run$7257[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[4] I3=soc.cpu.pcpi_mul.rs1[5] O=$abc$72873$auto$wreduce.cc:454:run$7257[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[5] I3=soc.cpu.pcpi_mul.rs1[6] O=$abc$72873$auto$wreduce.cc:454:run$7257[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[6] I3=soc.cpu.pcpi_mul.rs1[7] O=$abc$72873$auto$wreduce.cc:454:run$7257[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[7] I3=soc.cpu.pcpi_mul.rs1[8] O=$abc$72873$auto$wreduce.cc:454:run$7257[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[8] I3=soc.cpu.pcpi_mul.rs1[9] O=$abc$72873$auto$wreduce.cc:454:run$7257[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[9] I3=soc.cpu.pcpi_mul.rs1[10] O=$abc$72873$auto$wreduce.cc:454:run$7257[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[10] I3=soc.cpu.pcpi_mul.rs1[11] O=$abc$72873$auto$wreduce.cc:454:run$7257[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[11] I3=soc.cpu.pcpi_mul.rs1[12] O=$abc$72873$auto$wreduce.cc:454:run$7257[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[12] I3=soc.cpu.pcpi_mul.rs1[13] O=$abc$72873$auto$wreduce.cc:454:run$7257[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[13] I3=soc.cpu.pcpi_mul.rs1[14] O=$abc$72873$auto$wreduce.cc:454:run$7257[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[14] I3=soc.cpu.pcpi_mul.rs1[15] O=$abc$72873$auto$wreduce.cc:454:run$7257[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[15] I3=soc.cpu.pcpi_mul.rs1[16] O=$abc$72873$auto$wreduce.cc:454:run$7257[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[16] I3=soc.cpu.pcpi_mul.rs1[17] O=$abc$72873$auto$wreduce.cc:454:run$7257[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[17] I3=soc.cpu.pcpi_mul.rs1[18] O=$abc$72873$auto$wreduce.cc:454:run$7257[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[18] I3=soc.cpu.pcpi_mul.rs1[19] O=$abc$72873$auto$wreduce.cc:454:run$7257[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[19] I3=soc.cpu.pcpi_mul.rs1[20] O=$abc$72873$auto$wreduce.cc:454:run$7257[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[20] I3=soc.cpu.pcpi_mul.rs1[21] O=$abc$72873$auto$wreduce.cc:454:run$7257[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[21] I3=soc.cpu.pcpi_mul.rs1[22] O=$abc$72873$auto$wreduce.cc:454:run$7257[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[22] I3=soc.cpu.pcpi_mul.rs1[23] O=$abc$72873$auto$wreduce.cc:454:run$7257[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[23] I3=soc.cpu.pcpi_mul.rs1[24] O=$abc$72873$auto$wreduce.cc:454:run$7257[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[24] I3=soc.cpu.pcpi_mul.rs1[25] O=$abc$72873$auto$wreduce.cc:454:run$7257[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[25] I3=soc.cpu.pcpi_mul.rs1[26] O=$abc$72873$auto$wreduce.cc:454:run$7257[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[26] I3=soc.cpu.pcpi_mul.rs1[27] O=$abc$72873$auto$wreduce.cc:454:run$7257[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[27] I3=soc.cpu.pcpi_mul.rs1[28] O=$abc$72873$auto$wreduce.cc:454:run$7257[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[28] I3=soc.cpu.pcpi_mul.rs1[29] O=$abc$72873$auto$wreduce.cc:454:run$7257[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[29] I3=soc.cpu.pcpi_mul.rs1[30] O=$abc$72873$auto$wreduce.cc:454:run$7257[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[30] I3=soc.cpu.pcpi_mul.rs1[31] O=$abc$72873$auto$wreduce.cc:454:run$7257[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_mul.rs1[32] O=$abc$72873$auto$wreduce.cc:454:run$7257[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.pcpi_mul.instr_mulhsu O=$abc$72873$auto$wreduce.cc:454:run$7256[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[33] O=$abc$72873$auto$wreduce.cc:454:run$7257[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[34] O=$abc$72873$auto$wreduce.cc:454:run$7257[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[35] O=$abc$72873$auto$wreduce.cc:454:run$7257[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[36] O=$abc$72873$auto$wreduce.cc:454:run$7257[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[37] O=$abc$72873$auto$wreduce.cc:454:run$7257[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[38] O=$abc$72873$auto$wreduce.cc:454:run$7257[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[39] O=$abc$72873$auto$wreduce.cc:454:run$7257[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[40] O=$abc$72873$auto$wreduce.cc:454:run$7257[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[41] O=$abc$72873$auto$wreduce.cc:454:run$7257[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[42] O=$abc$72873$auto$wreduce.cc:454:run$7257[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[43] O=$abc$72873$auto$wreduce.cc:454:run$7257[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[44] O=$abc$72873$auto$wreduce.cc:454:run$7257[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[45] O=$abc$72873$auto$wreduce.cc:454:run$7257[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[46] O=$abc$72873$auto$wreduce.cc:454:run$7257[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[47] O=$abc$72873$auto$wreduce.cc:454:run$7257[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[48] O=$abc$72873$auto$wreduce.cc:454:run$7257[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[49] O=$abc$72873$auto$wreduce.cc:454:run$7257[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[50] O=$abc$72873$auto$wreduce.cc:454:run$7257[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[51] O=$abc$72873$auto$wreduce.cc:454:run$7257[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[52] O=$abc$72873$auto$wreduce.cc:454:run$7257[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[53] O=$abc$72873$auto$wreduce.cc:454:run$7257[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[54] O=$abc$72873$auto$wreduce.cc:454:run$7257[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[55] O=$abc$72873$auto$wreduce.cc:454:run$7257[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[56] O=$abc$72873$auto$wreduce.cc:454:run$7257[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[57] O=$abc$72873$auto$wreduce.cc:454:run$7257[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[58] O=$abc$72873$auto$wreduce.cc:454:run$7257[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[59] O=$abc$72873$auto$wreduce.cc:454:run$7257[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[60] O=$abc$72873$auto$wreduce.cc:454:run$7257[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[61] O=$abc$72873$auto$wreduce.cc:454:run$7257[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[62] O=$abc$72873$auto$wreduce.cc:454:run$7257[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[63] O=$abc$72873$auto$wreduce.cc:454:run$7257[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[1] I3=soc.cpu.pcpi_mul.rs2[0] O=$abc$72873$auto$wreduce.cc:454:run$7255[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[2] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$72873$auto$wreduce.cc:454:run$7255[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[3] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$72873$auto$wreduce.cc:454:run$7255[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[4] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$72873$auto$wreduce.cc:454:run$7255[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[5] I3=soc.cpu.pcpi_mul.rs2[4] O=$abc$72873$auto$wreduce.cc:454:run$7255[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[6] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$72873$auto$wreduce.cc:454:run$7255[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[7] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$72873$auto$wreduce.cc:454:run$7255[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[8] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$72873$auto$wreduce.cc:454:run$7255[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[9] I3=soc.cpu.pcpi_mul.rs2[8] O=$abc$72873$auto$wreduce.cc:454:run$7255[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[10] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$72873$auto$wreduce.cc:454:run$7255[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[11] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$72873$auto$wreduce.cc:454:run$7255[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[12] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$72873$auto$wreduce.cc:454:run$7255[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[13] I3=soc.cpu.pcpi_mul.rs2[12] O=$abc$72873$auto$wreduce.cc:454:run$7255[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[14] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$72873$auto$wreduce.cc:454:run$7255[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[15] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$72873$auto$wreduce.cc:454:run$7255[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[16] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$72873$auto$wreduce.cc:454:run$7255[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[17] I3=soc.cpu.pcpi_mul.rs2[16] O=$abc$72873$auto$wreduce.cc:454:run$7255[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[18] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$72873$auto$wreduce.cc:454:run$7255[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[19] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$72873$auto$wreduce.cc:454:run$7255[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[20] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$72873$auto$wreduce.cc:454:run$7255[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[21] I3=soc.cpu.pcpi_mul.rs2[20] O=$abc$72873$auto$wreduce.cc:454:run$7255[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[22] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$72873$auto$wreduce.cc:454:run$7255[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[23] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$72873$auto$wreduce.cc:454:run$7255[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[24] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$72873$auto$wreduce.cc:454:run$7255[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[25] I3=soc.cpu.pcpi_mul.rs2[24] O=$abc$72873$auto$wreduce.cc:454:run$7255[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[26] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$72873$auto$wreduce.cc:454:run$7255[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[27] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$72873$auto$wreduce.cc:454:run$7255[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[28] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$72873$auto$wreduce.cc:454:run$7255[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[29] I3=soc.cpu.pcpi_mul.rs2[28] O=$abc$72873$auto$wreduce.cc:454:run$7255[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[30] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$72873$auto$wreduce.cc:454:run$7255[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[31] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$72873$auto$wreduce.cc:454:run$7255[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[32] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[33] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[34] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[35] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[36] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[37] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[38] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[39] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[40] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[41] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[42] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[43] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[44] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[45] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[46] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[47] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[48] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[49] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[50] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[51] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[52] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[53] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[54] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[55] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[56] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[57] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[58] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[59] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[60] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[61] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[62] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$wreduce.cc:454:run$7255[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=$abc$72873$auto$wreduce.cc:454:run$7258[5] O=$abc$72873$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.mul_counter[6] I2=soc.cpu.pcpi_mul.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait_q O=$abc$72873$techmap\soc.cpu.pcpi_mul.$procmux$5713_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_counter[6] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$72873$techmap\soc.cpu.pcpi_mul.$procmux$5705_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[0] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$72873$auto$wreduce.cc:454:run$7260[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[1] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$72873$auto$wreduce.cc:454:run$7260[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[2] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$72873$auto$wreduce.cc:454:run$7260[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[3] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$72873$auto$wreduce.cc:454:run$7260[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[4] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$72873$auto$wreduce.cc:454:run$7260[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[5] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$72873$auto$wreduce.cc:454:run$7260[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[6] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$72873$auto$wreduce.cc:454:run$7260[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[7] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$72873$auto$wreduce.cc:454:run$7260[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[8] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$72873$auto$wreduce.cc:454:run$7260[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[9] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$72873$auto$wreduce.cc:454:run$7260[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[10] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$72873$auto$wreduce.cc:454:run$7260[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[11] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$72873$auto$wreduce.cc:454:run$7260[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[12] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$72873$auto$wreduce.cc:454:run$7260[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[13] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$72873$auto$wreduce.cc:454:run$7260[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[14] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$72873$auto$wreduce.cc:454:run$7260[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[15] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$72873$auto$wreduce.cc:454:run$7260[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[16] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$72873$auto$wreduce.cc:454:run$7260[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[17] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$72873$auto$wreduce.cc:454:run$7260[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[18] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$72873$auto$wreduce.cc:454:run$7260[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[19] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$72873$auto$wreduce.cc:454:run$7260[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[20] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$72873$auto$wreduce.cc:454:run$7260[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[21] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$72873$auto$wreduce.cc:454:run$7260[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[22] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$72873$auto$wreduce.cc:454:run$7260[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[23] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$72873$auto$wreduce.cc:454:run$7260[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[24] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$72873$auto$wreduce.cc:454:run$7260[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[25] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$72873$auto$wreduce.cc:454:run$7260[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[26] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$72873$auto$wreduce.cc:454:run$7260[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[27] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$72873$auto$wreduce.cc:454:run$7260[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[28] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$72873$auto$wreduce.cc:454:run$7260[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[29] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$72873$auto$wreduce.cc:454:run$7260[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[30] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$72873$auto$wreduce.cc:454:run$7260[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[31] I3=soc.cpu.pcpi_mul.rd[63] O=$abc$72873$auto$wreduce.cc:454:run$7260[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[0] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$new_n7562_ I3=$abc$72873$new_n7563_ O=soc.spimemio.xfer.next_ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=$abc$72873$new_n7565_ I2=flash_io0_di I3=$abc$72873$new_n7563_ O=$abc$72873$new_n7562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ O=$abc$72873$new_n7563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=flash_io1_di I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[1] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$new_n7567_ I3=$abc$72873$new_n7563_ O=soc.spimemio.xfer.next_ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$72873$new_n7570_ I1=$abc$72873$new_n7568_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=flash_io1_di O=$abc$72873$new_n7567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7565_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ O=$abc$72873$new_n7568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_ddr O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.ibuffer[0] I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$new_n7572_ I3=$abc$72873$new_n7575_ O=soc.spimemio.xfer.next_ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$72873$new_n7573_ I1=$abc$72873$new_n7574_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$72873$new_n7572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.ibuffer[1] I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=flash_io2_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$72873$new_n7574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$new_n7576_ O=$abc$72873$new_n7575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_ddr I2=soc.spimemio.xfer.xfer_dspi I3=soc.spimemio.xfer.xfer_qspi O=$abc$72873$new_n7576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$new_n7578_ I3=$abc$72873$new_n7575_ O=soc.spimemio.xfer.next_ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7579_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$72873$new_n7578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72873$new_n7580_ I1=soc.spimemio.xfer.ibuffer[2] I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=flash_io3_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$72873$new_n7580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=soc.spimemio.xfer.ibuffer[4] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$37309_new_inv_ I3=$abc$72873$new_n7584_ O=soc.spimemio.xfer.next_ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$37309_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[0] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$72873$new_n7584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7587_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=soc.spimemio.xfer.ibuffer[5] O=soc.spimemio.xfer.next_ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n7588_ I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$72873$new_n7587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72873$new_n7588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[4] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[1] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n7592_ I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=soc.spimemio.xfer.ibuffer[6] O=soc.spimemio.xfer.next_ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$37317_new_inv_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[4] O=$abc$72873$new_n7592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$37317_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[2] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[5] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7597_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=soc.spimemio.xfer.ibuffer[7] O=soc.spimemio.xfer.next_ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n7598_ I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[5] O=$abc$72873$new_n7597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72873$new_n7598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[6] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.flash_csb I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$new_n5659_ O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5976_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=soc.spimemio.din_data[0] I2=soc.spimemio.xfer.obuffer[0] I3=$abc$72873$new_n7603_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=soc.spimemio.din_data[1] I2=$abc$72873$new_n7606_ I3=$abc$72873$new_n7605_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[1] I3=$abc$72873$new_n7603_ O=$abc$72873$new_n7605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[0] I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$new_n5234_ O=$abc$72873$new_n7606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=soc.spimemio.din_data[2] I2=$abc$72873$new_n7609_ I3=$abc$72873$new_n7608_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[1] I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$new_n5234_ O=$abc$72873$new_n7608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n7610_ I1=soc.spimemio.xfer.obuffer[0] I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n7609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[2] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$new_n7576_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=soc.spimemio.din_data[3] I2=$abc$72873$new_n7613_ I3=$abc$72873$new_n7612_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$72873$new_n5234_ O=$abc$72873$new_n7612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$new_n7614_ I1=soc.spimemio.xfer.obuffer[1] I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n7613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[3] I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$new_n7576_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5659_ I2=soc.spimemio.din_data[4] I3=$abc$72873$soc.spimemio.xfer.next_obuffer[4]_new_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=soc.spimemio.xfer.obuffer[4] I2=$abc$72873$new_n7617_ I3=$abc$72873$new_n7619_ O=$abc$72873$soc.spimemio.xfer.next_obuffer[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$72873$new_n7617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[0] I3=soc.spimemio.xfer.obuffer[4] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.obuffer[0] O=$abc$72873$new_n7619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[4] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5659_ I2=soc.spimemio.din_data[5] I3=$abc$72873$soc.spimemio.xfer.next_obuffer[5]_new_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=soc.spimemio.xfer.obuffer[5] I2=$abc$72873$new_n7623_ I3=$abc$72873$new_n7625_ O=$abc$72873$soc.spimemio.xfer.next_obuffer[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$72873$new_n7623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[1] I3=soc.spimemio.xfer.obuffer[5] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.obuffer[1] O=$abc$72873$new_n7625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[4] I3=soc.spimemio.xfer.obuffer[5] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5659_ I2=soc.spimemio.din_data[6] I3=$abc$72873$soc.spimemio.xfer.next_obuffer[6]_new_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$new_n7629_ I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=soc.spimemio.xfer.obuffer[6] O=$abc$72873$soc.spimemio.xfer.next_obuffer[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7630_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$72873$new_n7629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[4] O=$abc$72873$new_n7630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[2] I3=soc.spimemio.xfer.obuffer[6] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[5] I3=soc.spimemio.xfer.obuffer[6] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5659_ I2=soc.spimemio.din_data[7] I3=$abc$72873$soc.spimemio.xfer.next_obuffer[7]_new_ O=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=soc.spimemio.xfer.obuffer[7] I2=$abc$72873$new_n7635_ I3=$abc$72873$new_n7637_ O=$abc$72873$soc.spimemio.xfer.next_obuffer[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[5] O=$abc$72873$new_n7635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[7] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$72873$new_n7637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.obuffer[7] O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n5234_ I1=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_ I2=soc.spimemio.xfer.count[0] I3=$abc$72873$new_n7640_ O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 O=$abc$72873$new_n7640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7643_ I3=$abc$72873$new_n7642_ O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72873$new_n5234_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[1] I3=$abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[1] O=$abc$72873$new_n7642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$72873$new_n7640_ I1=soc.spimemio.xfer.count[1] I2=$abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I3=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ O=$abc$72873$new_n7643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.spimemio.xfer.count[2] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[3] I3=soc.spimemio.xfer.count[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7726.lcu.g[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=$abc$72873$new_n5659_ I2=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[3]_new_inv_ I3=soc.spimemio.xfer.count[3] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111001101
.gate SB_LUT4 I0=$abc$72873$new_n7653_ I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7726.lcu.g[0]_new_inv_ I2=soc.spimemio.xfer.count[3] I3=$abc$72873$new_n7650_ O=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I1=$abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I2=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ I3=$abc$72873$new_n7654_ O=$abc$72873$new_n7653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n7654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[0] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[0] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[1] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[1] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[2] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[2] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[3] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[3] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.fetch O=$abc$72873$auto$wreduce.cc:454:run$7269[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[8] O=soc.cpu.mem_la_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[9] O=soc.cpu.mem_la_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[10] O=soc.cpu.mem_la_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[11] O=soc.cpu.mem_la_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[12] O=soc.cpu.mem_la_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op2[13] O=soc.cpu.mem_la_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[14] O=soc.cpu.mem_la_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op2[15] O=soc.cpu.mem_la_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[16] O=soc.cpu.mem_la_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[17] O=soc.cpu.mem_la_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[18] O=soc.cpu.mem_la_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[19] O=soc.cpu.mem_la_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[20] O=soc.cpu.mem_la_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op2[21] O=soc.cpu.mem_la_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[22] O=soc.cpu.mem_la_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op2[23] O=soc.cpu.mem_la_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[24] I3=soc.cpu.mem_la_wdata[8] O=soc.cpu.mem_la_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[25] I3=soc.cpu.mem_la_wdata[9] O=soc.cpu.mem_la_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[26] I3=soc.cpu.mem_la_wdata[10] O=soc.cpu.mem_la_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[27] I3=soc.cpu.mem_la_wdata[11] O=soc.cpu.mem_la_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[28] I3=soc.cpu.mem_la_wdata[12] O=soc.cpu.mem_la_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[29] I3=soc.cpu.mem_la_wdata[13] O=soc.cpu.mem_la_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[30] I3=soc.cpu.mem_la_wdata[14] O=soc.cpu.mem_la_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op2[31] I3=soc.cpu.mem_la_wdata[15] O=soc.cpu.mem_la_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=$abc$72873$new_n7727_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[0]_new_ I2=$abc$72873$soc.cpu.alu_out_0_new_inv_ I3=soc.cpu.is_compare O=soc.cpu.alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[16] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[18] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[20] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[22] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[24] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[26] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[28] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op1[30] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][0]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[8] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[10] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[12] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[14] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7725_ I1=$abc$72873$new_n7723_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[4] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[6] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7724_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[2] O=$abc$72873$new_n7723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$72873$new_n7724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72873$new_n7725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_srl I3=soc.cpu.instr_sra O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7738_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[0]_new_ I3=$abc$72873$new_n7728_ O=$abc$72873$new_n7727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0] O=$abc$72873$new_n7728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ I1=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ I3=$abc$72873$new_n7730_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=soc.cpu.instr_slli I2=soc.cpu.instr_sll I3=soc.cpu.is_compare O=$abc$72873$new_n7730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_xori I3=soc.cpu.instr_xor O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ori I3=soc.cpu.instr_or O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_andi I3=soc.cpu.instr_and O=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ I2=$abc$72873$new_n7737_ I3=soc.cpu.reg_op2[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_ I3=$abc$72873$new_n6214_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=soc.cpu.instr_sll I3=soc.cpu.instr_slli O=$abc$72873$new_n7737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31751[1]_new_inv_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31751[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7774_ I2=$abc$72873$new_n7772_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[1]_new_ O=soc.cpu.alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[17] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[19] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[21] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[23] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[25] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[27] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_ I2=$abc$72873$new_n7755_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[0] O=$abc$72873$new_n7755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.instr_sra I3=soc.cpu.instr_srai O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[29] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_ I2=$abc$72873$new_n7766_ I3=$abc$72873$new_n7771_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[9] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[11] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[13] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[15] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7770_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72873$new_n7766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[5] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[7] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7724_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[3] O=$abc$72873$new_n7770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$72873$new_n7771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$72873$new_n7773_ I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op1[1] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$new_n7772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1] O=$abc$72873$new_n7773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n7777_ I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ I2=$abc$72873$new_n7737_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n7774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n6214_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[2] O=$abc$72873$new_n7784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31735[1]_new_inv_ I1=$abc$72873$new_n7796_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[2]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2] O=$abc$72873$new_n7796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31735[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=$abc$72873$new_n7810_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7755_ I3=soc.cpu.reg_op2[1] O=$abc$72873$new_n7810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op1[3] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3] O=$abc$72873$new_n7820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31727[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[3] O=$abc$72873$new_n7825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72873$new_n7841_ I1=$abc$72873$new_n7840_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[4]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[4]_new_ O=soc.cpu.alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][4]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][4]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7737_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_ I3=soc.cpu.reg_op2[1] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[4] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4] O=$abc$72873$new_n7840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31719[1]_new_inv_ I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31719[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7856_ I1=$abc$72873$new_n7855_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[5]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[5]_new_ O=soc.cpu.alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7737_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[5] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5] O=$abc$72873$new_n7855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31711[1]_new_inv_ I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31711[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7871_ I1=$abc$72873$new_n7870_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[6]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[6]_new_ O=soc.cpu.alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][6]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][6]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7737_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[6] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6] O=$abc$72873$new_n7870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31703[1]_new_inv_ I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31703[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7874_ I1=$abc$72873$new_n7737_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_ O=soc.cpu.alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[1]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[2]_new_ I2=$abc$72873$new_n7882_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[7]_new_ O=$abc$72873$new_n7874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][7]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I2=$abc$72873$new_n7810_ I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][7]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][7]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7] O=$abc$72873$new_n7882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[7] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7892_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[8]_new_ O=soc.cpu.alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72873$new_n7891_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_ O=$abc$72873$new_n7891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[1]_new_inv_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[2]_new_ I2=$abc$72873$new_n7897_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[8]_new_ O=$abc$72873$new_n7892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[8] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8] O=$abc$72873$new_n7897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7909_ I1=$abc$72873$new_n7908_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[9]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[9]_new_ O=soc.cpu.alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][9]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[9] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9] O=$abc$72873$new_n7908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31679[1]_new_inv_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[9]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31679[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7915_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[10]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[10]_new_ O=soc.cpu.alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72873$new_n7914_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][26]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_ O=$abc$72873$new_n7914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31671[1]_new_inv_ I1=$abc$72873$new_n7916_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[10]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10] O=$abc$72873$new_n7916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31671[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[10] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7931_ I1=$abc$72873$new_n7930_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[11]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[11]_new_ O=soc.cpu.alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72873$new_n7925_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_ O=$abc$72873$new_n7925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[11] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11] O=$abc$72873$new_n7930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31663[1]_new_inv_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[11]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31663[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7937_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[12]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[12]_new_ O=soc.cpu.alu_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][28]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][12]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7943_ I1=$abc$72873$new_n7938_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][28]_new_inv_ I3=$abc$72873$new_n7737_ O=$abc$72873$new_n7937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12] O=$abc$72873$new_n7938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[12] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$new_n7943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I2=soc.cpu.reg_op2[12] I3=soc.cpu.reg_op1[12] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$72873$new_n7955_ I1=$abc$72873$new_n7954_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[13]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[13]_new_ O=soc.cpu.alu_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72873$new_n7948_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_ O=$abc$72873$new_n7948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011011100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7737_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[13] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13] O=$abc$72873$new_n7954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n7956_ I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$new_n7955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7961_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[14]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[14]_new_ O=soc.cpu.alu_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][30]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][14]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7967_ I1=$abc$72873$new_n7962_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_ I3=$abc$72873$new_n7737_ O=$abc$72873$new_n7961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14] O=$abc$72873$new_n7962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[14] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$new_n7967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I2=soc.cpu.reg_op2[14] I3=soc.cpu.reg_op1[14] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7973_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[15]_new_ O=soc.cpu.alu_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][15]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=soc.cpu.reg_op2[3] O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n7979_ I1=$abc$72873$new_n7978_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_ I3=$abc$72873$new_n7737_ O=$abc$72873$new_n7973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[15] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15] O=$abc$72873$new_n7978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31631[1]_new_inv_ I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[15] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31631[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7982_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7988_ I2=$abc$72873$new_n7987_ I3=$abc$72873$new_n7983_ O=$abc$72873$new_n7982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_ O=$abc$72873$new_n7983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[16] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16] O=$abc$72873$new_n7987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n7989_ I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ I2=$abc$72873$new_n7991_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n7988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31623[1]_new_inv_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n7989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31623[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=soc.cpu.instr_sll I3=soc.cpu.instr_slli O=$abc$72873$new_n7991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=soc.cpu.reg_op2[4] O=$abc$72873$new_n7992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72873$new_n7994_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8000_ I2=$abc$72873$new_n7999_ I3=$abc$72873$new_n7995_ O=$abc$72873$new_n7994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_ O=$abc$72873$new_n7995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[17] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17] O=$abc$72873$new_n7999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n8001_ I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ I2=$abc$72873$new_n7991_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n8000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31615[1]_new_inv_ I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31615[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8012_ I1=$abc$72873$new_n8011_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[18]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[18]_new_ O=soc.cpu.alu_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8007_ I1=$abc$72873$new_n8006_ I2=soc.cpu.instr_sll I3=soc.cpu.instr_slli O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n8006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][18]_new_inv_ O=$abc$72873$new_n8007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[18] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18] O=$abc$72873$new_n8011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31607[1]_new_inv_ I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[18] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31607[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8015_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72873$new_n8022_ I1=$abc$72873$new_n8021_ I2=$abc$72873$new_n8020_ I3=$abc$72873$new_n8016_ O=$abc$72873$new_n8015_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_ O=$abc$72873$new_n8016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[19] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I2=$abc$72873$new_n7991_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n8020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19] O=$abc$72873$new_n8021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31599[1]_new_inv_ I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31599[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8025_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[20]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=soc.cpu.alu_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72873$new_n8026_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72873$new_n8025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31591[1]_new_inv_ I1=$abc$72873$new_n8032_ I2=$abc$72873$new_n8031_ I3=$abc$72873$new_n8027_ O=$abc$72873$new_n8026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_ O=$abc$72873$new_n8027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[20] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7991_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ O=$abc$72873$new_n8031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20] O=$abc$72873$new_n8032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31591[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8035_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72873$new_n8042_ I1=$abc$72873$new_n8041_ I2=$abc$72873$new_n8040_ I3=$abc$72873$new_n8036_ O=$abc$72873$new_n8035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_ O=$abc$72873$new_n8036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[21] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7991_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_ O=$abc$72873$new_n8040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21] O=$abc$72873$new_n8041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31583[1]_new_inv_ I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31583[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8045_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72873$new_n8052_ I1=$abc$72873$new_n8051_ I2=$abc$72873$new_n8050_ I3=$abc$72873$new_n8046_ O=$abc$72873$new_n8045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_ O=$abc$72873$new_n8046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[22] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7991_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_ O=$abc$72873$new_n8050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22] O=$abc$72873$new_n8051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31575[1]_new_inv_ I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[22] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31575[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8055_ I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72873$new_n8062_ I1=$abc$72873$new_n8061_ I2=$abc$72873$new_n8060_ I3=$abc$72873$new_n8056_ O=$abc$72873$new_n8055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_ O=$abc$72873$new_n8056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[23] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7991_ I2=soc.cpu.reg_op2[3] I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_ O=$abc$72873$new_n8060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23] O=$abc$72873$new_n8061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31567[1]_new_inv_ I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31567[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8065_ I1=$abc$72873$new_n7992_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_ O=soc.cpu.alu_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72873$new_n8072_ I1=$abc$72873$new_n8068_ I2=$abc$72873$new_n8067_ I3=$abc$72873$new_n8066_ O=$abc$72873$new_n8065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7991_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ O=$abc$72873$new_n8066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24] O=$abc$72873$new_n8067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][24]_new_inv_ O=$abc$72873$new_n8068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[24] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31559[1]_new_inv_ I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31559[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8075_ I1=$abc$72873$new_n7992_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_ O=soc.cpu.alu_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72873$new_n8082_ I1=$abc$72873$new_n8081_ I2=$abc$72873$new_n8077_ I3=$abc$72873$new_n8076_ O=$abc$72873$new_n8075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7991_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ O=$abc$72873$new_n8076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_inv_ O=$abc$72873$new_n8077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[25] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25] O=$abc$72873$new_n8081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31551[1]_new_inv_ I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31551[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8085_ I1=$abc$72873$new_n7992_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][26]_new_ O=soc.cpu.alu_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72873$new_n8092_ I1=$abc$72873$new_n8091_ I2=$abc$72873$new_n8087_ I3=$abc$72873$new_n8086_ O=$abc$72873$new_n8085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7991_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_ O=$abc$72873$new_n8086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][26]_new_ O=$abc$72873$new_n8087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[26] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26] O=$abc$72873$new_n8091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31543[1]_new_inv_ I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31543[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8096_ I1=$abc$72873$new_n8100_ I2=$abc$72873$new_n8099_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[27]_new_ O=soc.cpu.alu_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_ I3=soc.cpu.reg_op2[4] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31535[1]_new_inv_ I1=$abc$72873$new_n8097_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[27]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27] O=$abc$72873$new_n8097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31535[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7991_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_ O=$abc$72873$new_n8099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][27]_new_inv_ O=$abc$72873$new_n8100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[27] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$new_n8105_ I1=$abc$72873$new_n7992_ I2=soc.cpu.reg_op2[4] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][28]_new_ O=soc.cpu.alu_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72873$new_n8112_ I1=$abc$72873$new_n8111_ I2=$abc$72873$new_n8110_ I3=$abc$72873$new_n8106_ O=$abc$72873$new_n8105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][28]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_ O=$abc$72873$new_n8106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8108_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8109_ I2=$abc$72873$new_n7724_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_ O=$abc$72873$new_n8108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$72873$new_n8109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7991_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][28]_new_inv_ O=$abc$72873$new_n8110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28] O=$abc$72873$new_n8111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31527[1]_new_inv_ I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31527[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n8116_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[29]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_ I3=$abc$72873$new_n7991_ O=soc.cpu.alu_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_ I3=soc.cpu.reg_op2[4] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8122_ I2=$abc$72873$new_n8121_ I3=$abc$72873$new_n8117_ O=$abc$72873$new_n8116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][29]_new_inv_ O=$abc$72873$new_n8117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8119_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[2] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_ O=$abc$72873$new_n8119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[29] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29] O=$abc$72873$new_n8121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31519[1]_new_inv_ I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31519[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8126_ I2=$abc$72873$new_n8130_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[30]_new_ O=soc.cpu.alu_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7992_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][30]_new_ I3=soc.cpu.reg_op2[4] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72873$new_n8128_ I1=$abc$72873$new_n8127_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_ I3=$abc$72873$new_n7991_ O=$abc$72873$new_n8126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30] O=$abc$72873$new_n8127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31511[1]_new_inv_ I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31511[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_ O=$abc$72873$new_n8130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n8132_ I1=$abc$72873$new_n8133_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$72873$new_n7724_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$72873$new_n8132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[30] O=$abc$72873$new_n8133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n8135_ I1=$abc$72873$new_n8139_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_ I3=$abc$72873$new_n7991_ O=soc.cpu.alu_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$72873$new_n8137_ I1=$abc$72873$new_n8136_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_ I3=$abc$72873$new_n7992_ O=$abc$72873$new_n8135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31] I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31] O=$abc$72873$new_n8136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31503[1]_new_inv_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n8137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op2[31] I2=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31503[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72873$new_n7737_ I1=soc.cpu.reg_op2[3] I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][31]_new_inv_ O=$abc$72873$new_n8139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72873$new_n8141_ I1=$abc$72873$new_n8142_ I2=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n7724_ I3=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_ O=$abc$72873$new_n8141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$new_n6214_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[31] O=$abc$72873$new_n8142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32115_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.reg_pc[0] O=soc.cpu.cpuregs.wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[0] I3=soc.cpu.reg_out[0] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I3=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18294_Y[0]_new_ I1=soc.cpu.irq_pending[0] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32115_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_state[0] I2=soc.cpu.reg_next_pc[0] I3=soc.cpu.latched_compr O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18294_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n8151_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32111_new_inv_ O=soc.cpu.cpuregs.wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_ I2=soc.cpu.reg_next_pc[1] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32111_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[0]_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1] I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72873$new_n8151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n8154_ I3=$abc$72873$new_n8153_ O=soc.cpu.cpuregs.wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[2] O=$abc$72873$new_n8153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_ I1=soc.cpu.irq_pending[2] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[2] O=$abc$72873$new_n8154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32103_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3] O=soc.cpu.cpuregs.wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[3] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32103_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[3] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n8162_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32099_new_inv_ O=soc.cpu.cpuregs.wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_ I2=soc.cpu.reg_next_pc[4] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32099_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[3]_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4] I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72873$new_n8162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n8165_ I3=$abc$72873$new_n8164_ O=soc.cpu.cpuregs.wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[5] O=$abc$72873$new_n8164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_ I1=soc.cpu.irq_pending[5] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[5] O=$abc$72873$new_n8165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32091_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[6]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6] O=soc.cpu.cpuregs.wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_ I2=soc.cpu.reg_next_pc[6] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32091_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32087_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[7]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7] O=soc.cpu.cpuregs.wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_ I2=soc.cpu.reg_next_pc[7] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32087_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32083_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8] O=soc.cpu.cpuregs.wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[8]_new_ I2=soc.cpu.reg_next_pc[8] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32083_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18305_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ O=soc.cpu.cpuregs.wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[9] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18305_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[9] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[9] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32075_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10] O=soc.cpu.cpuregs.wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_ I2=soc.cpu.reg_next_pc[10] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32075_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11] O=soc.cpu.cpuregs.wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[11] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[11] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[11] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32067_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12] O=soc.cpu.cpuregs.wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_ I2=soc.cpu.reg_next_pc[12] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32067_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[13]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13] O=soc.cpu.cpuregs.wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_ I2=soc.cpu.reg_next_pc[13] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18310_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ O=soc.cpu.cpuregs.wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[14] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18310_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[14] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[14] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15] O=soc.cpu.cpuregs.wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[15]_new_ I2=soc.cpu.reg_next_pc[15] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n8202_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_ O=soc.cpu.cpuregs.wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_ I2=soc.cpu.reg_next_pc[16] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[15]_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16] I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72873$new_n8202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17] O=soc.cpu.cpuregs.wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_ I2=soc.cpu.reg_next_pc[17] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n8208_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_ O=soc.cpu.cpuregs.wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_ I2=soc.cpu.reg_next_pc[18] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[17]_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18] I3=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72873$new_n8208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19] O=soc.cpu.cpuregs.wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_ I2=soc.cpu.reg_next_pc[19] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20] O=soc.cpu.cpuregs.wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_ I2=soc.cpu.reg_next_pc[20] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21] O=soc.cpu.cpuregs.wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_ I2=soc.cpu.reg_next_pc[21] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[22]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22] O=soc.cpu.cpuregs.wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[22]_new_ I2=soc.cpu.reg_next_pc[22] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23] O=soc.cpu.cpuregs.wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_ I2=soc.cpu.reg_next_pc[23] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ O=soc.cpu.cpuregs.wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[24] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ O=soc.cpu.cpuregs.wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[25] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26] O=soc.cpu.cpuregs.wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_ I2=soc.cpu.reg_next_pc[26] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27] O=soc.cpu.cpuregs.wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[27] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[27] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[27] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28] O=soc.cpu.cpuregs.wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_ I2=soc.cpu.reg_next_pc[28] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29] O=soc.cpu.cpuregs.wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_ I2=soc.cpu.reg_next_pc[29] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ O=soc.cpu.cpuregs.wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[30] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31] O=soc.cpu.cpuregs.wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_ I2=soc.cpu.reg_next_pc[31] I3=soc.cpu.irq_state[0] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16042_Y_new_inv_ I3=$abc$72873$new_n8253_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[0] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[0] O=$abc$72873$new_n8253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_ I1=$abc$72873$new_n8255_ I2=soc.cpu.decoded_rs2[1] I3=soc.cpu.decoded_rs2[0] O=$abc$72873$new_n8254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[5] I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.decoded_rs2[3] I3=soc.cpu.decoded_rs2[2] O=$abc$72873$new_n8255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_imm[0] I1=$abc$72873$new_n8257_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[0] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16042_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi O=$abc$72873$new_n8257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16043_Y_new_inv_ I3=$abc$72873$new_n8259_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[1] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[1] O=$abc$72873$new_n8259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[1] I1=$abc$72873$new_n8257_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[1] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16043_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16044_Y_new_inv_ I3=$abc$72873$new_n8262_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[2] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[2] O=$abc$72873$new_n8262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[2] I1=$abc$72873$new_n8257_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[2] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16044_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16045_Y_new_inv_ I3=$abc$72873$new_n8265_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[3] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[3] O=$abc$72873$new_n8265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[3] I1=$abc$72873$new_n8257_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16045_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16046_Y_new_inv_ I3=$abc$72873$new_n8268_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[4] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[4] O=$abc$72873$new_n8268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[4] I1=$abc$72873$new_n8257_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[4] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16046_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16047_Y_new_inv_ I3=$abc$72873$new_n8271_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[5] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[5] O=$abc$72873$new_n8271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[5] I1=$abc$72873$new_n8257_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16047_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8274_ I2=soc.cpu.decoded_imm[6] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[6] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[6] O=$abc$72873$new_n8274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8276_ I2=soc.cpu.decoded_imm[7] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[7] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[7] O=$abc$72873$new_n8276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8278_ I2=soc.cpu.decoded_imm[8] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[8] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[8] O=$abc$72873$new_n8278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8280_ I2=soc.cpu.decoded_imm[9] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[9] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[9] O=$abc$72873$new_n8280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8282_ I2=soc.cpu.decoded_imm[10] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[10] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[10] O=$abc$72873$new_n8282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8284_ I2=soc.cpu.decoded_imm[11] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[11] I3=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[11] O=$abc$72873$new_n8284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8286_ I2=soc.cpu.decoded_imm[12] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[12] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[12] O=$abc$72873$new_n8286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8288_ I2=soc.cpu.decoded_imm[13] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[13] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[13] O=$abc$72873$new_n8288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8290_ I2=soc.cpu.decoded_imm[14] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[14] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[14] O=$abc$72873$new_n8290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8292_ I2=soc.cpu.decoded_imm[15] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[15] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[15] O=$abc$72873$new_n8292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8294_ I2=soc.cpu.decoded_imm[16] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[0] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[0] O=$abc$72873$new_n8294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8296_ I2=soc.cpu.decoded_imm[17] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[1] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[1] O=$abc$72873$new_n8296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8298_ I2=soc.cpu.decoded_imm[18] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[2] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[2] O=$abc$72873$new_n8298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8300_ I2=soc.cpu.decoded_imm[19] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[3] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[3] O=$abc$72873$new_n8300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8302_ I2=soc.cpu.decoded_imm[20] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[4] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[4] O=$abc$72873$new_n8302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8304_ I2=soc.cpu.decoded_imm[21] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[5] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[5] O=$abc$72873$new_n8304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8306_ I2=soc.cpu.decoded_imm[22] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[6] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[6] O=$abc$72873$new_n8306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8308_ I2=soc.cpu.decoded_imm[23] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[7] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[7] O=$abc$72873$new_n8308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8310_ I2=soc.cpu.decoded_imm[24] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[8] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[8] O=$abc$72873$new_n8310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8312_ I2=soc.cpu.decoded_imm[25] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[9] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[9] O=$abc$72873$new_n8312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8314_ I2=soc.cpu.decoded_imm[26] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[10] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[10] O=$abc$72873$new_n8314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8316_ I2=soc.cpu.decoded_imm[27] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[11] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[11] O=$abc$72873$new_n8316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8318_ I2=soc.cpu.decoded_imm[28] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[12] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[12] O=$abc$72873$new_n8318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8320_ I2=soc.cpu.decoded_imm[29] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[13] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[13] O=$abc$72873$new_n8320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8322_ I2=soc.cpu.decoded_imm[30] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[14] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[14] O=$abc$72873$new_n8322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8324_ I2=soc.cpu.decoded_imm[31] I3=$abc$72873$new_n8257_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72873$new_n8254_ I1=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] I2=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[15] I3=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[15] O=$abc$72873$new_n8324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$new_n8338_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_ I2=$abc$72873$soc.cpu.mem_rdata_word[0]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8327_ I2=$abc$72873$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8329_ I2=$abc$72873$new_n8328_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$new_n8327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[24] I3=$abc$72873$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$72873$new_n8328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ I3=soc.cpu.mem_rdata[16] O=$abc$72873$new_n8329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[0] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000101000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8333_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33273[0]_new_inv_ I3=$abc$72873$new_n8332_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[0] I3=soc.cpu.pcpi_mul.pcpi_rd[0] O=$abc$72873$new_n8332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[0]_new_ I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.instr_getq I3=soc.cpu.instr_setq O=$abc$72873$new_n8333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18296_Y_new_inv_ I3=soc.cpu.count_cycle[0] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8336_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[0] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18296_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[32] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[32] O=$abc$72873$new_n8336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[0] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33273[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8344_ I2=soc.cpu.cpu_state[5] I3=$abc$72873$soc.cpu.mem_rdata_word[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8341_ I2=$abc$72873$soc.cpu.mem_rdata[1]_new_inv_ I3=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8343_ I2=$abc$72873$new_n8342_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$new_n8341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72873$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata[25] O=$abc$72873$new_n8342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ I3=soc.cpu.mem_rdata[17] O=$abc$72873$new_n8343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72873$new_n8351_ I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8345_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[1]_new_ O=$abc$72873$new_n8344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$new_n8347_ I1=$abc$72873$new_n8346_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[1] O=$abc$72873$new_n8345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[1] I3=soc.cpu.pcpi_mul.pcpi_rd[1] O=$abc$72873$new_n8346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[1] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[1] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18297_Y_new_inv_ I3=soc.cpu.count_cycle[1] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32973_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[33] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18297_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[33] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[1] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32973_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[1] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n8364_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_ I2=$abc$72873$soc.cpu.mem_rdata_word[2]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8354_ I2=soc.cpu.mem_rdata[18] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ O=$abc$72873$soc.cpu.mem_rdata_word[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8356_ I2=$abc$72873$new_n8355_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$new_n8354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[26] I3=$abc$72873$soc.cpu.mem_rdata[10]_new_inv_ O=$abc$72873$new_n8355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata[2]_new_inv_ O=$abc$72873$new_n8356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8358_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33287[0]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[2]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8359_ I2=soc.cpu.cpuregs_rs1[2] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[2] I3=soc.cpu.pcpi_mul.pcpi_rd[2] O=$abc$72873$new_n8359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18298_Y_new_inv_ I3=soc.cpu.count_cycle[2] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32969_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[34] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18298_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[34] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32969_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[2] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[2] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33287[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[2] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8376_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$new_n8368_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$new_n8367_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[27] I3=$abc$72873$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$72873$new_n8367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ I1=$abc$72873$soc.cpu.mem_rdata[3]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ I3=soc.cpu.mem_rdata[19] O=$abc$72873$new_n8368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17034_Y_new_inv_ I3=$abc$72873$new_n8375_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8371_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[3]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17034_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[3] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[3] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18299_Y_new_inv_ I3=soc.cpu.count_cycle[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8374_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[3] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18299_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[35] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[35] O=$abc$72873$new_n8374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[3] I3=soc.cpu.pcpi_mul.pcpi_rd[3] O=$abc$72873$new_n8375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n8389_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[4]_new_ I2=$abc$72873$soc.cpu.mem_rdata_word[4]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8379_ I2=$abc$72873$soc.cpu.mem_rdata[4]_new_inv_ I3=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8381_ I2=$abc$72873$new_n8380_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$new_n8379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72873$soc.cpu.mem_rdata[12]_new_inv_ I3=soc.cpu.mem_rdata[28] O=$abc$72873$new_n8380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ I3=soc.cpu.mem_rdata[20] O=$abc$72873$new_n8381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8383_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33301[0]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[4]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8384_ I2=soc.cpu.cpuregs_rs1[4] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[4] I3=soc.cpu.pcpi_mul.pcpi_rd[4] O=$abc$72873$new_n8384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18300_Y_new_inv_ I3=soc.cpu.count_cycle[4] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32961_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[36] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18300_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[36] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[4] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32961_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[4] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[4] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33301[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n8402_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_ I2=$abc$72873$soc.cpu.mem_rdata_word[5]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8392_ I2=$abc$72873$soc.cpu.mem_rdata[5]_new_inv_ I3=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8394_ I2=$abc$72873$new_n8393_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$new_n8392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[29] I3=$abc$72873$soc.cpu.mem_rdata[13]_new_inv_ O=$abc$72873$new_n8393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ I3=soc.cpu.mem_rdata[21] O=$abc$72873$new_n8394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8396_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33308[0]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[5]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8397_ I2=soc.cpu.cpuregs_rs1[5] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[5] I3=soc.cpu.pcpi_mul.pcpi_rd[5] O=$abc$72873$new_n8397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18301_Y_new_inv_ I3=soc.cpu.count_cycle[5] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32957_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[37] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18301_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[37] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[5] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32957_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[5] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[5] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33308[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8408_ I2=soc.cpu.cpu_state[5] I3=$abc$72873$soc.cpu.mem_rdata_word[6]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8405_ I2=soc.cpu.mem_rdata[22] I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ O=$abc$72873$soc.cpu.mem_rdata_word[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8407_ I2=$abc$72873$new_n8406_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$new_n8405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[30] I3=$abc$72873$soc.cpu.mem_rdata[14]_new_inv_ O=$abc$72873$new_n8406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$72873$soc.cpu.mem_rdata[6]_new_inv_ O=$abc$72873$new_n8407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72873$new_n8415_ I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8409_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[6]_new_ O=$abc$72873$new_n8408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72873$new_n8411_ I1=$abc$72873$new_n8410_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[6] O=$abc$72873$new_n8409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[6] I3=soc.cpu.pcpi_mul.pcpi_rd[6] O=$abc$72873$new_n8410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[6] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[6] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18302_Y_new_inv_ I3=soc.cpu.count_cycle[6] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32953_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[38] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18302_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[38] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[6] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32953_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8420_ I2=soc.cpu.cpu_state[5] I3=$abc$72873$soc.cpu.mem_rdata_word[7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8419_ I2=$abc$72873$new_n8418_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ O=$abc$72873$soc.cpu.mem_rdata_word[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72873$soc.cpu.mem_rdata[15]_new_inv_ I3=soc.cpu.mem_rdata[31] O=$abc$72873$new_n8418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_ I1=soc.cpu.mem_rdata[23] I2=$abc$72873$soc.cpu.mem_rdata[7]_new_inv_ I3=$abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72873$new_n8419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8428_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[7]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$72873$new_n8420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[7]_new_ I2=$abc$72873$new_n8423_ I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[1]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[7] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[7] I3=soc.cpu.pcpi_mul.pcpi_rd[7] O=$abc$72873$new_n8423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18303_Y_new_inv_ I3=soc.cpu.count_cycle[7] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8426_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[7] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18303_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[39] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[39] O=$abc$72873$new_n8426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[7] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8442_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[8]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[8]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=$abc$72873$soc.cpu.mem_rdata_word[7]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[24] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh O=$abc$72873$new_n8434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8436_ I2=soc.cpu.cpuregs_rs1[8] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33329[0]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[8]_new_ I3=$abc$72873$new_n8437_ O=$abc$72873$new_n8436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[8] I3=soc.cpu.pcpi_mul.pcpi_rd[8] O=$abc$72873$new_n8437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18304_Y_new_inv_ I3=soc.cpu.count_cycle[8] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8440_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[8] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18304_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[40] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[40] O=$abc$72873$new_n8440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[8] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[8] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33329[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8453_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[9]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[25] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[9]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8447_ I2=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33336[0]_new_inv_ I1=$abc$72873$new_n8448_ I2=soc.cpu.cpuregs_rs1[9] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[9] I3=soc.cpu.pcpi_mul.pcpi_rd[9] O=$abc$72873$new_n8448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[9] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[9] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33336[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8451_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[41] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8452_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.count_cycle[9] O=$abc$72873$new_n8451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[9] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[41] O=$abc$72873$new_n8452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[9] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8464_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[10]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[10]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[26] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[10]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17041_Y_new_inv_ I3=$abc$72873$new_n8463_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8459_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[10]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[10] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17041_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[10] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[10] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18306_Y_new_inv_ I3=soc.cpu.count_cycle[10] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32937_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[42] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18306_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[42] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[10] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32937_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[10] I3=soc.cpu.pcpi_mul.pcpi_rd[10] O=$abc$72873$new_n8463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8475_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[11]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[27] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8469_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[11]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8471_ I1=$abc$72873$new_n8470_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[11] O=$abc$72873$new_n8469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[11] I3=soc.cpu.pcpi_mul.pcpi_rd[11] O=$abc$72873$new_n8470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[11] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[11] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18307_Y_new_inv_ I3=soc.cpu.count_cycle[11] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32933_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[43] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18307_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[43] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[11] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32933_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8486_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[12]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[12]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[28] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[12]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8480_ I2=soc.cpu.cpuregs_rs1[12] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33357[0]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[12]_new_ I3=$abc$72873$new_n8481_ O=$abc$72873$new_n8480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[12] I3=soc.cpu.pcpi_mul.pcpi_rd[12] O=$abc$72873$new_n8481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18308_Y_new_inv_ I3=soc.cpu.count_cycle[12] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32929_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[44] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18308_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[44] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[12] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32929_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[12] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[12] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33357[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n8497_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[13]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[13]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[13]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[29] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[13]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8491_ I2=soc.cpu.cpuregs_rs1[13] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33364[0]_new_inv_ I1=$abc$72873$new_n8492_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13]_new_inv_ I3=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ O=$abc$72873$new_n8491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[13] I3=soc.cpu.pcpi_mul.pcpi_rd[13] O=$abc$72873$new_n8492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8494_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[45] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8495_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.count_cycle[13] O=$abc$72873$new_n8494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[13] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[45] O=$abc$72873$new_n8495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[13] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[13] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33364[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8508_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[14]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[30] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[14]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33374_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[14]_new_ I3=$abc$72873$new_n8504_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33371[0]_new_inv_ I2=soc.cpu.cpuregs_rs1[14] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33374_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.timer[14] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[14] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33371[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[14] I3=soc.cpu.pcpi_mul.pcpi_rd[14] O=$abc$72873$new_n8504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I1=$abc$72873$new_n8506_ I2=soc.cpu.count_instr[46] I3=soc.cpu.instr_rdinstrh O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8507_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.count_cycle[14] O=$abc$72873$new_n8506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[14] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[46] O=$abc$72873$new_n8507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8519_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[15]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$new_n8434_ I3=$abc$72873$soc.cpu.mem_rdata_word[15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_ I1=soc.cpu.mem_rdata[31] I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_ I3=$abc$72873$soc.cpu.mem_rdata[15]_new_inv_ O=$abc$72873$soc.cpu.mem_rdata_word[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8513_ I2=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33378[0]_new_inv_ I1=$abc$72873$new_n8514_ I2=soc.cpu.cpuregs_rs1[15] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[15] I3=soc.cpu.pcpi_mul.pcpi_rd[15] O=$abc$72873$new_n8514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[15] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33378[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8517_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[15] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8518_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.count_cycle[15] O=$abc$72873$new_n8517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[47] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[47] O=$abc$72873$new_n8518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8531_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[16]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[16]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[16] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_ I2=$abc$72873$soc.cpu.mem_rdata_word[15]_new_inv_ I3=soc.cpu.latched_is_lh O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.latched_is_lh I3=soc.cpu.latched_is_lb O=$abc$72873$new_n8523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8525_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17047_Y_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[16] I3=soc.cpu.pcpi_mul.pcpi_rd[16] O=$abc$72873$new_n8525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33385[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[16]_new_ I2=soc.cpu.cpuregs_rs1[16] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17047_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18312_Y_new_inv_ I3=soc.cpu.count_cycle[16] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8529_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[48] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18312_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[16] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[48] O=$abc$72873$new_n8529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[16] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[16] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33385[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8541_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[17]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[17] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8535_ I3=$abc$72873$new_n8540_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[17]_new_ I1=$abc$72873$new_n8536_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[17] O=$abc$72873$new_n8535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[17] I3=soc.cpu.pcpi_mul.pcpi_rd[17] O=$abc$72873$new_n8536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18313_Y_new_inv_ I3=soc.cpu.count_cycle[17] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8539_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[49] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18313_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[17] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[49] O=$abc$72873$new_n8539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[17] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[17] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8551_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[18]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[18]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[18] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8545_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17049_Y_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[18] I3=soc.cpu.pcpi_mul.pcpi_rd[18] O=$abc$72873$new_n8545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33399[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[18]_new_ I2=soc.cpu.cpuregs_rs1[18] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17049_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18314_Y_new_inv_ I3=soc.cpu.count_cycle[18] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[50] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18314_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[50] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[18] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[18] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[18] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33399[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8561_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[19]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[19] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8555_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33406[0]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[19]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8556_ I2=soc.cpu.cpuregs_rs1[19] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[19] I3=soc.cpu.pcpi_mul.pcpi_rd[19] O=$abc$72873$new_n8556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18315_Y_new_inv_ I3=soc.cpu.count_cycle[19] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[51] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18315_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[51] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[19] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[19] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33406[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8571_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[20]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[20] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8565_ I3=$abc$72873$new_n8570_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[20]_new_ I1=$abc$72873$new_n8566_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[20] O=$abc$72873$new_n8565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[20] I3=soc.cpu.pcpi_mul.pcpi_rd[20] O=$abc$72873$new_n8566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18316_Y_new_inv_ I3=soc.cpu.count_cycle[20] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8569_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[20] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18316_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[52] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[52] O=$abc$72873$new_n8569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[20] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.timer[20] I3=soc.cpu.instr_timer O=$abc$72873$new_n8570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8581_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[21]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[21] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17052_Y_new_inv_ I3=$abc$72873$new_n8580_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8576_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[21]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[21] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17052_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[21] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[21] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18317_Y_new_inv_ I3=soc.cpu.count_cycle[21] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8579_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[21] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18317_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[53] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[53] O=$abc$72873$new_n8579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[21] I3=soc.cpu.pcpi_mul.pcpi_rd[21] O=$abc$72873$new_n8580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[21] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[21] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n8591_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[22]_new_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[22]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[22] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[22]_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[1]_new_ I3=$abc$72873$new_n8585_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[22] I3=soc.cpu.pcpi_mul.pcpi_rd[22] O=$abc$72873$new_n8585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[22] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18318_Y_new_inv_ I3=soc.cpu.count_cycle[22] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[54] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18318_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[54] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[22] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[22] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[22] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[22] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8601_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[23]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[23] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8595_ I2=soc.cpu.cpuregs_rs1[23] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33434[0]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[23]_new_ I3=$abc$72873$new_n8596_ O=$abc$72873$new_n8595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[23] I3=soc.cpu.pcpi_mul.pcpi_rd[23] O=$abc$72873$new_n8596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I1=$abc$72873$new_n8598_ I2=soc.cpu.count_instr[55] I3=soc.cpu.instr_rdinstrh O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8599_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I3=soc.cpu.count_cycle[23] O=$abc$72873$new_n8598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[23] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[55] O=$abc$72873$new_n8599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[23] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33434[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8611_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17055_Y_new_inv_ I3=$abc$72873$new_n8610_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8606_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[24]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17055_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[24] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.timer[24] I3=soc.cpu.instr_timer O=$abc$72873$new_n8606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_ I3=soc.cpu.count_cycle[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8609_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[24] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[56] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[56] O=$abc$72873$new_n8609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[24] I3=soc.cpu.pcpi_mul.pcpi_rd[24] O=$abc$72873$new_n8610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8621_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8615_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[25]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8617_ I1=$abc$72873$new_n8616_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[25] O=$abc$72873$new_n8615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[25] I3=soc.cpu.pcpi_mul.pcpi_rd[25] O=$abc$72873$new_n8616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[25] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[25] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_ I3=soc.cpu.count_cycle[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8620_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[25] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[57] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[57] O=$abc$72873$new_n8620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8631_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[26]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[26] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17057_Y_new_inv_ I3=$abc$72873$new_n8630_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8626_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[26]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[26] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17057_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[26] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.irq_mask[26] I3=soc.cpu.instr_maskirq O=$abc$72873$new_n8626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18322_Y_new_inv_ I3=soc.cpu.count_cycle[26] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[58] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18322_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[58] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[26] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[26] I3=soc.cpu.pcpi_mul.pcpi_rd[26] O=$abc$72873$new_n8630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[26] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8641_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[27] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8635_ I2=soc.cpu.cpuregs_rs1[27] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33462[0]_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[27]_new_ I3=$abc$72873$new_n8636_ O=$abc$72873$new_n8635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[27] I3=soc.cpu.pcpi_mul.pcpi_rd[27] O=$abc$72873$new_n8636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18323_Y_new_inv_ I3=soc.cpu.count_cycle[27] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8639_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[27] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18323_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[59] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[59] O=$abc$72873$new_n8639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[27] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33462[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8651_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[28]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[28] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8645_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17059_Y_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[28] I3=soc.cpu.pcpi_mul.pcpi_rd[28] O=$abc$72873$new_n8645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33469[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[28]_new_ I2=soc.cpu.cpuregs_rs1[28] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17059_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18324_Y_new_inv_ I3=soc.cpu.count_cycle[28] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[60] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18324_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[60] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[28] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[28] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[28] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33469[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8661_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[29]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[29] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n8655_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17060_Y_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[29] I3=soc.cpu.pcpi_mul.pcpi_rd[29] O=$abc$72873$new_n8655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33476[0]_new_inv_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[29]_new_ I2=soc.cpu.cpuregs_rs1[29] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17060_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18325_Y_new_inv_ I3=soc.cpu.count_cycle[29] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[61] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18325_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[61] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[29] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[29] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[29] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33476[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8671_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17061_Y_new_inv_ I3=$abc$72873$new_n8670_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72873$new_n8666_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[30]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17061_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[30] I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ I2=soc.cpu.timer[30] I3=soc.cpu.instr_timer O=$abc$72873$new_n8666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_ I3=soc.cpu.count_cycle[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8669_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[30] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[62] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[62] O=$abc$72873$new_n8669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[30] I3=soc.cpu.pcpi_mul.pcpi_rd[30] O=$abc$72873$new_n8670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8681_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[31]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_ I2=$abc$72873$new_n8523_ I3=soc.cpu.mem_rdata[31] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n8675_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33490[0]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[31]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8676_ I2=soc.cpu.cpuregs_rs1[31] I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_ O=$abc$72873$new_n8675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[31] I3=soc.cpu.pcpi_mul.pcpi_rd[31] O=$abc$72873$new_n8676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18327_Y_new_inv_ I3=soc.cpu.count_cycle[31] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[63] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18327_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[63] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[31] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[31] I3=soc.cpu.instr_maskirq O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$33490[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_ I2=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31] I3=soc.cpu.cpu_state[3] O=$abc$72873$new_n8681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72873$new_n5007_ I1=soc.cpu.irq_pending[1] I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_ I3=soc.cpu.irq_mask[1] O=$abc$72873$techmap$techmap\soc.cpu.$procmux$2798.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$35453_new_ I1=$abc$72873$new_n8685_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_ I3=soc.simpleuart.recv_state[0] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7414[31] I1=$abc$72873$new_n5949_ I2=soc.simpleuart.recv_state[0] I3=soc.simpleuart.recv_state[2] O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$35453_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5949_ I2=uart_in I3=soc.simpleuart.recv_state[0] O=$abc$72873$new_n8685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16245_Y_new_ I1=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16240_Y[1]_new_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_ I3=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_ I3=$abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_ O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16245_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.recv_state[0] I1=$abc$72873$new_n5949_ I2=$abc$72873$auto$alumacc.cc:491:replace_alu$7414[31] I3=soc.simpleuart.recv_state[2] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16240_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[0] I3=$abc$72873$new_n8692_ O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$35453_new_ I3=$abc$72873$new_n5947_ O=$abc$72873$new_n8692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=$abc$72873$new_n5679_ I2=$abc$72873$new_n5726_ I3=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7222_new_ O=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6370.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7222_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[14] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14298
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[13] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[12] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[13] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14318
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14330
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=soc.cpu.pcpi_insn[13] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14860
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[6] I3=soc.cpu.irq_pending[6] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[7] I3=soc.cpu.irq_pending[7] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[9] I3=soc.cpu.irq_pending[9] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[10] I3=soc.cpu.irq_pending[10] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[11] I3=soc.cpu.irq_pending[11] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[12] I3=soc.cpu.irq_pending[12] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[13] I3=soc.cpu.irq_pending[13] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[15] I3=soc.cpu.irq_pending[15] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[16] I3=soc.cpu.irq_pending[16] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[17] I3=soc.cpu.irq_pending[17] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[18] I3=soc.cpu.irq_pending[18] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[19] I3=soc.cpu.irq_pending[19] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[20] I3=soc.cpu.irq_pending[20] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[21] I3=soc.cpu.irq_pending[21] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[22] I3=soc.cpu.irq_pending[22] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[23] I3=soc.cpu.irq_pending[23] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[25] I3=soc.cpu.irq_pending[25] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[26] I3=soc.cpu.irq_pending[26] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[27] I3=soc.cpu.irq_pending[27] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[28] I3=soc.cpu.irq_pending[28] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[29] I3=soc.cpu.irq_pending[29] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[30] I3=soc.cpu.irq_pending[30] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[31] I3=soc.cpu.irq_pending[31] O=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[1] I3=soc.cpu.pcpi_div.quotient_msk[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[2] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[3] I3=soc.cpu.pcpi_div.quotient_msk[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[4] I3=soc.cpu.pcpi_div.quotient_msk[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[5] I3=soc.cpu.pcpi_div.quotient_msk[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[6] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[7] I3=soc.cpu.pcpi_div.quotient_msk[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[8] I3=soc.cpu.pcpi_div.quotient_msk[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[9] I3=soc.cpu.pcpi_div.quotient_msk[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[10] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[11] I3=soc.cpu.pcpi_div.quotient_msk[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[12] I3=soc.cpu.pcpi_div.quotient_msk[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[13] I3=soc.cpu.pcpi_div.quotient_msk[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[14] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[15] I3=soc.cpu.pcpi_div.quotient_msk[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[16] I3=soc.cpu.pcpi_div.quotient_msk[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[17] I3=soc.cpu.pcpi_div.quotient_msk[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[18] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[19] I3=soc.cpu.pcpi_div.quotient_msk[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[20] I3=soc.cpu.pcpi_div.quotient_msk[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[21] I3=soc.cpu.pcpi_div.quotient_msk[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[22] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[23] I3=soc.cpu.pcpi_div.quotient_msk[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[24] I3=soc.cpu.pcpi_div.quotient_msk[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[25] I3=soc.cpu.pcpi_div.quotient_msk[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[26] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[27] I3=soc.cpu.pcpi_div.quotient_msk[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[28] I3=soc.cpu.pcpi_div.quotient_msk[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[29] I3=soc.cpu.pcpi_div.quotient_msk[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[30] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[31] I3=soc.cpu.pcpi_div.quotient_msk[31] O=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.latched_stalu O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3685.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lh I3=soc.cpu.latched_is_lh O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3591.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lb I3=soc.cpu.latched_is_lb O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3578.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[44] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[44] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$72873$auto$maccmap.cc:112:fulladd$14274[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[45] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[45] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$72873$auto$maccmap.cc:112:fulladd$14274[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[46] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[46] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$72873$auto$maccmap.cc:112:fulladd$14274[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[47] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[47] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$72873$auto$maccmap.cc:112:fulladd$14274[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[44] I1=soc.cpu.pcpi_mul.rd[44] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[44] O=soc.cpu.pcpi_mul.next_rd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[45] I1=soc.cpu.pcpi_mul.rd[45] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[45] O=$abc$72873$auto$maccmap.cc:111:fulladd$14273[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[46] I1=soc.cpu.pcpi_mul.rd[46] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[46] O=$abc$72873$auto$maccmap.cc:111:fulladd$14273[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[47] I1=soc.cpu.pcpi_mul.rd[47] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[47] O=$abc$72873$auto$maccmap.cc:111:fulladd$14273[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[48] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[48] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$72873$auto$maccmap.cc:112:fulladd$25955[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[49] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[49] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$72873$auto$maccmap.cc:112:fulladd$25955[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[50] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[50] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$72873$auto$maccmap.cc:112:fulladd$25955[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[51] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[51] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$72873$auto$maccmap.cc:112:fulladd$25955[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[48] I1=soc.cpu.pcpi_mul.rd[48] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[48] O=soc.cpu.pcpi_mul.next_rd[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[49] I1=soc.cpu.pcpi_mul.rd[49] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[49] O=$abc$72873$auto$maccmap.cc:111:fulladd$25954[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[50] I1=soc.cpu.pcpi_mul.rd[50] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[50] O=$abc$72873$auto$maccmap.cc:111:fulladd$25954[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[51] I1=soc.cpu.pcpi_mul.rd[51] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[51] O=$abc$72873$auto$maccmap.cc:111:fulladd$25954[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[40] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[40] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$72873$auto$maccmap.cc:112:fulladd$25984[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[41] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[41] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$72873$auto$maccmap.cc:112:fulladd$25984[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[42] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[42] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$72873$auto$maccmap.cc:112:fulladd$25984[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[43] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[43] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$72873$auto$maccmap.cc:112:fulladd$25984[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[40] I1=soc.cpu.pcpi_mul.rd[40] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[40] O=soc.cpu.pcpi_mul.next_rd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[41] I1=soc.cpu.pcpi_mul.rd[41] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[41] O=$abc$72873$auto$maccmap.cc:111:fulladd$25983[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[42] I1=soc.cpu.pcpi_mul.rd[42] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[42] O=$abc$72873$auto$maccmap.cc:111:fulladd$25983[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[43] I1=soc.cpu.pcpi_mul.rd[43] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[43] O=$abc$72873$auto$maccmap.cc:111:fulladd$25983[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[8] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[8] I3=soc.cpu.pcpi_mul.rd[8] O=$abc$72873$auto$maccmap.cc:112:fulladd$25991[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[9] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[9] I3=soc.cpu.pcpi_mul.rd[9] O=$abc$72873$auto$maccmap.cc:112:fulladd$25991[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[10] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[10] I3=soc.cpu.pcpi_mul.rd[10] O=$abc$72873$auto$maccmap.cc:112:fulladd$25991[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[11] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[11] I3=soc.cpu.pcpi_mul.rd[11] O=$abc$72873$auto$maccmap.cc:112:fulladd$25991[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[8] I1=soc.cpu.pcpi_mul.rd[8] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[8] O=soc.cpu.pcpi_mul.next_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[9] I1=soc.cpu.pcpi_mul.rd[9] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$72873$auto$maccmap.cc:111:fulladd$25990[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[10] I1=soc.cpu.pcpi_mul.rd[10] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$72873$auto$maccmap.cc:111:fulladd$25990[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[11] I1=soc.cpu.pcpi_mul.rd[11] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$72873$auto$maccmap.cc:111:fulladd$25990[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[0] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[0] I3=soc.cpu.pcpi_mul.rd[0] O=$abc$72873$auto$maccmap.cc:112:fulladd$25999[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[1] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[1] I3=soc.cpu.pcpi_mul.rd[1] O=$abc$72873$auto$maccmap.cc:112:fulladd$25999[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[2] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[2] I3=soc.cpu.pcpi_mul.rd[2] O=$abc$72873$auto$maccmap.cc:112:fulladd$25999[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[3] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[3] I3=soc.cpu.pcpi_mul.rd[3] O=$abc$72873$auto$maccmap.cc:112:fulladd$25999[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[0] I1=soc.cpu.pcpi_mul.rd[0] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[0] O=soc.cpu.pcpi_mul.next_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[1] I1=soc.cpu.pcpi_mul.rd[1] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$72873$auto$maccmap.cc:111:fulladd$25998[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[2] I1=soc.cpu.pcpi_mul.rd[2] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$72873$auto$maccmap.cc:111:fulladd$25998[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[3] I1=soc.cpu.pcpi_mul.rd[3] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$72873$auto$maccmap.cc:111:fulladd$25998[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[56] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[56] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$72873$auto$maccmap.cc:112:fulladd$26006[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[57] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[57] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$72873$auto$maccmap.cc:112:fulladd$26006[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[58] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[58] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$72873$auto$maccmap.cc:112:fulladd$26006[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[59] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[59] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$72873$auto$maccmap.cc:112:fulladd$26006[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[56] I1=soc.cpu.pcpi_mul.rd[56] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[56] O=soc.cpu.pcpi_mul.next_rd[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[57] I1=soc.cpu.pcpi_mul.rd[57] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[57] O=$abc$72873$auto$maccmap.cc:111:fulladd$26005[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[58] I1=soc.cpu.pcpi_mul.rd[58] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[58] O=$abc$72873$auto$maccmap.cc:111:fulladd$26005[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[59] I1=soc.cpu.pcpi_mul.rd[59] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[59] O=$abc$72873$auto$maccmap.cc:111:fulladd$26005[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[60] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[60] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$72873$auto$maccmap.cc:112:fulladd$26013[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[61] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[61] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$72873$auto$maccmap.cc:112:fulladd$26013[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[62] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[62] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$72873$auto$maccmap.cc:112:fulladd$26013[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[60] I1=soc.cpu.pcpi_mul.rd[60] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[60] O=soc.cpu.pcpi_mul.next_rd[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[61] I1=soc.cpu.pcpi_mul.rd[61] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[61] O=$abc$72873$auto$maccmap.cc:111:fulladd$26012[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[62] I1=soc.cpu.pcpi_mul.rd[62] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[62] O=$abc$72873$auto$maccmap.cc:111:fulladd$26012[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[63] I1=soc.cpu.pcpi_mul.rd[63] I2=soc.cpu.pcpi_mul.rs2[63] I3=soc.cpu.pcpi_mul.rs1[0] O=$abc$72873$auto$maccmap.cc:111:fulladd$26012[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[4] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[4] I3=soc.cpu.pcpi_mul.rd[4] O=$abc$72873$auto$maccmap.cc:112:fulladd$26021[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[5] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[5] I3=soc.cpu.pcpi_mul.rd[5] O=$abc$72873$auto$maccmap.cc:112:fulladd$26021[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[6] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[6] I3=soc.cpu.pcpi_mul.rd[6] O=$abc$72873$auto$maccmap.cc:112:fulladd$26021[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[7] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[7] I3=soc.cpu.pcpi_mul.rd[7] O=$abc$72873$auto$maccmap.cc:112:fulladd$26021[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[4] I1=soc.cpu.pcpi_mul.rd[4] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[4] O=soc.cpu.pcpi_mul.next_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[5] I1=soc.cpu.pcpi_mul.rd[5] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$72873$auto$maccmap.cc:111:fulladd$26020[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[6] I1=soc.cpu.pcpi_mul.rd[6] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$72873$auto$maccmap.cc:111:fulladd$26020[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[7] I1=soc.cpu.pcpi_mul.rd[7] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$72873$auto$maccmap.cc:111:fulladd$26020[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[12] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[12] I3=soc.cpu.pcpi_mul.rd[12] O=$abc$72873$auto$maccmap.cc:112:fulladd$26046[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[13] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[13] I3=soc.cpu.pcpi_mul.rd[13] O=$abc$72873$auto$maccmap.cc:112:fulladd$26046[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[14] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[14] I3=soc.cpu.pcpi_mul.rd[14] O=$abc$72873$auto$maccmap.cc:112:fulladd$26046[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[15] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[15] I3=soc.cpu.pcpi_mul.rd[15] O=$abc$72873$auto$maccmap.cc:112:fulladd$26046[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[12] I1=soc.cpu.pcpi_mul.rd[12] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[12] O=soc.cpu.pcpi_mul.next_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[13] I1=soc.cpu.pcpi_mul.rd[13] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$72873$auto$maccmap.cc:111:fulladd$26045[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[14] I1=soc.cpu.pcpi_mul.rd[14] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$72873$auto$maccmap.cc:111:fulladd$26045[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[15] I1=soc.cpu.pcpi_mul.rd[15] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$72873$auto$maccmap.cc:111:fulladd$26045[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[20] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[20] I3=soc.cpu.pcpi_mul.rd[20] O=$abc$72873$auto$maccmap.cc:112:fulladd$26053[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[21] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[21] I3=soc.cpu.pcpi_mul.rd[21] O=$abc$72873$auto$maccmap.cc:112:fulladd$26053[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[22] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[22] I3=soc.cpu.pcpi_mul.rd[22] O=$abc$72873$auto$maccmap.cc:112:fulladd$26053[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[23] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[23] I3=soc.cpu.pcpi_mul.rd[23] O=$abc$72873$auto$maccmap.cc:112:fulladd$26053[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[20] I1=soc.cpu.pcpi_mul.rd[20] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[20] O=soc.cpu.pcpi_mul.next_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[21] I1=soc.cpu.pcpi_mul.rd[21] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$72873$auto$maccmap.cc:111:fulladd$26052[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[22] I1=soc.cpu.pcpi_mul.rd[22] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$72873$auto$maccmap.cc:111:fulladd$26052[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[23] I1=soc.cpu.pcpi_mul.rd[23] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$72873$auto$maccmap.cc:111:fulladd$26052[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[16] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[16] I3=soc.cpu.pcpi_mul.rd[16] O=$abc$72873$auto$maccmap.cc:112:fulladd$26061[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[17] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[17] I3=soc.cpu.pcpi_mul.rd[17] O=$abc$72873$auto$maccmap.cc:112:fulladd$26061[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[18] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[18] I3=soc.cpu.pcpi_mul.rd[18] O=$abc$72873$auto$maccmap.cc:112:fulladd$26061[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[19] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[19] I3=soc.cpu.pcpi_mul.rd[19] O=$abc$72873$auto$maccmap.cc:112:fulladd$26061[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[16] I1=soc.cpu.pcpi_mul.rd[16] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[16] O=soc.cpu.pcpi_mul.next_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[17] I1=soc.cpu.pcpi_mul.rd[17] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$72873$auto$maccmap.cc:111:fulladd$26060[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[18] I1=soc.cpu.pcpi_mul.rd[18] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$72873$auto$maccmap.cc:111:fulladd$26060[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[19] I1=soc.cpu.pcpi_mul.rd[19] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$72873$auto$maccmap.cc:111:fulladd$26060[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[28] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[28] I3=soc.cpu.pcpi_mul.rd[28] O=$abc$72873$auto$maccmap.cc:112:fulladd$26088[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[29] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[29] I3=soc.cpu.pcpi_mul.rd[29] O=$abc$72873$auto$maccmap.cc:112:fulladd$26088[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[30] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[30] I3=soc.cpu.pcpi_mul.rd[30] O=$abc$72873$auto$maccmap.cc:112:fulladd$26088[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[31] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[31] I3=soc.cpu.pcpi_mul.rd[31] O=$abc$72873$auto$maccmap.cc:112:fulladd$26088[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[28] I1=soc.cpu.pcpi_mul.rd[28] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[28] O=soc.cpu.pcpi_mul.next_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[29] I1=soc.cpu.pcpi_mul.rd[29] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$72873$auto$maccmap.cc:111:fulladd$26087[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[30] I1=soc.cpu.pcpi_mul.rd[30] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$72873$auto$maccmap.cc:111:fulladd$26087[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[31] I1=soc.cpu.pcpi_mul.rd[31] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[31] O=$abc$72873$auto$maccmap.cc:111:fulladd$26087[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[24] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[24] I3=soc.cpu.pcpi_mul.rd[24] O=$abc$72873$auto$maccmap.cc:112:fulladd$26095[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[25] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[25] I3=soc.cpu.pcpi_mul.rd[25] O=$abc$72873$auto$maccmap.cc:112:fulladd$26095[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[26] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[26] I3=soc.cpu.pcpi_mul.rd[26] O=$abc$72873$auto$maccmap.cc:112:fulladd$26095[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[27] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[27] I3=soc.cpu.pcpi_mul.rd[27] O=$abc$72873$auto$maccmap.cc:112:fulladd$26095[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[24] I1=soc.cpu.pcpi_mul.rd[24] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[24] O=soc.cpu.pcpi_mul.next_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[25] I1=soc.cpu.pcpi_mul.rd[25] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$72873$auto$maccmap.cc:111:fulladd$26094[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[26] I1=soc.cpu.pcpi_mul.rd[26] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$72873$auto$maccmap.cc:111:fulladd$26094[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[27] I1=soc.cpu.pcpi_mul.rd[27] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$72873$auto$maccmap.cc:111:fulladd$26094[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[32] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[32] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$72873$auto$maccmap.cc:112:fulladd$26103[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[33] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[33] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$72873$auto$maccmap.cc:112:fulladd$26103[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[34] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[34] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$72873$auto$maccmap.cc:112:fulladd$26103[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[35] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[35] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$72873$auto$maccmap.cc:112:fulladd$26103[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[32] I1=soc.cpu.pcpi_mul.rd[32] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[32] O=soc.cpu.pcpi_mul.next_rd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[33] I1=soc.cpu.pcpi_mul.rd[33] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[33] O=$abc$72873$auto$maccmap.cc:111:fulladd$26102[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[34] I1=soc.cpu.pcpi_mul.rd[34] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[34] O=$abc$72873$auto$maccmap.cc:111:fulladd$26102[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[35] I1=soc.cpu.pcpi_mul.rd[35] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[35] O=$abc$72873$auto$maccmap.cc:111:fulladd$26102[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[52] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[52] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$72873$auto$maccmap.cc:112:fulladd$26110[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[53] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[53] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$72873$auto$maccmap.cc:112:fulladd$26110[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[54] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[54] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$72873$auto$maccmap.cc:112:fulladd$26110[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[55] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[55] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$72873$auto$maccmap.cc:112:fulladd$26110[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[52] I1=soc.cpu.pcpi_mul.rd[52] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[52] O=soc.cpu.pcpi_mul.next_rd[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[53] I1=soc.cpu.pcpi_mul.rd[53] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[53] O=$abc$72873$auto$maccmap.cc:111:fulladd$26109[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[54] I1=soc.cpu.pcpi_mul.rd[54] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[54] O=$abc$72873$auto$maccmap.cc:111:fulladd$26109[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[55] I1=soc.cpu.pcpi_mul.rd[55] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[55] O=$abc$72873$auto$maccmap.cc:111:fulladd$26109[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[36] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[36] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$72873$auto$maccmap.cc:112:fulladd$26139[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[37] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[37] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$72873$auto$maccmap.cc:112:fulladd$26139[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[38] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[38] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$72873$auto$maccmap.cc:112:fulladd$26139[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[39] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[39] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$72873$auto$maccmap.cc:112:fulladd$26139[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[36] I1=soc.cpu.pcpi_mul.rd[36] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[36] O=soc.cpu.pcpi_mul.next_rd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[37] I1=soc.cpu.pcpi_mul.rd[37] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[37] O=$abc$72873$auto$maccmap.cc:111:fulladd$26138[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[38] I1=soc.cpu.pcpi_mul.rd[38] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[38] O=$abc$72873$auto$maccmap.cc:111:fulladd$26138[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[39] I1=soc.cpu.pcpi_mul.rd[39] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[39] O=$abc$72873$auto$maccmap.cc:111:fulladd$26138[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=resetn O=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 O=soc.cpu.mem_rdata_latched[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72873$auto$rtlil.cc:1981:NotGate$72379 O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.start O=$abc$72873$auto$rtlil.cc:1981:NotGate$72751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$72873$auto$rtlil.cc:1981:NotGate$72767
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer_resetn O=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[62] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[61] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[60] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[59] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[58] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[57] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[56] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[55] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[54] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[53] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[52] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[51] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[50] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[49] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[48] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[47] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[46] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[45] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[44] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[43] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[42] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[41] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[40] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[39] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[38] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[37] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[36] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[35] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[34] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[33] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[32] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] O=soc.cpu.mem_rdata_latched[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer.flash_clk O=$abc$72873$auto$alumacc.cc:474:replace_alu$7720.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.jump O=$abc$72873$techmap\soc.spimemio.$procmux$6356_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clock.counterI[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70446[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clock.counterO[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70465[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_cycle[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70750[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_instr[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70769[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70793[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_counter[0] O=$abc$72873$auto$simplemap.cc:309:simplemap_lut$71021[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.cpuregs.wen O=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.latched_compr O=$abc$72873$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.compressed_instr O=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[0] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[1] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[2] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[3] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[4] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[5] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[6] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[7] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[8] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[9] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[10] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[11] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[12] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[13] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[14] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[15] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[16] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[17] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[18] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[20] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[21] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[22] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[23] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[24] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[25] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[26] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[27] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[28] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[29] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[30] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[19] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[31] O=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[18] I1=soc.cpu.mem_addr[18] I2=soc.spimemio.rd_addr[9] I3=soc.cpu.mem_addr[9] O=$abc$72873$new_n9359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n4846_ I1=$abc$72873$new_n9359_ I2=soc.spimemio.rd_valid I3=$abc$72873$new_n4845_ O=$abc$72873$new_n9360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[1] I2=$abc$72873$new_n4864_ I3=$abc$72873$new_n4865_ O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[1] I3=soc.spimemio.rdata[1] O=$abc$72873$new_n9363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9363_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[1]_new_ O=$abc$72873$soc.cpu.mem_rdata[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[0] I2=$abc$72873$new_n4888_ I3=$abc$72873$new_n4887_ O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[0] I3=soc.spimemio.rdata[0] O=$abc$72873$new_n9366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9366_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[0]_new_ O=$abc$72873$soc.cpu.mem_rdata[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n9499_ I3=$abc$72873$new_n4910_ O=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$72873$new_n5023_ I2=$abc$72873$new_n5026_ I3=$abc$72873$new_n4928_ O=$abc$72873$new_n9372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[6] I3=soc.spimemio.rdata[6] O=$abc$72873$new_n9377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9377_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_ O=$abc$72873$soc.cpu.mem_rdata[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[2] I2=$abc$72873$new_n5062_ I3=$abc$72873$new_n5061_ O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[2] I3=soc.spimemio.rdata[2] O=$abc$72873$new_n9380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9380_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[2]_new_ O=$abc$72873$soc.cpu.mem_rdata[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[4] I2=$abc$72873$new_n5077_ I3=$abc$72873$new_n5075_ O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[4] I3=soc.spimemio.rdata[4] O=$abc$72873$new_n9383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9383_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[4]_new_ O=$abc$72873$soc.cpu.mem_rdata[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[5] I2=$abc$72873$new_n5091_ I3=$abc$72873$new_n5093_ O=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[5] I3=soc.spimemio.rdata[5] O=$abc$72873$new_n9386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9386_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[5]_new_ O=$abc$72873$soc.cpu.mem_rdata[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[3] I3=soc.spimemio.rdata[3] O=$abc$72873$new_n9388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9388_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[3]_new_ O=$abc$72873$soc.cpu.mem_rdata[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$72873$soc.cpu.mem_rdata[8]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$72873$new_n9390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$72873$new_n9390_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[24] I3=soc.cpu.mem_rdata_q[24] O=$abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$72873$soc.cpu.mem_rdata[7]_new_inv_ I3=soc.cpu.mem_rdata_q[7] O=$abc$72873$new_n9392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$72873$new_n9392_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[23] I3=soc.cpu.mem_rdata_q[23] O=$abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=iomem_rdata[7] I3=soc.spimemio.rdata[7] O=$abc$72873$new_n9394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72873$new_n4811_ I2=$abc$72873$new_n9394_ I3=$abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_ O=$abc$72873$soc.cpu.mem_rdata[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010010010110101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27601[0]_new_inv_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_ I2=$abc$72873$new_n5300_ I3=$abc$72873$new_n5304_ O=$abc$72873$new_n9397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72873$new_n9397_ I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_inv_ I2=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I3=$abc$72873$new_n5269_ O=$abc$72873$techmap\soc.cpu.$procmux$4563_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 I2=soc.cpu.decoded_rs1[3] I3=$abc$72873$techmap\soc.cpu.$procmux$4563_Y[3]_new_ O=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$72873$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$72873$new_n9400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$72873$new_n9400_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[25] I3=soc.cpu.mem_rdata_q[25] O=$abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=soc.cpu.instr_bge I1=soc.cpu.instr_bgeu I2=soc.cpu.is_slti_blt_slt I3=soc.cpu.is_sltiu_bltu_sltu O=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27565_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27552_new_inv_ I1=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_ I2=soc.cpu.instr_bne I3=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$27565_new_inv_ O=$abc$72873$soc.cpu.alu_out_0_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001010001010
.gate SB_LUT4 I0=pwmIF.count_temp[4] I1=pwm_connectorIF[4] I2=pwm_connectorIF[8] I3=pwmIF.count_temp[8] O=$abc$72873$new_n9404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[14]_new_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[15]_new_ I2=pwmIB.count_temp[4] I3=pwm_connectorIB[4] O=$abc$72873$new_n9408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwmIB.count_temp[7] I1=pwm_connectorIB[7] I2=pwmIB.count_temp[5] I3=pwm_connectorIB[5] O=$abc$72873$new_n9409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5804_ I1=$abc$72873$new_n5802_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14442[0]_new_ I3=$abc$72873$new_n9409_ O=$abc$72873$new_n9410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7526[31] I2=$abc$72873$new_n9408_ I3=$abc$72873$new_n9410_ O=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7536_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=pwmDF.count_temp[4] I1=pwm_connectorDF[4] I2=pwm_connectorDF[8] I3=pwmDF.count_temp[8] O=$abc$72873$new_n9412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmDB.count_temp[4] I1=pwm_connectorDB[4] I2=pwm_connectorDB[8] I3=pwmDB.count_temp[8] O=$abc$72873$new_n9416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_ I1=$abc$72873$new_n4802_ I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[0]_new_inv_ I3=soc.cpu.mem_do_rdata O=$abc$72873$new_n9420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72873$new_n5444_ I1=resetn I2=$abc$72873$new_n9420_ I3=soc.cpu.trap O=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[13] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.recv_divcnt[9] I3=soc.simpleuart.cfg_divider[9] O=$abc$72873$new_n9422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[25] I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.cfg_divider[15] I3=soc.simpleuart.recv_divcnt[15] O=$abc$72873$new_n9423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$new_n5919_ I1=$abc$72873$new_n9423_ I2=$abc$72873$auto$alumacc.cc:490:replace_alu$7402[14]_new_ I3=$abc$72873$new_n5918_ O=$abc$72873$new_n9424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n5912_ I2=$abc$72873$new_n9424_ I3=$abc$72873$new_n9422_ O=$abc$72873$new_n9425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[17] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.recv_divcnt[6] I3=soc.simpleuart.cfg_divider[6] O=$abc$72873$new_n9426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[22] I1=soc.simpleuart.cfg_divider[22] I2=soc.simpleuart.cfg_divider[26] I3=soc.simpleuart.recv_divcnt[26] O=$abc$72873$new_n9427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$new_n5939_ I1=$abc$72873$new_n5938_ I2=$abc$72873$new_n5935_ I3=$abc$72873$new_n5937_ O=$abc$72873$new_n9428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72873$new_n9428_ I1=$abc$72873$new_n5921_ I2=$abc$72873$new_n9427_ I3=$abc$72873$new_n9426_ O=$abc$72873$new_n9429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[14] I1=soc.simpleuart.cfg_divider[14] I2=soc.simpleuart.send_divcnt[8] I3=soc.simpleuart.cfg_divider[8] O=$abc$72873$new_n9430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n5977_ I1=$abc$72873$new_n9430_ I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.cfg_divider[1] O=$abc$72873$new_n9431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n5982_ I1=$abc$72873$new_n9436_ I2=$abc$72873$new_n5957_ I3=$abc$72873$new_n9431_ O=$abc$72873$auto$rtlil.cc:1847:ReduceAnd$7425_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$rtlil.cc:1847:ReduceAnd$7425_new_inv_ I2=$abc$72873$auto$alumacc.cc:491:replace_alu$7419[31] I3=$abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ O=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[17] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.send_divcnt[19] I3=soc.simpleuart.cfg_divider[19] O=$abc$72873$new_n9434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$new_n5975_ I1=$abc$72873$new_n5974_ I2=$abc$72873$new_n5970_ I3=$abc$72873$new_n9434_ O=$abc$72873$new_n9435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n5971_ I1=$abc$72873$new_n9435_ I2=soc.simpleuart.send_divcnt[16] I3=soc.simpleuart.cfg_divider[16] O=$abc$72873$new_n9436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23] I1=soc.cpu.mem_addr[23] I2=soc.cpu.mem_addr[22] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22] O=$abc$72873$new_n9437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$23754[0]_new_inv_ I1=$abc$72873$new_n9437_ I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13] I3=soc.cpu.mem_addr[13] O=$abc$72873$new_n9438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17] I1=soc.cpu.mem_addr[17] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15] I3=soc.cpu.mem_addr[15] O=$abc$72873$new_n9439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n9448_ I1=$abc$72873$new_n9444_ I2=$abc$72873$new_n9439_ I3=$abc$72873$new_n9438_ O=$abc$72873$new_n9440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8] I1=soc.cpu.mem_addr[8] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6] I3=soc.cpu.mem_addr[6] O=$abc$72873$new_n9441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14] I1=soc.cpu.mem_addr[14] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10] I3=soc.cpu.mem_addr[10] O=$abc$72873$new_n9442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n6006_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[19]_new_inv_ I2=$abc$72873$new_n6003_ I3=$abc$72873$new_n9442_ O=$abc$72873$new_n9443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n9441_ I1=$abc$72873$new_n9443_ I2=soc.cpu.mem_addr[4] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4] O=$abc$72873$new_n9444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5] I1=soc.cpu.mem_addr[5] I2=soc.cpu.mem_addr[3] I3=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3] O=$abc$72873$new_n9445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18] I1=soc.cpu.mem_addr[18] I2=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22] I3=soc.cpu.mem_addr[22] O=$abc$72873$new_n9446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72873$new_n6017_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[7]_new_inv_ I2=$abc$72873$new_n6016_ I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7732.C[22] O=$abc$72873$new_n9447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72873$new_n6011_ I1=$abc$72873$new_n9447_ I2=$abc$72873$new_n9446_ I3=$abc$72873$new_n9445_ O=$abc$72873$new_n9448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$new_n6092_ I1=$abc$72873$new_n6091_ I2=soc.cpu.pcpi_div.dividend[1] I3=soc.cpu.pcpi_div.divisor[1] O=$abc$72873$new_n9449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[15] I1=soc.cpu.pcpi_div.dividend[15] I2=soc.cpu.pcpi_div.divisor[13] I3=soc.cpu.pcpi_div.dividend[13] O=$abc$72873$new_n9450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n6098_ I1=$abc$72873$new_n6095_ I2=$abc$72873$new_n6093_ I3=$abc$72873$new_n9450_ O=$abc$72873$new_n9451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n6083_ I2=$abc$72873$new_n9451_ I3=$abc$72873$new_n9449_ O=$abc$72873$new_n9452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72873$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_ I3=$abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ O=$abc$72873$new_n9453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I2=$abc$72873$new_n9453_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$techmap\soc.cpu.$procmux$5499_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011101000101
.gate SB_LUT4 I0=$abc$72873$new_n6644_ I1=$abc$72873$new_n6647_ I2=$abc$72873$techmap\soc.cpu.$procmux$5499_Y[5]_new_ I3=$abc$72873$new_n6651_ O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$abc$72873$new_n6595_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_q[11] I3=$abc$72873$new_n6657_ O=$abc$72873$new_n9456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101110101011
.gate SB_LUT4 I0=$abc$72873$new_n9456_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I2=$abc$72873$new_n6596_ I3=$abc$72873$new_n6669_ O=$abc$72873$new_n9457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001100100
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n9457_ I2=$abc$72873$new_n9456_ I3=soc.cpu.mem_xfer O=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001111001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$72873$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_ I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72873$new_n9459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ I2=$abc$72873$new_n9459_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14716[0]_new_ O=$abc$72873$new_n9460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72873$new_n6596_ I1=$abc$72873$new_n9460_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_ O=$abc$72873$new_n9461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_ I1=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_ I2=soc.cpu.mem_rdata_latched[6] I3=soc.cpu.mem_rdata_latched[12] O=$abc$72873$new_n9462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$72873$new_n9462_ I1=$abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_ I2=$abc$72873$new_n6606_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72873$new_n9463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$72873$new_n6596_ I1=$abc$72873$new_n6611_ I2=$abc$72873$new_n9463_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_ O=$abc$72873$new_n9464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] I1=$abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_ I2=$abc$72873$new_n5343_ I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$19866[1]_new_ O=$abc$72873$new_n9465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_ I1=$abc$72873$new_n5129_ I2=$abc$72873$auto$rtlil.cc:1981:NotGate$71715 I3=$abc$72873$new_n9465_ O=$abc$72873$new_n9466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_ I1=soc.cpu.mem_do_prefetch I2=soc.cpu.is_sb_sh_sw I3=$abc$72873$new_n4935_ O=$abc$72873$new_n9467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001110111011
.gate SB_LUT4 I0=$abc$72873$new_n5011_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_ I2=soc.cpu.mem_do_rinst I3=$abc$72873$new_n4935_ O=$abc$72873$new_n9468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$72873$new_n7124_ I1=soc.spimemio.state[2] I2=soc.spimemio.state[3] I3=$abc$72873$new_n5659_ O=$abc$72873$new_n9471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=$abc$72873$new_n5659_ I1=soc.spimemio.state[0] I2=$abc$72873$new_n9471_ I3=$abc$72873$new_n5726_ O=$abc$72873$new_n9472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7126_ I2=soc.spimemio.jump I3=$abc$72873$new_n5684_ O=$abc$72873$new_n9473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n7119_ I2=$abc$72873$new_n9472_ I3=$abc$72873$new_n9473_ O=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=$abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2] I3=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_ O=$abc$72873$new_n9475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100110001011101
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I1=soc.spimemio.xfer.count[2] I2=$abc$72873$new_n9475_ I3=soc.spimemio.xfer.flash_clk O=$abc$72873$new_n9476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100011011001
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_ I1=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_ I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7726.lcu.g[0]_new_inv_ I3=$abc$72873$new_n7650_ O=$abc$72873$new_n9477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n9476_ I2=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940 I3=$abc$72873$new_n9477_ O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001111001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_ O=$abc$72873$new_n9479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_ I2=$abc$72873$new_n9479_ I3=$abc$72873$new_n7784_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72873$new_n7795_ I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I2=$abc$72873$new_n7737_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n9482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$new_n9482_ I3=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[2]_new_inv_ O=soc.cpu.alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72873$new_n4918_ I1=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_ O=$abc$72873$new_n9488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72873$new_n9488_ I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_ O=$abc$72873$new_n9489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011111110111
.gate SB_LUT4 I0=$abc$72873$new_n9372_ I1=$abc$72873$new_n4919_ I2=$abc$72873$new_n5007_ I3=$abc$72873$techmap\soc.cpu.$procmux$3316_Y O=$abc$72873$new_n9490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=soc.spimemio.rd_addr[8] I1=soc.cpu.mem_addr[8] I2=soc.cpu.mem_addr[12] I3=soc.spimemio.rd_addr[12] O=$abc$72873$new_n9493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.spimemio.rd_addr[20] I1=soc.cpu.mem_addr[20] I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$72873$new_n9494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n4850_ I1=$abc$72873$new_n4849_ I2=$abc$72873$new_n9494_ I3=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[5]_new_ O=$abc$72873$new_n9495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n9360_ I2=$abc$72873$new_n9495_ I3=$abc$72873$new_n9493_ O=$abc$72873$new_n9496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_ I1=$abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_ I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.is_sb_sh_sw O=$abc$72873$new_n9497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72873$new_n4928_ I2=$abc$72873$new_n4919_ I3=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_ O=$abc$72873$new_n9498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n9498_ I2=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_ I3=$abc$72873$new_n9497_ O=$abc$72873$new_n9499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$new_n5788_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14846[0]_new_ I2=pwmIF.count_temp[5] I3=pwm_connectorIF[5] O=$abc$72873$new_n9500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwmIF.count_temp[9] I1=pwm_connectorIF[9] I2=pwmIF.count_temp[7] I3=pwm_connectorIF[7] O=$abc$72873$new_n9501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n9404_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[15]_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[10]_new_ I3=$abc$72873$new_n9501_ O=$abc$72873$new_n9502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7497[31] I2=$abc$72873$new_n9500_ I3=$abc$72873$new_n9502_ O=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7507_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=pwmDF.count_temp[7] I1=pwm_connectorDF[7] I2=pwmDF.count_temp[5] I3=pwm_connectorDF[5] O=$abc$72873$new_n9504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmDF.count_temp[9] I1=pwm_connectorDF[9] I2=pwm_connectorDF[11] I3=pwm_connectorDF[10] O=$abc$72873$new_n9505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$abc$72873$new_n9412_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26224[15]_new_ I2=$abc$72873$new_n9505_ I3=$abc$72873$new_n9504_ O=$abc$72873$new_n9506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7555[31] I1=$abc$72873$new_n5826_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$26255[0]_new_ I3=$abc$72873$new_n9506_ O=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7565_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$72873$new_n5847_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13892[0]_new_ I2=pwmDB.count_temp[5] I3=pwm_connectorDB[5] O=$abc$72873$new_n9508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwmDB.count_temp[9] I1=pwm_connectorDB[9] I2=pwmDB.count_temp[7] I3=pwm_connectorDB[7] O=$abc$72873$new_n9509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72873$new_n9416_ I1=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[15]_new_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[10]_new_ I3=$abc$72873$new_n9509_ O=$abc$72873$new_n9510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:491:replace_alu$7584[31] I2=$abc$72873$new_n9508_ I3=$abc$72873$new_n9510_ O=$abc$72873$auto$rtlil.cc:1848:ReduceOr$7594_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.do_waitirq I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_ I3=soc.cpu.instr_jal O=$abc$72873$new_n9512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011101110
.gate SB_LUT4 I0=$abc$72873$new_n9512_ I1=soc.cpu.irq_state[0] I2=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_ I3=$abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_ O=$abc$72873$techmap\soc.cpu.$procmux$4034_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72873$new_n9468_ I3=$abc$72873$new_n9467_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0] I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_inv_ I2=soc.cpu.cpu_state[1] I3=$abc$72873$techmap\soc.cpu.$procmux$4034_Y_new_ O=$abc$72873$techmap\soc.cpu.$procmux$4040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_ O=$abc$72873$new_n9516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_ I2=$abc$72873$new_n9516_ I3=$abc$72873$new_n7825_ O=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_ I3=$abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][3]_new_inv_ O=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$31727[1]_new_inv_ I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op1[3] I3=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72873$new_n9520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=$abc$72873$new_n9520_ I1=$abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I2=$abc$72873$new_n7737_ I3=soc.cpu.reg_op2[3] O=$abc$72873$new_n9521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[3]_new_inv_ I2=$abc$72873$new_n9521_ I3=$abc$72873$new_n7820_ O=soc.cpu.alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_ I1=$abc$72873$new_n5013_ I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$13230[1]_new_inv_ I3=soc.cpu.cpu_state[1] O=$abc$72873$new_n9523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011101110
.gate SB_LUT4 I0=$abc$72873$new_n9523_ I1=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_ I2=$abc$72873$new_n5010_ I3=$abc$72873$new_n5012_ O=$abc$72873$new_n9524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101100101011
.gate SB_LUT4 I0=$abc$72873$new_n9490_ I1=$abc$72873$new_n9489_ I2=resetn I3=$abc$72873$new_n5016_ O=$abc$72873$new_n9525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72873$new_n4928_ I1=$abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_ I2=$abc$72873$new_n5007_ I3=$abc$72873$techmap\soc.cpu.$procmux$3316_Y O=$abc$72873$new_n9526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101111
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n9526_ I2=$abc$72873$new_n9525_ I3=$abc$72873$new_n9524_ O=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7401.C[1] I0=soc.simpleuart.recv_divcnt[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[10] CO=$auto$alumacc.cc:474:replace_alu$7401.C[11] I0=soc.simpleuart.recv_divcnt[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[11] CO=$auto$alumacc.cc:474:replace_alu$7401.C[12] I0=soc.simpleuart.recv_divcnt[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[12] CO=$auto$alumacc.cc:474:replace_alu$7401.C[13] I0=soc.simpleuart.recv_divcnt[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[13] CO=$auto$alumacc.cc:474:replace_alu$7401.C[14] I0=soc.simpleuart.recv_divcnt[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[14] CO=$auto$alumacc.cc:474:replace_alu$7401.C[15] I0=soc.simpleuart.recv_divcnt[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[15] CO=$auto$alumacc.cc:474:replace_alu$7401.C[16] I0=soc.simpleuart.recv_divcnt[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[16] CO=$auto$alumacc.cc:474:replace_alu$7401.C[17] I0=soc.simpleuart.recv_divcnt[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[17] CO=$auto$alumacc.cc:474:replace_alu$7401.C[18] I0=soc.simpleuart.recv_divcnt[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[18] CO=$auto$alumacc.cc:474:replace_alu$7401.C[19] I0=soc.simpleuart.recv_divcnt[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[19] CO=$auto$alumacc.cc:474:replace_alu$7401.C[20] I0=soc.simpleuart.recv_divcnt[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[1] CO=$auto$alumacc.cc:474:replace_alu$7401.C[2] I0=soc.simpleuart.recv_divcnt[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[20] CO=$auto$alumacc.cc:474:replace_alu$7401.C[21] I0=soc.simpleuart.recv_divcnt[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[21] CO=$auto$alumacc.cc:474:replace_alu$7401.C[22] I0=soc.simpleuart.recv_divcnt[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[22] CO=$auto$alumacc.cc:474:replace_alu$7401.C[23] I0=soc.simpleuart.recv_divcnt[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[23] CO=$auto$alumacc.cc:474:replace_alu$7401.C[24] I0=soc.simpleuart.recv_divcnt[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[24] CO=$auto$alumacc.cc:474:replace_alu$7401.C[25] I0=soc.simpleuart.recv_divcnt[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[25] CO=$auto$alumacc.cc:474:replace_alu$7401.C[26] I0=soc.simpleuart.recv_divcnt[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[26] CO=$auto$alumacc.cc:474:replace_alu$7401.C[27] I0=soc.simpleuart.recv_divcnt[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[27] CO=$auto$alumacc.cc:474:replace_alu$7401.C[28] I0=soc.simpleuart.recv_divcnt[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[28] CO=$auto$alumacc.cc:474:replace_alu$7401.C[29] I0=soc.simpleuart.recv_divcnt[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[29] CO=$auto$alumacc.cc:474:replace_alu$7401.C[30] I0=soc.simpleuart.recv_divcnt[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[2] CO=$auto$alumacc.cc:474:replace_alu$7401.C[3] I0=soc.simpleuart.recv_divcnt[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[30] CO=$auto$alumacc.cc:474:replace_alu$7401.C[31] I0=soc.simpleuart.recv_divcnt[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7403[31] I0=soc.simpleuart.recv_divcnt[31] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[3] CO=$auto$alumacc.cc:474:replace_alu$7401.C[4] I0=soc.simpleuart.recv_divcnt[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[4] CO=$auto$alumacc.cc:474:replace_alu$7401.C[5] I0=soc.simpleuart.recv_divcnt[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[5] CO=$auto$alumacc.cc:474:replace_alu$7401.C[6] I0=soc.simpleuart.recv_divcnt[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[6] CO=$auto$alumacc.cc:474:replace_alu$7401.C[7] I0=soc.simpleuart.recv_divcnt[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[7] CO=$auto$alumacc.cc:474:replace_alu$7401.C[8] I0=soc.simpleuart.recv_divcnt[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[8] CO=$auto$alumacc.cc:474:replace_alu$7401.C[9] I0=soc.simpleuart.recv_divcnt[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[9] CO=$auto$alumacc.cc:474:replace_alu$7401.C[10] I0=soc.simpleuart.recv_divcnt[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7412.C[1] I0=soc.simpleuart.cfg_divider[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[10] CO=$auto$alumacc.cc:474:replace_alu$7412.C[11] I0=soc.simpleuart.cfg_divider[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[11] CO=$auto$alumacc.cc:474:replace_alu$7412.C[12] I0=soc.simpleuart.cfg_divider[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[12] CO=$auto$alumacc.cc:474:replace_alu$7412.C[13] I0=soc.simpleuart.cfg_divider[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[13] CO=$auto$alumacc.cc:474:replace_alu$7412.C[14] I0=soc.simpleuart.cfg_divider[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[14] CO=$auto$alumacc.cc:474:replace_alu$7412.C[15] I0=soc.simpleuart.cfg_divider[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[15] CO=$auto$alumacc.cc:474:replace_alu$7412.C[16] I0=soc.simpleuart.cfg_divider[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[16] CO=$auto$alumacc.cc:474:replace_alu$7412.C[17] I0=soc.simpleuart.cfg_divider[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[17] CO=$auto$alumacc.cc:474:replace_alu$7412.C[18] I0=soc.simpleuart.cfg_divider[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[18] CO=$auto$alumacc.cc:474:replace_alu$7412.C[19] I0=soc.simpleuart.cfg_divider[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[19] CO=$auto$alumacc.cc:474:replace_alu$7412.C[20] I0=soc.simpleuart.cfg_divider[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[1] CO=$auto$alumacc.cc:474:replace_alu$7412.C[2] I0=soc.simpleuart.cfg_divider[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[20] CO=$auto$alumacc.cc:474:replace_alu$7412.C[21] I0=soc.simpleuart.cfg_divider[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[21] CO=$auto$alumacc.cc:474:replace_alu$7412.C[22] I0=soc.simpleuart.cfg_divider[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[22] CO=$auto$alumacc.cc:474:replace_alu$7412.C[23] I0=soc.simpleuart.cfg_divider[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[23] CO=$auto$alumacc.cc:474:replace_alu$7412.C[24] I0=soc.simpleuart.cfg_divider[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[24] CO=$auto$alumacc.cc:474:replace_alu$7412.C[25] I0=soc.simpleuart.cfg_divider[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[25] CO=$auto$alumacc.cc:474:replace_alu$7412.C[26] I0=soc.simpleuart.cfg_divider[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[26] CO=$auto$alumacc.cc:474:replace_alu$7412.C[27] I0=soc.simpleuart.cfg_divider[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[27] CO=$auto$alumacc.cc:474:replace_alu$7412.C[28] I0=soc.simpleuart.cfg_divider[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[28] CO=$auto$alumacc.cc:474:replace_alu$7412.C[29] I0=soc.simpleuart.cfg_divider[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[29] CO=$auto$alumacc.cc:474:replace_alu$7412.C[30] I0=soc.simpleuart.cfg_divider[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[2] CO=$auto$alumacc.cc:474:replace_alu$7412.C[3] I0=soc.simpleuart.cfg_divider[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[30] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7414[31] I0=soc.simpleuart.cfg_divider[31] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[3] CO=$auto$alumacc.cc:474:replace_alu$7412.C[4] I0=soc.simpleuart.cfg_divider[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[4] CO=$auto$alumacc.cc:474:replace_alu$7412.C[5] I0=soc.simpleuart.cfg_divider[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[5] CO=$auto$alumacc.cc:474:replace_alu$7412.C[6] I0=soc.simpleuart.cfg_divider[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[6] CO=$auto$alumacc.cc:474:replace_alu$7412.C[7] I0=soc.simpleuart.cfg_divider[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[7] CO=$auto$alumacc.cc:474:replace_alu$7412.C[8] I0=soc.simpleuart.cfg_divider[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[8] CO=$auto$alumacc.cc:474:replace_alu$7412.C[9] I0=soc.simpleuart.cfg_divider[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7412.C[9] CO=$auto$alumacc.cc:474:replace_alu$7412.C[10] I0=soc.simpleuart.cfg_divider[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7417.C[1] I0=soc.simpleuart.send_divcnt[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[10] CO=$auto$alumacc.cc:474:replace_alu$7417.C[11] I0=soc.simpleuart.send_divcnt[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[11] CO=$auto$alumacc.cc:474:replace_alu$7417.C[12] I0=soc.simpleuart.send_divcnt[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[12] CO=$auto$alumacc.cc:474:replace_alu$7417.C[13] I0=soc.simpleuart.send_divcnt[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[13] CO=$auto$alumacc.cc:474:replace_alu$7417.C[14] I0=soc.simpleuart.send_divcnt[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[14] CO=$auto$alumacc.cc:474:replace_alu$7417.C[15] I0=soc.simpleuart.send_divcnt[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[15] CO=$auto$alumacc.cc:474:replace_alu$7417.C[16] I0=soc.simpleuart.send_divcnt[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[16] CO=$auto$alumacc.cc:474:replace_alu$7417.C[17] I0=soc.simpleuart.send_divcnt[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[17] CO=$auto$alumacc.cc:474:replace_alu$7417.C[18] I0=soc.simpleuart.send_divcnt[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[18] CO=$auto$alumacc.cc:474:replace_alu$7417.C[19] I0=soc.simpleuart.send_divcnt[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[19] CO=$auto$alumacc.cc:474:replace_alu$7417.C[20] I0=soc.simpleuart.send_divcnt[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[1] CO=$auto$alumacc.cc:474:replace_alu$7417.C[2] I0=soc.simpleuart.send_divcnt[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[20] CO=$auto$alumacc.cc:474:replace_alu$7417.C[21] I0=soc.simpleuart.send_divcnt[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[21] CO=$auto$alumacc.cc:474:replace_alu$7417.C[22] I0=soc.simpleuart.send_divcnt[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[22] CO=$auto$alumacc.cc:474:replace_alu$7417.C[23] I0=soc.simpleuart.send_divcnt[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[23] CO=$auto$alumacc.cc:474:replace_alu$7417.C[24] I0=soc.simpleuart.send_divcnt[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[24] CO=$auto$alumacc.cc:474:replace_alu$7417.C[25] I0=soc.simpleuart.send_divcnt[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[25] CO=$auto$alumacc.cc:474:replace_alu$7417.C[26] I0=soc.simpleuart.send_divcnt[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[26] CO=$auto$alumacc.cc:474:replace_alu$7417.C[27] I0=soc.simpleuart.send_divcnt[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[27] CO=$auto$alumacc.cc:474:replace_alu$7417.C[28] I0=soc.simpleuart.send_divcnt[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[28] CO=$auto$alumacc.cc:474:replace_alu$7417.C[29] I0=soc.simpleuart.send_divcnt[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[29] CO=$auto$alumacc.cc:474:replace_alu$7417.C[30] I0=soc.simpleuart.send_divcnt[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[2] CO=$auto$alumacc.cc:474:replace_alu$7417.C[3] I0=soc.simpleuart.send_divcnt[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[30] CO=$auto$alumacc.cc:474:replace_alu$7417.C[31] I0=soc.simpleuart.send_divcnt[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7419[31] I0=soc.simpleuart.send_divcnt[31] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[3] CO=$auto$alumacc.cc:474:replace_alu$7417.C[4] I0=soc.simpleuart.send_divcnt[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[4] CO=$auto$alumacc.cc:474:replace_alu$7417.C[5] I0=soc.simpleuart.send_divcnt[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[5] CO=$auto$alumacc.cc:474:replace_alu$7417.C[6] I0=soc.simpleuart.send_divcnt[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[6] CO=$auto$alumacc.cc:474:replace_alu$7417.C[7] I0=soc.simpleuart.send_divcnt[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[7] CO=$auto$alumacc.cc:474:replace_alu$7417.C[8] I0=soc.simpleuart.send_divcnt[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[8] CO=$auto$alumacc.cc:474:replace_alu$7417.C[9] I0=soc.simpleuart.send_divcnt[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7417.C[9] CO=$auto$alumacc.cc:474:replace_alu$7417.C[10] I0=soc.simpleuart.send_divcnt[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7428.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[10] CO=$auto$alumacc.cc:474:replace_alu$7428.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[11] CO=$auto$alumacc.cc:474:replace_alu$7428.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[12] CO=$auto$alumacc.cc:474:replace_alu$7428.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[13] CO=$auto$alumacc.cc:474:replace_alu$7428.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[14] CO=$auto$alumacc.cc:474:replace_alu$7428.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[15] CO=$auto$alumacc.cc:474:replace_alu$7428.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[16] CO=$auto$alumacc.cc:474:replace_alu$7428.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[17] CO=$auto$alumacc.cc:474:replace_alu$7428.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[18] CO=$auto$alumacc.cc:474:replace_alu$7428.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[19] CO=$auto$alumacc.cc:474:replace_alu$7428.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[1] CO=$auto$alumacc.cc:474:replace_alu$7428.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[20] CO=$auto$alumacc.cc:474:replace_alu$7428.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[21] CO=$auto$alumacc.cc:474:replace_alu$7428.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[22] CO=$auto$alumacc.cc:474:replace_alu$7428.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[23] CO=$auto$alumacc.cc:474:replace_alu$7428.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[24] CO=$auto$alumacc.cc:474:replace_alu$7428.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[25] CO=$auto$alumacc.cc:474:replace_alu$7428.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[26] CO=$auto$alumacc.cc:474:replace_alu$7428.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[27] CO=$auto$alumacc.cc:474:replace_alu$7428.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[28] CO=$auto$alumacc.cc:474:replace_alu$7428.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[29] CO=$auto$alumacc.cc:474:replace_alu$7428.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[2] CO=$auto$alumacc.cc:474:replace_alu$7428.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[30] CO=$auto$alumacc.cc:474:replace_alu$7428.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[31] CO=$auto$alumacc.cc:474:replace_alu$7428.C[32] I0=soc.cpu.pcpi_div.dividend[31] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[32] CO=$auto$alumacc.cc:474:replace_alu$7428.C[33] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[33] CO=$auto$alumacc.cc:474:replace_alu$7428.C[34] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[34] CO=$auto$alumacc.cc:474:replace_alu$7428.C[35] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[35] CO=$auto$alumacc.cc:474:replace_alu$7428.C[36] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[36] CO=$auto$alumacc.cc:474:replace_alu$7428.C[37] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[37] CO=$auto$alumacc.cc:474:replace_alu$7428.C[38] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[38] CO=$auto$alumacc.cc:474:replace_alu$7428.C[39] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[39] CO=$auto$alumacc.cc:474:replace_alu$7428.C[40] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[3] CO=$auto$alumacc.cc:474:replace_alu$7428.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[40] CO=$auto$alumacc.cc:474:replace_alu$7428.C[41] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[41] CO=$auto$alumacc.cc:474:replace_alu$7428.C[42] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[42] CO=$auto$alumacc.cc:474:replace_alu$7428.C[43] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[43] CO=$auto$alumacc.cc:474:replace_alu$7428.C[44] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[44] CO=$auto$alumacc.cc:474:replace_alu$7428.C[45] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[45] CO=$auto$alumacc.cc:474:replace_alu$7428.C[46] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[46] CO=$auto$alumacc.cc:474:replace_alu$7428.C[47] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[47] CO=$auto$alumacc.cc:474:replace_alu$7428.C[48] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[48] CO=$auto$alumacc.cc:474:replace_alu$7428.C[49] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[49] CO=$auto$alumacc.cc:474:replace_alu$7428.C[50] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[4] CO=$auto$alumacc.cc:474:replace_alu$7428.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[50] CO=$auto$alumacc.cc:474:replace_alu$7428.C[51] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[51] CO=$auto$alumacc.cc:474:replace_alu$7428.C[52] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[52] CO=$auto$alumacc.cc:474:replace_alu$7428.C[53] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[53] CO=$auto$alumacc.cc:474:replace_alu$7428.C[54] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[54] CO=$auto$alumacc.cc:474:replace_alu$7428.C[55] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[55] CO=$auto$alumacc.cc:474:replace_alu$7428.C[56] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[56] CO=$auto$alumacc.cc:474:replace_alu$7428.C[57] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[57] CO=$auto$alumacc.cc:474:replace_alu$7428.C[58] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[58] CO=$auto$alumacc.cc:474:replace_alu$7428.C[59] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[59] CO=$auto$alumacc.cc:474:replace_alu$7428.C[60] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[5] CO=$auto$alumacc.cc:474:replace_alu$7428.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[60] CO=$auto$alumacc.cc:474:replace_alu$7428.C[61] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[61] CO=$auto$alumacc.cc:474:replace_alu$7428.C[62] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[62] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7430[62] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[6] CO=$auto$alumacc.cc:474:replace_alu$7428.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[7] CO=$auto$alumacc.cc:474:replace_alu$7428.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[8] CO=$auto$alumacc.cc:474:replace_alu$7428.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7428.C[9] CO=$auto$alumacc.cc:474:replace_alu$7428.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[10] CO=$auto$alumacc.cc:474:replace_alu$7450.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[11] CO=$auto$alumacc.cc:474:replace_alu$7450.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[12] CO=$auto$alumacc.cc:474:replace_alu$7450.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[13] CO=$auto$alumacc.cc:474:replace_alu$7450.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[14] CO=$auto$alumacc.cc:474:replace_alu$7450.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[15] CO=$auto$alumacc.cc:474:replace_alu$7450.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[16] CO=$auto$alumacc.cc:474:replace_alu$7450.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[17] CO=$auto$alumacc.cc:474:replace_alu$7450.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[18] CO=$auto$alumacc.cc:474:replace_alu$7450.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[19] CO=$auto$alumacc.cc:474:replace_alu$7450.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7450.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[20] CO=$auto$alumacc.cc:474:replace_alu$7450.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[21] CO=$auto$alumacc.cc:474:replace_alu$7450.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[22] CO=$auto$alumacc.cc:474:replace_alu$7450.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[23] CO=$auto$alumacc.cc:474:replace_alu$7450.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[24] CO=$auto$alumacc.cc:474:replace_alu$7450.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[25] CO=$auto$alumacc.cc:474:replace_alu$7450.C[26] I0=$true I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[26] CO=$auto$alumacc.cc:474:replace_alu$7450.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[27] CO=$auto$alumacc.cc:474:replace_alu$7450.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[28] CO=$auto$alumacc.cc:474:replace_alu$7450.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[29] CO=$auto$alumacc.cc:474:replace_alu$7450.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[2] CO=$auto$alumacc.cc:474:replace_alu$7450.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[30] CO=$auto$alumacc.cc:474:replace_alu$7450.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7452[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[3] CO=$auto$alumacc.cc:474:replace_alu$7450.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[4] CO=$auto$alumacc.cc:474:replace_alu$7450.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[5] CO=$auto$alumacc.cc:474:replace_alu$7450.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[6] CO=$auto$alumacc.cc:474:replace_alu$7450.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[7] CO=$auto$alumacc.cc:474:replace_alu$7450.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[8] CO=$auto$alumacc.cc:474:replace_alu$7450.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7450.C[9] CO=$auto$alumacc.cc:474:replace_alu$7450.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25] CO=$auto$alumacc.cc:474:replace_alu$7461.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7461.C[3] CO=$auto$alumacc.cc:474:replace_alu$7461.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7461.C[4] CO=$auto$alumacc.cc:474:replace_alu$7461.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7461.C[5] CO=$auto$alumacc.cc:474:replace_alu$7461.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7461.C[6] CO=$auto$alumacc.cc:474:replace_alu$7461.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7461.C[7] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7463[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[10] CO=$auto$alumacc.cc:474:replace_alu$7466.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[11] CO=$auto$alumacc.cc:474:replace_alu$7466.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[12] CO=$auto$alumacc.cc:474:replace_alu$7466.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[13] CO=$auto$alumacc.cc:474:replace_alu$7466.C[14] I0=$true I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[14] CO=$auto$alumacc.cc:474:replace_alu$7466.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[15] CO=$auto$alumacc.cc:474:replace_alu$7466.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[16] CO=$auto$alumacc.cc:474:replace_alu$7466.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[17] CO=$auto$alumacc.cc:474:replace_alu$7466.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[18] CO=$auto$alumacc.cc:474:replace_alu$7466.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[19] CO=$auto$alumacc.cc:474:replace_alu$7466.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7466.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[20] CO=$auto$alumacc.cc:474:replace_alu$7466.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[21] CO=$auto$alumacc.cc:474:replace_alu$7466.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[22] CO=$auto$alumacc.cc:474:replace_alu$7466.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[23] CO=$auto$alumacc.cc:474:replace_alu$7466.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[24] CO=$auto$alumacc.cc:474:replace_alu$7466.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[25] CO=$auto$alumacc.cc:474:replace_alu$7466.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[26] CO=$auto$alumacc.cc:474:replace_alu$7466.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[27] CO=$auto$alumacc.cc:474:replace_alu$7466.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[28] CO=$auto$alumacc.cc:474:replace_alu$7466.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[29] CO=$auto$alumacc.cc:474:replace_alu$7466.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[2] CO=$auto$alumacc.cc:474:replace_alu$7466.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[30] CO=$auto$alumacc.cc:474:replace_alu$7466.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7468[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[3] CO=$auto$alumacc.cc:474:replace_alu$7466.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[4] CO=$auto$alumacc.cc:474:replace_alu$7466.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[5] CO=$auto$alumacc.cc:474:replace_alu$7466.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[6] CO=$auto$alumacc.cc:474:replace_alu$7466.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[7] CO=$auto$alumacc.cc:474:replace_alu$7466.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[8] CO=$auto$alumacc.cc:474:replace_alu$7466.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7466.C[9] CO=$auto$alumacc.cc:474:replace_alu$7466.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[10] CO=$auto$alumacc.cc:474:replace_alu$7479.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[11] CO=$auto$alumacc.cc:474:replace_alu$7479.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[12] CO=$auto$alumacc.cc:474:replace_alu$7479.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[13] CO=$auto$alumacc.cc:474:replace_alu$7479.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[14] CO=$auto$alumacc.cc:474:replace_alu$7479.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[15] CO=$auto$alumacc.cc:474:replace_alu$7479.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[16] CO=$auto$alumacc.cc:474:replace_alu$7479.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[17] CO=$auto$alumacc.cc:474:replace_alu$7479.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[18] CO=$auto$alumacc.cc:474:replace_alu$7479.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[19] CO=$auto$alumacc.cc:474:replace_alu$7479.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[20] CO=$auto$alumacc.cc:474:replace_alu$7479.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[21] CO=$auto$alumacc.cc:474:replace_alu$7479.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[22] CO=$auto$alumacc.cc:474:replace_alu$7479.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[23] CO=$auto$alumacc.cc:474:replace_alu$7479.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[24] CO=$auto$alumacc.cc:474:replace_alu$7479.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[25] CO=$auto$alumacc.cc:474:replace_alu$7479.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[26] CO=$auto$alumacc.cc:474:replace_alu$7479.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[27] CO=$auto$alumacc.cc:474:replace_alu$7479.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[28] CO=$auto$alumacc.cc:474:replace_alu$7479.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[29] CO=$auto$alumacc.cc:474:replace_alu$7479.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[30] CO=$auto$alumacc.cc:474:replace_alu$7479.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7479.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7481[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7479.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[10] CO=$auto$alumacc.cc:474:replace_alu$7490.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[11] CO=$auto$alumacc.cc:474:replace_alu$7490.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[12] CO=$auto$alumacc.cc:474:replace_alu$7490.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[13] CO=$auto$alumacc.cc:474:replace_alu$7490.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[14] CO=$auto$alumacc.cc:474:replace_alu$7490.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[15] CO=$auto$alumacc.cc:474:replace_alu$7490.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[16] CO=$auto$alumacc.cc:474:replace_alu$7490.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[17] CO=$auto$alumacc.cc:474:replace_alu$7490.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[18] CO=$auto$alumacc.cc:474:replace_alu$7490.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[19] CO=$auto$alumacc.cc:474:replace_alu$7490.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7490.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[20] CO=$auto$alumacc.cc:474:replace_alu$7490.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[21] CO=$auto$alumacc.cc:474:replace_alu$7490.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[22] CO=$auto$alumacc.cc:474:replace_alu$7490.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[23] CO=$auto$alumacc.cc:474:replace_alu$7490.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[24] CO=$auto$alumacc.cc:474:replace_alu$7490.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[25] CO=$auto$alumacc.cc:474:replace_alu$7490.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[26] CO=$auto$alumacc.cc:474:replace_alu$7490.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[27] CO=$auto$alumacc.cc:474:replace_alu$7490.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[28] CO=$auto$alumacc.cc:474:replace_alu$7490.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[29] CO=$auto$alumacc.cc:474:replace_alu$7490.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[2] CO=$auto$alumacc.cc:474:replace_alu$7490.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[30] CO=$auto$alumacc.cc:474:replace_alu$7490.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7492[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[3] CO=$auto$alumacc.cc:474:replace_alu$7490.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[4] CO=$auto$alumacc.cc:474:replace_alu$7490.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[5] CO=$auto$alumacc.cc:474:replace_alu$7490.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[6] CO=$auto$alumacc.cc:474:replace_alu$7490.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[7] CO=$auto$alumacc.cc:474:replace_alu$7490.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[8] CO=$auto$alumacc.cc:474:replace_alu$7490.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7490.C[9] CO=$auto$alumacc.cc:474:replace_alu$7490.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7495.C[1] I0=pwmIF.count_temp[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[10] CO=$auto$alumacc.cc:474:replace_alu$7495.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[11] CO=$auto$alumacc.cc:474:replace_alu$7495.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[12] CO=$auto$alumacc.cc:474:replace_alu$7495.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[13] CO=$auto$alumacc.cc:474:replace_alu$7495.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[14] CO=$auto$alumacc.cc:474:replace_alu$7495.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[15] CO=$auto$alumacc.cc:474:replace_alu$7495.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[16] CO=$auto$alumacc.cc:474:replace_alu$7495.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[17] CO=$auto$alumacc.cc:474:replace_alu$7495.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[18] CO=$auto$alumacc.cc:474:replace_alu$7495.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[19] CO=$auto$alumacc.cc:474:replace_alu$7495.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[1] CO=$auto$alumacc.cc:474:replace_alu$7495.C[2] I0=pwmIF.count_temp[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[20] CO=$auto$alumacc.cc:474:replace_alu$7495.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[21] CO=$auto$alumacc.cc:474:replace_alu$7495.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[22] CO=$auto$alumacc.cc:474:replace_alu$7495.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[23] CO=$auto$alumacc.cc:474:replace_alu$7495.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[24] CO=$auto$alumacc.cc:474:replace_alu$7495.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[25] CO=$auto$alumacc.cc:474:replace_alu$7495.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[26] CO=$auto$alumacc.cc:474:replace_alu$7495.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[27] CO=$auto$alumacc.cc:474:replace_alu$7495.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[28] CO=$auto$alumacc.cc:474:replace_alu$7495.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[29] CO=$auto$alumacc.cc:474:replace_alu$7495.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[2] CO=$auto$alumacc.cc:474:replace_alu$7495.C[3] I0=pwmIF.count_temp[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[30] CO=$auto$alumacc.cc:474:replace_alu$7495.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7497[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[3] CO=$auto$alumacc.cc:474:replace_alu$7495.C[4] I0=pwmIF.count_temp[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[4] CO=$auto$alumacc.cc:474:replace_alu$7495.C[5] I0=pwmIF.count_temp[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[5] CO=$auto$alumacc.cc:474:replace_alu$7495.C[6] I0=pwmIF.count_temp[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[6] CO=$auto$alumacc.cc:474:replace_alu$7495.C[7] I0=pwmIF.count_temp[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[7] CO=$auto$alumacc.cc:474:replace_alu$7495.C[8] I0=pwmIF.count_temp[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[8] CO=$auto$alumacc.cc:474:replace_alu$7495.C[9] I0=pwmIF.count_temp[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[9] CO=$auto$alumacc.cc:474:replace_alu$7495.C[10] I0=pwmIF.count_temp[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[10] CO=$auto$alumacc.cc:474:replace_alu$7508.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[11] CO=$auto$alumacc.cc:474:replace_alu$7508.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[12] CO=$auto$alumacc.cc:474:replace_alu$7508.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[13] CO=$auto$alumacc.cc:474:replace_alu$7508.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[14] CO=$auto$alumacc.cc:474:replace_alu$7508.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[15] CO=$auto$alumacc.cc:474:replace_alu$7508.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[16] CO=$auto$alumacc.cc:474:replace_alu$7508.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[17] CO=$auto$alumacc.cc:474:replace_alu$7508.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[18] CO=$auto$alumacc.cc:474:replace_alu$7508.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[19] CO=$auto$alumacc.cc:474:replace_alu$7508.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[20] CO=$auto$alumacc.cc:474:replace_alu$7508.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[21] CO=$auto$alumacc.cc:474:replace_alu$7508.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[22] CO=$auto$alumacc.cc:474:replace_alu$7508.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[23] CO=$auto$alumacc.cc:474:replace_alu$7508.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[24] CO=$auto$alumacc.cc:474:replace_alu$7508.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[25] CO=$auto$alumacc.cc:474:replace_alu$7508.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[26] CO=$auto$alumacc.cc:474:replace_alu$7508.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[27] CO=$auto$alumacc.cc:474:replace_alu$7508.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[28] CO=$auto$alumacc.cc:474:replace_alu$7508.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[29] CO=$auto$alumacc.cc:474:replace_alu$7508.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[30] CO=$auto$alumacc.cc:474:replace_alu$7508.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7508.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7510[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7508.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[10] CO=$auto$alumacc.cc:474:replace_alu$7519.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[11] CO=$auto$alumacc.cc:474:replace_alu$7519.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[12] CO=$auto$alumacc.cc:474:replace_alu$7519.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[13] CO=$auto$alumacc.cc:474:replace_alu$7519.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[14] CO=$auto$alumacc.cc:474:replace_alu$7519.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[15] CO=$auto$alumacc.cc:474:replace_alu$7519.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[16] CO=$auto$alumacc.cc:474:replace_alu$7519.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[17] CO=$auto$alumacc.cc:474:replace_alu$7519.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[18] CO=$auto$alumacc.cc:474:replace_alu$7519.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[19] CO=$auto$alumacc.cc:474:replace_alu$7519.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7519.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[20] CO=$auto$alumacc.cc:474:replace_alu$7519.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[21] CO=$auto$alumacc.cc:474:replace_alu$7519.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[22] CO=$auto$alumacc.cc:474:replace_alu$7519.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[23] CO=$auto$alumacc.cc:474:replace_alu$7519.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[24] CO=$auto$alumacc.cc:474:replace_alu$7519.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[25] CO=$auto$alumacc.cc:474:replace_alu$7519.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[26] CO=$auto$alumacc.cc:474:replace_alu$7519.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[27] CO=$auto$alumacc.cc:474:replace_alu$7519.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[28] CO=$auto$alumacc.cc:474:replace_alu$7519.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[29] CO=$auto$alumacc.cc:474:replace_alu$7519.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[2] CO=$auto$alumacc.cc:474:replace_alu$7519.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[30] CO=$auto$alumacc.cc:474:replace_alu$7519.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7521[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[3] CO=$auto$alumacc.cc:474:replace_alu$7519.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[4] CO=$auto$alumacc.cc:474:replace_alu$7519.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[5] CO=$auto$alumacc.cc:474:replace_alu$7519.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[6] CO=$auto$alumacc.cc:474:replace_alu$7519.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[7] CO=$auto$alumacc.cc:474:replace_alu$7519.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[8] CO=$auto$alumacc.cc:474:replace_alu$7519.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[9] CO=$auto$alumacc.cc:474:replace_alu$7519.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7524.C[1] I0=pwmIB.count_temp[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[10] CO=$auto$alumacc.cc:474:replace_alu$7524.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[11] CO=$auto$alumacc.cc:474:replace_alu$7524.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[12] CO=$auto$alumacc.cc:474:replace_alu$7524.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[13] CO=$auto$alumacc.cc:474:replace_alu$7524.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[14] CO=$auto$alumacc.cc:474:replace_alu$7524.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[15] CO=$auto$alumacc.cc:474:replace_alu$7524.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[16] CO=$auto$alumacc.cc:474:replace_alu$7524.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[17] CO=$auto$alumacc.cc:474:replace_alu$7524.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[18] CO=$auto$alumacc.cc:474:replace_alu$7524.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[19] CO=$auto$alumacc.cc:474:replace_alu$7524.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[1] CO=$auto$alumacc.cc:474:replace_alu$7524.C[2] I0=pwmIB.count_temp[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[20] CO=$auto$alumacc.cc:474:replace_alu$7524.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[21] CO=$auto$alumacc.cc:474:replace_alu$7524.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[22] CO=$auto$alumacc.cc:474:replace_alu$7524.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[23] CO=$auto$alumacc.cc:474:replace_alu$7524.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[24] CO=$auto$alumacc.cc:474:replace_alu$7524.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[25] CO=$auto$alumacc.cc:474:replace_alu$7524.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[26] CO=$auto$alumacc.cc:474:replace_alu$7524.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[27] CO=$auto$alumacc.cc:474:replace_alu$7524.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[28] CO=$auto$alumacc.cc:474:replace_alu$7524.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[29] CO=$auto$alumacc.cc:474:replace_alu$7524.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[2] CO=$auto$alumacc.cc:474:replace_alu$7524.C[3] I0=pwmIB.count_temp[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[30] CO=$auto$alumacc.cc:474:replace_alu$7524.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7526[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[3] CO=$auto$alumacc.cc:474:replace_alu$7524.C[4] I0=pwmIB.count_temp[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[4] CO=$auto$alumacc.cc:474:replace_alu$7524.C[5] I0=pwmIB.count_temp[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[5] CO=$auto$alumacc.cc:474:replace_alu$7524.C[6] I0=pwmIB.count_temp[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[6] CO=$auto$alumacc.cc:474:replace_alu$7524.C[7] I0=pwmIB.count_temp[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[7] CO=$auto$alumacc.cc:474:replace_alu$7524.C[8] I0=pwmIB.count_temp[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[8] CO=$auto$alumacc.cc:474:replace_alu$7524.C[9] I0=pwmIB.count_temp[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7524.C[9] CO=$auto$alumacc.cc:474:replace_alu$7524.C[10] I0=pwmIB.count_temp[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[10] CO=$auto$alumacc.cc:474:replace_alu$7537.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[11] CO=$auto$alumacc.cc:474:replace_alu$7537.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[12] CO=$auto$alumacc.cc:474:replace_alu$7537.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[13] CO=$auto$alumacc.cc:474:replace_alu$7537.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[14] CO=$auto$alumacc.cc:474:replace_alu$7537.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[15] CO=$auto$alumacc.cc:474:replace_alu$7537.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[16] CO=$auto$alumacc.cc:474:replace_alu$7537.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[17] CO=$auto$alumacc.cc:474:replace_alu$7537.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[18] CO=$auto$alumacc.cc:474:replace_alu$7537.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[19] CO=$auto$alumacc.cc:474:replace_alu$7537.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[20] CO=$auto$alumacc.cc:474:replace_alu$7537.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[21] CO=$auto$alumacc.cc:474:replace_alu$7537.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[22] CO=$auto$alumacc.cc:474:replace_alu$7537.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[23] CO=$auto$alumacc.cc:474:replace_alu$7537.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[24] CO=$auto$alumacc.cc:474:replace_alu$7537.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[25] CO=$auto$alumacc.cc:474:replace_alu$7537.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[26] CO=$auto$alumacc.cc:474:replace_alu$7537.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[27] CO=$auto$alumacc.cc:474:replace_alu$7537.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[28] CO=$auto$alumacc.cc:474:replace_alu$7537.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[29] CO=$auto$alumacc.cc:474:replace_alu$7537.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[30] CO=$auto$alumacc.cc:474:replace_alu$7537.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7539[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7537.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[10] CO=$auto$alumacc.cc:474:replace_alu$7548.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[11] CO=$auto$alumacc.cc:474:replace_alu$7548.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[12] CO=$auto$alumacc.cc:474:replace_alu$7548.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[13] CO=$auto$alumacc.cc:474:replace_alu$7548.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[14] CO=$auto$alumacc.cc:474:replace_alu$7548.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[15] CO=$auto$alumacc.cc:474:replace_alu$7548.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[16] CO=$auto$alumacc.cc:474:replace_alu$7548.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[17] CO=$auto$alumacc.cc:474:replace_alu$7548.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[18] CO=$auto$alumacc.cc:474:replace_alu$7548.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[19] CO=$auto$alumacc.cc:474:replace_alu$7548.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7548.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[20] CO=$auto$alumacc.cc:474:replace_alu$7548.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[21] CO=$auto$alumacc.cc:474:replace_alu$7548.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[22] CO=$auto$alumacc.cc:474:replace_alu$7548.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[23] CO=$auto$alumacc.cc:474:replace_alu$7548.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[24] CO=$auto$alumacc.cc:474:replace_alu$7548.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[25] CO=$auto$alumacc.cc:474:replace_alu$7548.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[26] CO=$auto$alumacc.cc:474:replace_alu$7548.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[27] CO=$auto$alumacc.cc:474:replace_alu$7548.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[28] CO=$auto$alumacc.cc:474:replace_alu$7548.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[29] CO=$auto$alumacc.cc:474:replace_alu$7548.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[2] CO=$auto$alumacc.cc:474:replace_alu$7548.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[30] CO=$auto$alumacc.cc:474:replace_alu$7548.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7550[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[3] CO=$auto$alumacc.cc:474:replace_alu$7548.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[4] CO=$auto$alumacc.cc:474:replace_alu$7548.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[5] CO=$auto$alumacc.cc:474:replace_alu$7548.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[6] CO=$auto$alumacc.cc:474:replace_alu$7548.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[7] CO=$auto$alumacc.cc:474:replace_alu$7548.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[8] CO=$auto$alumacc.cc:474:replace_alu$7548.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7548.C[9] CO=$auto$alumacc.cc:474:replace_alu$7548.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7553.C[1] I0=pwmDF.count_temp[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[10] CO=$auto$alumacc.cc:474:replace_alu$7553.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[11] CO=$auto$alumacc.cc:474:replace_alu$7553.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[12] CO=$auto$alumacc.cc:474:replace_alu$7553.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[13] CO=$auto$alumacc.cc:474:replace_alu$7553.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[14] CO=$auto$alumacc.cc:474:replace_alu$7553.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[15] CO=$auto$alumacc.cc:474:replace_alu$7553.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[16] CO=$auto$alumacc.cc:474:replace_alu$7553.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[17] CO=$auto$alumacc.cc:474:replace_alu$7553.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[18] CO=$auto$alumacc.cc:474:replace_alu$7553.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[19] CO=$auto$alumacc.cc:474:replace_alu$7553.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[1] CO=$auto$alumacc.cc:474:replace_alu$7553.C[2] I0=pwmDF.count_temp[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[20] CO=$auto$alumacc.cc:474:replace_alu$7553.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[21] CO=$auto$alumacc.cc:474:replace_alu$7553.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[22] CO=$auto$alumacc.cc:474:replace_alu$7553.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[23] CO=$auto$alumacc.cc:474:replace_alu$7553.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[24] CO=$auto$alumacc.cc:474:replace_alu$7553.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[25] CO=$auto$alumacc.cc:474:replace_alu$7553.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[26] CO=$auto$alumacc.cc:474:replace_alu$7553.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[27] CO=$auto$alumacc.cc:474:replace_alu$7553.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[28] CO=$auto$alumacc.cc:474:replace_alu$7553.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[29] CO=$auto$alumacc.cc:474:replace_alu$7553.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[2] CO=$auto$alumacc.cc:474:replace_alu$7553.C[3] I0=pwmDF.count_temp[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[30] CO=$auto$alumacc.cc:474:replace_alu$7553.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7555[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[3] CO=$auto$alumacc.cc:474:replace_alu$7553.C[4] I0=pwmDF.count_temp[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[4] CO=$auto$alumacc.cc:474:replace_alu$7553.C[5] I0=pwmDF.count_temp[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[5] CO=$auto$alumacc.cc:474:replace_alu$7553.C[6] I0=pwmDF.count_temp[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[6] CO=$auto$alumacc.cc:474:replace_alu$7553.C[7] I0=pwmDF.count_temp[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[7] CO=$auto$alumacc.cc:474:replace_alu$7553.C[8] I0=pwmDF.count_temp[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[8] CO=$auto$alumacc.cc:474:replace_alu$7553.C[9] I0=pwmDF.count_temp[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7553.C[9] CO=$auto$alumacc.cc:474:replace_alu$7553.C[10] I0=pwmDF.count_temp[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[10] CO=$auto$alumacc.cc:474:replace_alu$7566.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[11] CO=$auto$alumacc.cc:474:replace_alu$7566.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[12] CO=$auto$alumacc.cc:474:replace_alu$7566.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[13] CO=$auto$alumacc.cc:474:replace_alu$7566.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[14] CO=$auto$alumacc.cc:474:replace_alu$7566.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[15] CO=$auto$alumacc.cc:474:replace_alu$7566.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[16] CO=$auto$alumacc.cc:474:replace_alu$7566.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[17] CO=$auto$alumacc.cc:474:replace_alu$7566.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[18] CO=$auto$alumacc.cc:474:replace_alu$7566.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[19] CO=$auto$alumacc.cc:474:replace_alu$7566.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[20] CO=$auto$alumacc.cc:474:replace_alu$7566.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[21] CO=$auto$alumacc.cc:474:replace_alu$7566.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[22] CO=$auto$alumacc.cc:474:replace_alu$7566.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[23] CO=$auto$alumacc.cc:474:replace_alu$7566.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[24] CO=$auto$alumacc.cc:474:replace_alu$7566.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[25] CO=$auto$alumacc.cc:474:replace_alu$7566.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[26] CO=$auto$alumacc.cc:474:replace_alu$7566.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[27] CO=$auto$alumacc.cc:474:replace_alu$7566.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[28] CO=$auto$alumacc.cc:474:replace_alu$7566.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[29] CO=$auto$alumacc.cc:474:replace_alu$7566.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[30] CO=$auto$alumacc.cc:474:replace_alu$7566.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7566.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7568[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7566.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[10] CO=$auto$alumacc.cc:474:replace_alu$7577.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[11] CO=$auto$alumacc.cc:474:replace_alu$7577.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[12] CO=$auto$alumacc.cc:474:replace_alu$7577.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[13] CO=$auto$alumacc.cc:474:replace_alu$7577.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[14] CO=$auto$alumacc.cc:474:replace_alu$7577.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[15] CO=$auto$alumacc.cc:474:replace_alu$7577.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[16] CO=$auto$alumacc.cc:474:replace_alu$7577.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[17] CO=$auto$alumacc.cc:474:replace_alu$7577.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[18] CO=$auto$alumacc.cc:474:replace_alu$7577.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[19] CO=$auto$alumacc.cc:474:replace_alu$7577.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7577.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[20] CO=$auto$alumacc.cc:474:replace_alu$7577.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[21] CO=$auto$alumacc.cc:474:replace_alu$7577.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[22] CO=$auto$alumacc.cc:474:replace_alu$7577.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[23] CO=$auto$alumacc.cc:474:replace_alu$7577.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[24] CO=$auto$alumacc.cc:474:replace_alu$7577.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[25] CO=$auto$alumacc.cc:474:replace_alu$7577.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[26] CO=$auto$alumacc.cc:474:replace_alu$7577.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[27] CO=$auto$alumacc.cc:474:replace_alu$7577.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[28] CO=$auto$alumacc.cc:474:replace_alu$7577.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[29] CO=$auto$alumacc.cc:474:replace_alu$7577.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[2] CO=$auto$alumacc.cc:474:replace_alu$7577.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[30] CO=$auto$alumacc.cc:474:replace_alu$7577.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7579[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[3] CO=$auto$alumacc.cc:474:replace_alu$7577.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[4] CO=$auto$alumacc.cc:474:replace_alu$7577.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[5] CO=$auto$alumacc.cc:474:replace_alu$7577.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[6] CO=$auto$alumacc.cc:474:replace_alu$7577.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[7] CO=$auto$alumacc.cc:474:replace_alu$7577.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[8] CO=$auto$alumacc.cc:474:replace_alu$7577.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7577.C[9] CO=$auto$alumacc.cc:474:replace_alu$7577.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7582.C[1] I0=pwmDB.count_temp[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[10] CO=$auto$alumacc.cc:474:replace_alu$7582.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[11] CO=$auto$alumacc.cc:474:replace_alu$7582.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[12] CO=$auto$alumacc.cc:474:replace_alu$7582.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[13] CO=$auto$alumacc.cc:474:replace_alu$7582.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[14] CO=$auto$alumacc.cc:474:replace_alu$7582.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[15] CO=$auto$alumacc.cc:474:replace_alu$7582.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[16] CO=$auto$alumacc.cc:474:replace_alu$7582.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[17] CO=$auto$alumacc.cc:474:replace_alu$7582.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[18] CO=$auto$alumacc.cc:474:replace_alu$7582.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[19] CO=$auto$alumacc.cc:474:replace_alu$7582.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[1] CO=$auto$alumacc.cc:474:replace_alu$7582.C[2] I0=pwmDB.count_temp[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[20] CO=$auto$alumacc.cc:474:replace_alu$7582.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[21] CO=$auto$alumacc.cc:474:replace_alu$7582.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[22] CO=$auto$alumacc.cc:474:replace_alu$7582.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[23] CO=$auto$alumacc.cc:474:replace_alu$7582.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[24] CO=$auto$alumacc.cc:474:replace_alu$7582.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[25] CO=$auto$alumacc.cc:474:replace_alu$7582.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[26] CO=$auto$alumacc.cc:474:replace_alu$7582.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[27] CO=$auto$alumacc.cc:474:replace_alu$7582.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[28] CO=$auto$alumacc.cc:474:replace_alu$7582.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[29] CO=$auto$alumacc.cc:474:replace_alu$7582.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[2] CO=$auto$alumacc.cc:474:replace_alu$7582.C[3] I0=pwmDB.count_temp[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[30] CO=$auto$alumacc.cc:474:replace_alu$7582.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7584[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[3] CO=$auto$alumacc.cc:474:replace_alu$7582.C[4] I0=pwmDB.count_temp[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[4] CO=$auto$alumacc.cc:474:replace_alu$7582.C[5] I0=pwmDB.count_temp[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[5] CO=$auto$alumacc.cc:474:replace_alu$7582.C[6] I0=pwmDB.count_temp[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[6] CO=$auto$alumacc.cc:474:replace_alu$7582.C[7] I0=pwmDB.count_temp[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[7] CO=$auto$alumacc.cc:474:replace_alu$7582.C[8] I0=pwmDB.count_temp[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[8] CO=$auto$alumacc.cc:474:replace_alu$7582.C[9] I0=pwmDB.count_temp[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7582.C[9] CO=$auto$alumacc.cc:474:replace_alu$7582.C[10] I0=pwmDB.count_temp[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7595.C[1] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0] I1=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0] I2=reset_cnt[0] I3=$false O=$0\reset_cnt[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[1] CO=$auto$alumacc.cc:474:replace_alu$7595.C[2] I0=$false I1=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[1] I3=$auto$alumacc.cc:474:replace_alu$7595.C[1] O=$0\reset_cnt[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[2] CO=$auto$alumacc.cc:474:replace_alu$7595.C[3] I0=$false I1=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$7595.C[2] O=$0\reset_cnt[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[3] CO=$auto$alumacc.cc:474:replace_alu$7595.C[4] I0=$false I1=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$7595.C[3] O=$0\reset_cnt[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[4] CO=$auto$alumacc.cc:474:replace_alu$7595.C[5] I0=$false I1=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$7595.C[4] O=$0\reset_cnt[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$7595.C[5] O=$0\reset_cnt[5:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[10] CO=$auto$alumacc.cc:474:replace_alu$7598.C[11] I0=$false I1=clock.counterI[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[10] I3=$auto$alumacc.cc:474:replace_alu$7598.C[10] O=$techmap\clock.$add$clock.v:17$1136_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[11] CO=$auto$alumacc.cc:474:replace_alu$7598.C[12] I0=$false I1=clock.counterI[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[11] I3=$auto$alumacc.cc:474:replace_alu$7598.C[11] O=$techmap\clock.$add$clock.v:17$1136_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[12] CO=$auto$alumacc.cc:474:replace_alu$7598.C[13] I0=$false I1=clock.counterI[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[12] I3=$auto$alumacc.cc:474:replace_alu$7598.C[12] O=$techmap\clock.$add$clock.v:17$1136_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[13] CO=$auto$alumacc.cc:474:replace_alu$7598.C[14] I0=$false I1=clock.counterI[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[13] I3=$auto$alumacc.cc:474:replace_alu$7598.C[13] O=$techmap\clock.$add$clock.v:17$1136_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[14] CO=$auto$alumacc.cc:474:replace_alu$7598.C[15] I0=$false I1=clock.counterI[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[14] I3=$auto$alumacc.cc:474:replace_alu$7598.C[14] O=$techmap\clock.$add$clock.v:17$1136_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[15] CO=$auto$alumacc.cc:474:replace_alu$7598.C[16] I0=$false I1=clock.counterI[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[15] I3=$auto$alumacc.cc:474:replace_alu$7598.C[15] O=$techmap\clock.$add$clock.v:17$1136_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[16] CO=$auto$alumacc.cc:474:replace_alu$7598.C[17] I0=$false I1=clock.counterI[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[16] I3=$auto$alumacc.cc:474:replace_alu$7598.C[16] O=$techmap\clock.$add$clock.v:17$1136_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[17] CO=$auto$alumacc.cc:474:replace_alu$7598.C[18] I0=$false I1=clock.counterI[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[17] I3=$auto$alumacc.cc:474:replace_alu$7598.C[17] O=$techmap\clock.$add$clock.v:17$1136_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[18] CO=$auto$alumacc.cc:474:replace_alu$7598.C[19] I0=$false I1=clock.counterI[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[18] I3=$auto$alumacc.cc:474:replace_alu$7598.C[18] O=$techmap\clock.$add$clock.v:17$1136_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[19] CO=$auto$alumacc.cc:474:replace_alu$7598.C[20] I0=$false I1=clock.counterI[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[19] I3=$auto$alumacc.cc:474:replace_alu$7598.C[19] O=$techmap\clock.$add$clock.v:17$1136_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clock.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7598.C[2] I0=$false I1=clock.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[1] I3=clock.counterI[0] O=$techmap\clock.$add$clock.v:17$1136_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[20] CO=$auto$alumacc.cc:474:replace_alu$7598.C[21] I0=$false I1=clock.counterI[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[20] I3=$auto$alumacc.cc:474:replace_alu$7598.C[20] O=$techmap\clock.$add$clock.v:17$1136_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[21] CO=$auto$alumacc.cc:474:replace_alu$7598.C[22] I0=$false I1=clock.counterI[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[21] I3=$auto$alumacc.cc:474:replace_alu$7598.C[21] O=$techmap\clock.$add$clock.v:17$1136_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[22] CO=$auto$alumacc.cc:474:replace_alu$7598.C[23] I0=$false I1=clock.counterI[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[22] I3=$auto$alumacc.cc:474:replace_alu$7598.C[22] O=$techmap\clock.$add$clock.v:17$1136_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[23] CO=$auto$alumacc.cc:474:replace_alu$7598.C[24] I0=$false I1=clock.counterI[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[23] I3=$auto$alumacc.cc:474:replace_alu$7598.C[23] O=$techmap\clock.$add$clock.v:17$1136_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[24] CO=$auto$alumacc.cc:474:replace_alu$7598.C[25] I0=$false I1=clock.counterI[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[24] I3=$auto$alumacc.cc:474:replace_alu$7598.C[24] O=$techmap\clock.$add$clock.v:17$1136_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[25] CO=$auto$alumacc.cc:474:replace_alu$7598.C[26] I0=$false I1=clock.counterI[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[25] I3=$auto$alumacc.cc:474:replace_alu$7598.C[25] O=$techmap\clock.$add$clock.v:17$1136_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[26] CO=$auto$alumacc.cc:474:replace_alu$7598.C[27] I0=$false I1=clock.counterI[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[26] I3=$auto$alumacc.cc:474:replace_alu$7598.C[26] O=$techmap\clock.$add$clock.v:17$1136_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[27] CO=$auto$alumacc.cc:474:replace_alu$7598.C[28] I0=$false I1=clock.counterI[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[27] I3=$auto$alumacc.cc:474:replace_alu$7598.C[27] O=$techmap\clock.$add$clock.v:17$1136_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[28] CO=$auto$alumacc.cc:474:replace_alu$7598.C[29] I0=$false I1=clock.counterI[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[28] I3=$auto$alumacc.cc:474:replace_alu$7598.C[28] O=$techmap\clock.$add$clock.v:17$1136_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[29] CO=$auto$alumacc.cc:474:replace_alu$7598.C[30] I0=$false I1=clock.counterI[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[29] I3=$auto$alumacc.cc:474:replace_alu$7598.C[29] O=$techmap\clock.$add$clock.v:17$1136_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[2] CO=$auto$alumacc.cc:474:replace_alu$7598.C[3] I0=$false I1=clock.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7598.C[2] O=$techmap\clock.$add$clock.v:17$1136_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[30] CO=$auto$alumacc.cc:474:replace_alu$7598.C[31] I0=$false I1=clock.counterI[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[30] I3=$auto$alumacc.cc:474:replace_alu$7598.C[30] O=$techmap\clock.$add$clock.v:17$1136_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[31] I3=$auto$alumacc.cc:474:replace_alu$7598.C[31] O=$techmap\clock.$add$clock.v:17$1136_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[3] CO=$auto$alumacc.cc:474:replace_alu$7598.C[4] I0=$false I1=clock.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7598.C[3] O=$techmap\clock.$add$clock.v:17$1136_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[4] CO=$auto$alumacc.cc:474:replace_alu$7598.C[5] I0=$false I1=clock.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7598.C[4] O=$techmap\clock.$add$clock.v:17$1136_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[5] CO=$auto$alumacc.cc:474:replace_alu$7598.C[6] I0=$false I1=clock.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7598.C[5] O=$techmap\clock.$add$clock.v:17$1136_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[6] CO=$auto$alumacc.cc:474:replace_alu$7598.C[7] I0=$false I1=clock.counterI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7598.C[6] O=$techmap\clock.$add$clock.v:17$1136_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[7] CO=$auto$alumacc.cc:474:replace_alu$7598.C[8] I0=$false I1=clock.counterI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[7] I3=$auto$alumacc.cc:474:replace_alu$7598.C[7] O=$techmap\clock.$add$clock.v:17$1136_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[8] CO=$auto$alumacc.cc:474:replace_alu$7598.C[9] I0=$false I1=clock.counterI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[8] I3=$auto$alumacc.cc:474:replace_alu$7598.C[8] O=$techmap\clock.$add$clock.v:17$1136_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[9] CO=$auto$alumacc.cc:474:replace_alu$7598.C[10] I0=$false I1=clock.counterI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[9] I3=$auto$alumacc.cc:474:replace_alu$7598.C[9] O=$techmap\clock.$add$clock.v:17$1136_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[10] CO=$auto$alumacc.cc:474:replace_alu$7601.C[11] I0=$false I1=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[10] I3=$auto$alumacc.cc:474:replace_alu$7601.C[10] O=$techmap\clock.$0\counterO[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[11] CO=$auto$alumacc.cc:474:replace_alu$7601.C[12] I0=$false I1=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[11] I3=$auto$alumacc.cc:474:replace_alu$7601.C[11] O=$techmap\clock.$0\counterO[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[12] CO=$auto$alumacc.cc:474:replace_alu$7601.C[13] I0=$false I1=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[12] I3=$auto$alumacc.cc:474:replace_alu$7601.C[12] O=$techmap\clock.$0\counterO[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[13] CO=$auto$alumacc.cc:474:replace_alu$7601.C[14] I0=$false I1=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[13] I3=$auto$alumacc.cc:474:replace_alu$7601.C[13] O=$techmap\clock.$0\counterO[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[14] CO=$auto$alumacc.cc:474:replace_alu$7601.C[15] I0=$false I1=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[14] I3=$auto$alumacc.cc:474:replace_alu$7601.C[14] O=$techmap\clock.$0\counterO[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[15] CO=$auto$alumacc.cc:474:replace_alu$7601.C[16] I0=$false I1=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[15] I3=$auto$alumacc.cc:474:replace_alu$7601.C[15] O=$techmap\clock.$0\counterO[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[16] CO=$auto$alumacc.cc:474:replace_alu$7601.C[17] I0=$false I1=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[16] I3=$auto$alumacc.cc:474:replace_alu$7601.C[16] O=$techmap\clock.$0\counterO[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[17] CO=$auto$alumacc.cc:474:replace_alu$7601.C[18] I0=$false I1=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[17] I3=$auto$alumacc.cc:474:replace_alu$7601.C[17] O=$techmap\clock.$0\counterO[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[18] CO=$auto$alumacc.cc:474:replace_alu$7601.C[19] I0=$false I1=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[18] I3=$auto$alumacc.cc:474:replace_alu$7601.C[18] O=$techmap\clock.$0\counterO[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[19] CO=$auto$alumacc.cc:474:replace_alu$7601.C[20] I0=$false I1=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[19] I3=$auto$alumacc.cc:474:replace_alu$7601.C[19] O=$techmap\clock.$0\counterO[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clock.counterO[0] CO=$auto$alumacc.cc:474:replace_alu$7601.C[2] I0=$false I1=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[1] I3=clock.counterO[0] O=$techmap\clock.$0\counterO[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[20] CO=$auto$alumacc.cc:474:replace_alu$7601.C[21] I0=$false I1=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[20] I3=$auto$alumacc.cc:474:replace_alu$7601.C[20] O=$techmap\clock.$0\counterO[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[21] CO=$auto$alumacc.cc:474:replace_alu$7601.C[22] I0=$false I1=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[21] I3=$auto$alumacc.cc:474:replace_alu$7601.C[21] O=$techmap\clock.$0\counterO[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[22] CO=$auto$alumacc.cc:474:replace_alu$7601.C[23] I0=$false I1=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[22] I3=$auto$alumacc.cc:474:replace_alu$7601.C[22] O=$techmap\clock.$0\counterO[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[23] CO=$auto$alumacc.cc:474:replace_alu$7601.C[24] I0=$false I1=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[23] I3=$auto$alumacc.cc:474:replace_alu$7601.C[23] O=$techmap\clock.$0\counterO[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[24] CO=$auto$alumacc.cc:474:replace_alu$7601.C[25] I0=$false I1=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[24] I3=$auto$alumacc.cc:474:replace_alu$7601.C[24] O=$techmap\clock.$0\counterO[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[25] CO=$auto$alumacc.cc:474:replace_alu$7601.C[26] I0=$false I1=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[25] I3=$auto$alumacc.cc:474:replace_alu$7601.C[25] O=$techmap\clock.$0\counterO[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[26] CO=$auto$alumacc.cc:474:replace_alu$7601.C[27] I0=$false I1=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[26] I3=$auto$alumacc.cc:474:replace_alu$7601.C[26] O=$techmap\clock.$0\counterO[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[27] CO=$auto$alumacc.cc:474:replace_alu$7601.C[28] I0=$false I1=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[27] I3=$auto$alumacc.cc:474:replace_alu$7601.C[27] O=$techmap\clock.$0\counterO[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[28] CO=$auto$alumacc.cc:474:replace_alu$7601.C[29] I0=$false I1=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[28] I3=$auto$alumacc.cc:474:replace_alu$7601.C[28] O=$techmap\clock.$0\counterO[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[29] CO=$auto$alumacc.cc:474:replace_alu$7601.C[30] I0=$false I1=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[29] I3=$auto$alumacc.cc:474:replace_alu$7601.C[29] O=$techmap\clock.$0\counterO[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[2] CO=$auto$alumacc.cc:474:replace_alu$7601.C[3] I0=$false I1=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[2] I3=$auto$alumacc.cc:474:replace_alu$7601.C[2] O=$techmap\clock.$0\counterO[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[30] CO=$auto$alumacc.cc:474:replace_alu$7601.C[31] I0=$false I1=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[30] I3=$auto$alumacc.cc:474:replace_alu$7601.C[30] O=$techmap\clock.$0\counterO[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[31] I3=$auto$alumacc.cc:474:replace_alu$7601.C[31] O=$techmap\clock.$0\counterO[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[3] CO=$auto$alumacc.cc:474:replace_alu$7601.C[4] I0=$false I1=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[3] I3=$auto$alumacc.cc:474:replace_alu$7601.C[3] O=$techmap\clock.$0\counterO[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[4] CO=$auto$alumacc.cc:474:replace_alu$7601.C[5] I0=$false I1=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[4] I3=$auto$alumacc.cc:474:replace_alu$7601.C[4] O=$techmap\clock.$0\counterO[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[5] CO=$auto$alumacc.cc:474:replace_alu$7601.C[6] I0=$false I1=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[5] I3=$auto$alumacc.cc:474:replace_alu$7601.C[5] O=$techmap\clock.$0\counterO[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[6] CO=$auto$alumacc.cc:474:replace_alu$7601.C[7] I0=$false I1=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[6] I3=$auto$alumacc.cc:474:replace_alu$7601.C[6] O=$techmap\clock.$0\counterO[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[7] CO=$auto$alumacc.cc:474:replace_alu$7601.C[8] I0=$false I1=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[7] I3=$auto$alumacc.cc:474:replace_alu$7601.C[7] O=$techmap\clock.$0\counterO[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[8] CO=$auto$alumacc.cc:474:replace_alu$7601.C[9] I0=$false I1=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[8] I3=$auto$alumacc.cc:474:replace_alu$7601.C[8] O=$techmap\clock.$0\counterO[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[9] CO=$auto$alumacc.cc:474:replace_alu$7601.C[10] I0=$false I1=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[9] I3=$auto$alumacc.cc:474:replace_alu$7601.C[9] O=$techmap\clock.$0\counterO[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderL.encoderCounter[0] CO=$auto$alumacc.cc:474:replace_alu$7604.C[2] I0=$false I1=encoderL.encoderCounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n5853_ I1=$false I2=encoderL.encoderCounter[1] I3=encoderL.encoderCounter[0] O=$abc$72873$techmap\encoderL.$procmux$2670_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[2] CO=$auto$alumacc.cc:474:replace_alu$7604.C[3] I0=$false I1=encoderL.encoderCounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCounter[2] I3=$auto$alumacc.cc:474:replace_alu$7604.C[2] O=$abc$72873$auto$wreduce.cc:454:run$7224[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72873$new_n5853_ I1=encoderL.encoderCounter[1] I2=encoderL.encoderCounter[3] I3=$auto$alumacc.cc:474:replace_alu$7604.C[3] O=$abc$72873$techmap\encoderL.$procmux$2670_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[10] CO=$auto$alumacc.cc:474:replace_alu$7607.C[11] I0=$false I1=encoderL.encoderCount[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[10] I3=$auto$alumacc.cc:474:replace_alu$7607.C[10] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[11] CO=$auto$alumacc.cc:474:replace_alu$7607.C[12] I0=$false I1=encoderL.encoderCount[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[11] I3=$auto$alumacc.cc:474:replace_alu$7607.C[11] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[12] CO=$auto$alumacc.cc:474:replace_alu$7607.C[13] I0=$false I1=encoderL.encoderCount[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[12] I3=$auto$alumacc.cc:474:replace_alu$7607.C[12] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[13] CO=$auto$alumacc.cc:474:replace_alu$7607.C[14] I0=$false I1=encoderL.encoderCount[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[13] I3=$auto$alumacc.cc:474:replace_alu$7607.C[13] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[14] CO=$auto$alumacc.cc:474:replace_alu$7607.C[15] I0=$false I1=encoderL.encoderCount[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[14] I3=$auto$alumacc.cc:474:replace_alu$7607.C[14] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[15] CO=$auto$alumacc.cc:474:replace_alu$7607.C[16] I0=$false I1=encoderL.encoderCount[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[15] I3=$auto$alumacc.cc:474:replace_alu$7607.C[15] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[16] CO=$auto$alumacc.cc:474:replace_alu$7607.C[17] I0=$false I1=encoderL.encoderCount[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[16] I3=$auto$alumacc.cc:474:replace_alu$7607.C[16] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[17] CO=$auto$alumacc.cc:474:replace_alu$7607.C[18] I0=$false I1=encoderL.encoderCount[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[17] I3=$auto$alumacc.cc:474:replace_alu$7607.C[17] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[18] CO=$auto$alumacc.cc:474:replace_alu$7607.C[19] I0=$false I1=encoderL.encoderCount[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[18] I3=$auto$alumacc.cc:474:replace_alu$7607.C[18] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[19] CO=$auto$alumacc.cc:474:replace_alu$7607.C[20] I0=$false I1=encoderL.encoderCount[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[19] I3=$auto$alumacc.cc:474:replace_alu$7607.C[19] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderL.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7607.C[2] I0=$false I1=encoderL.encoderCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[1] I3=encoderL.encoderCount[0] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[20] CO=$auto$alumacc.cc:474:replace_alu$7607.C[21] I0=$false I1=encoderL.encoderCount[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[20] I3=$auto$alumacc.cc:474:replace_alu$7607.C[20] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[21] CO=$auto$alumacc.cc:474:replace_alu$7607.C[22] I0=$false I1=encoderL.encoderCount[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[21] I3=$auto$alumacc.cc:474:replace_alu$7607.C[21] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[22] CO=$auto$alumacc.cc:474:replace_alu$7607.C[23] I0=$false I1=encoderL.encoderCount[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[22] I3=$auto$alumacc.cc:474:replace_alu$7607.C[22] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[23] CO=$auto$alumacc.cc:474:replace_alu$7607.C[24] I0=$false I1=encoderL.encoderCount[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[23] I3=$auto$alumacc.cc:474:replace_alu$7607.C[23] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[24] CO=$auto$alumacc.cc:474:replace_alu$7607.C[25] I0=$false I1=encoderL.encoderCount[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[24] I3=$auto$alumacc.cc:474:replace_alu$7607.C[24] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[25] CO=$auto$alumacc.cc:474:replace_alu$7607.C[26] I0=$false I1=encoderL.encoderCount[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[25] I3=$auto$alumacc.cc:474:replace_alu$7607.C[25] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[26] CO=$auto$alumacc.cc:474:replace_alu$7607.C[27] I0=$false I1=encoderL.encoderCount[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[26] I3=$auto$alumacc.cc:474:replace_alu$7607.C[26] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[27] CO=$auto$alumacc.cc:474:replace_alu$7607.C[28] I0=$false I1=encoderL.encoderCount[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[27] I3=$auto$alumacc.cc:474:replace_alu$7607.C[27] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[28] CO=$auto$alumacc.cc:474:replace_alu$7607.C[29] I0=$false I1=encoderL.encoderCount[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[28] I3=$auto$alumacc.cc:474:replace_alu$7607.C[28] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[29] CO=$auto$alumacc.cc:474:replace_alu$7607.C[30] I0=$false I1=encoderL.encoderCount[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[29] I3=$auto$alumacc.cc:474:replace_alu$7607.C[29] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[2] CO=$auto$alumacc.cc:474:replace_alu$7607.C[3] I0=$false I1=encoderL.encoderCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[2] I3=$auto$alumacc.cc:474:replace_alu$7607.C[2] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[30] CO=$auto$alumacc.cc:474:replace_alu$7607.C[31] I0=$false I1=encoderL.encoderCount[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[30] I3=$auto$alumacc.cc:474:replace_alu$7607.C[30] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=pinEncoderIB I1=$auto$alumacc.cc:474:replace_alu$7610.C[31] I2=encoderL.encoderCount[31] I3=$auto$alumacc.cc:474:replace_alu$7607.C[31] O=$abc$72873$techmap\encoderL.$procmux$2678_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100000101101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[3] CO=$auto$alumacc.cc:474:replace_alu$7607.C[4] I0=$false I1=encoderL.encoderCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[3] I3=$auto$alumacc.cc:474:replace_alu$7607.C[3] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[4] CO=$auto$alumacc.cc:474:replace_alu$7607.C[5] I0=$false I1=encoderL.encoderCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[4] I3=$auto$alumacc.cc:474:replace_alu$7607.C[4] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[5] CO=$auto$alumacc.cc:474:replace_alu$7607.C[6] I0=$false I1=encoderL.encoderCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[5] I3=$auto$alumacc.cc:474:replace_alu$7607.C[5] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[6] CO=$auto$alumacc.cc:474:replace_alu$7607.C[7] I0=$false I1=encoderL.encoderCount[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[6] I3=$auto$alumacc.cc:474:replace_alu$7607.C[6] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[7] CO=$auto$alumacc.cc:474:replace_alu$7607.C[8] I0=$false I1=encoderL.encoderCount[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[7] I3=$auto$alumacc.cc:474:replace_alu$7607.C[7] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[8] CO=$auto$alumacc.cc:474:replace_alu$7607.C[9] I0=$false I1=encoderL.encoderCount[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[8] I3=$auto$alumacc.cc:474:replace_alu$7607.C[8] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[9] CO=$auto$alumacc.cc:474:replace_alu$7607.C[10] I0=$false I1=encoderL.encoderCount[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[9] I3=$auto$alumacc.cc:474:replace_alu$7607.C[9] O=$abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[10] CO=$auto$alumacc.cc:474:replace_alu$7610.C[11] I0=encoderL.encoderCount[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[10] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[11] CO=$auto$alumacc.cc:474:replace_alu$7610.C[12] I0=encoderL.encoderCount[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[11] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[12] CO=$auto$alumacc.cc:474:replace_alu$7610.C[13] I0=encoderL.encoderCount[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[12] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[13] CO=$auto$alumacc.cc:474:replace_alu$7610.C[14] I0=encoderL.encoderCount[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[13] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[14] CO=$auto$alumacc.cc:474:replace_alu$7610.C[15] I0=encoderL.encoderCount[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[14] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[15] CO=$auto$alumacc.cc:474:replace_alu$7610.C[16] I0=encoderL.encoderCount[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[15] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[16] CO=$auto$alumacc.cc:474:replace_alu$7610.C[17] I0=encoderL.encoderCount[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[16] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[17] CO=$auto$alumacc.cc:474:replace_alu$7610.C[18] I0=encoderL.encoderCount[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[17] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[18] CO=$auto$alumacc.cc:474:replace_alu$7610.C[19] I0=encoderL.encoderCount[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[18] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[19] CO=$auto$alumacc.cc:474:replace_alu$7610.C[20] I0=encoderL.encoderCount[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[19] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderL.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7610.C[2] I0=encoderL.encoderCount[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[1] I2=$true I3=encoderL.encoderCount[0] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[20] CO=$auto$alumacc.cc:474:replace_alu$7610.C[21] I0=encoderL.encoderCount[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[20] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[21] CO=$auto$alumacc.cc:474:replace_alu$7610.C[22] I0=encoderL.encoderCount[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[21] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[22] CO=$auto$alumacc.cc:474:replace_alu$7610.C[23] I0=encoderL.encoderCount[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[22] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[23] CO=$auto$alumacc.cc:474:replace_alu$7610.C[24] I0=encoderL.encoderCount[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[23] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[24] CO=$auto$alumacc.cc:474:replace_alu$7610.C[25] I0=encoderL.encoderCount[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[24] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[25] CO=$auto$alumacc.cc:474:replace_alu$7610.C[26] I0=encoderL.encoderCount[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[25] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[26] CO=$auto$alumacc.cc:474:replace_alu$7610.C[27] I0=encoderL.encoderCount[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[26] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[27] CO=$auto$alumacc.cc:474:replace_alu$7610.C[28] I0=encoderL.encoderCount[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[27] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[28] CO=$auto$alumacc.cc:474:replace_alu$7610.C[29] I0=encoderL.encoderCount[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[28] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[29] CO=$auto$alumacc.cc:474:replace_alu$7610.C[30] I0=encoderL.encoderCount[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[29] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[2] CO=$auto$alumacc.cc:474:replace_alu$7610.C[3] I0=encoderL.encoderCount[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[2] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[30] CO=$auto$alumacc.cc:474:replace_alu$7610.C[31] I0=encoderL.encoderCount[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[30] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[3] CO=$auto$alumacc.cc:474:replace_alu$7610.C[4] I0=encoderL.encoderCount[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[3] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[4] CO=$auto$alumacc.cc:474:replace_alu$7610.C[5] I0=encoderL.encoderCount[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[4] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[5] CO=$auto$alumacc.cc:474:replace_alu$7610.C[6] I0=encoderL.encoderCount[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[5] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[6] CO=$auto$alumacc.cc:474:replace_alu$7610.C[7] I0=encoderL.encoderCount[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[6] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[7] CO=$auto$alumacc.cc:474:replace_alu$7610.C[8] I0=encoderL.encoderCount[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[7] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[8] CO=$auto$alumacc.cc:474:replace_alu$7610.C[9] I0=encoderL.encoderCount[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[8] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[9] CO=$auto$alumacc.cc:474:replace_alu$7610.C[10] I0=encoderL.encoderCount[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7610.C[9] O=$abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderR.encoderCounter[0] CO=$auto$alumacc.cc:474:replace_alu$7613.C[2] I0=$false I1=encoderR.encoderCounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n5857_ I1=$false I2=encoderR.encoderCounter[1] I3=encoderR.encoderCounter[0] O=$abc$72873$techmap\encoderR.$procmux$2670_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[2] CO=$auto$alumacc.cc:474:replace_alu$7613.C[3] I0=$false I1=encoderR.encoderCounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCounter[2] I3=$auto$alumacc.cc:474:replace_alu$7613.C[2] O=$abc$72873$auto$wreduce.cc:454:run$7225[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72873$new_n5857_ I1=encoderR.encoderCounter[1] I2=encoderR.encoderCounter[3] I3=$auto$alumacc.cc:474:replace_alu$7613.C[3] O=$abc$72873$techmap\encoderR.$procmux$2670_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[10] CO=$auto$alumacc.cc:474:replace_alu$7616.C[11] I0=$false I1=encoderR.encoderCount[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[10] I3=$auto$alumacc.cc:474:replace_alu$7616.C[10] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[11] CO=$auto$alumacc.cc:474:replace_alu$7616.C[12] I0=$false I1=encoderR.encoderCount[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[11] I3=$auto$alumacc.cc:474:replace_alu$7616.C[11] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[12] CO=$auto$alumacc.cc:474:replace_alu$7616.C[13] I0=$false I1=encoderR.encoderCount[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[12] I3=$auto$alumacc.cc:474:replace_alu$7616.C[12] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[13] CO=$auto$alumacc.cc:474:replace_alu$7616.C[14] I0=$false I1=encoderR.encoderCount[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[13] I3=$auto$alumacc.cc:474:replace_alu$7616.C[13] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[14] CO=$auto$alumacc.cc:474:replace_alu$7616.C[15] I0=$false I1=encoderR.encoderCount[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[14] I3=$auto$alumacc.cc:474:replace_alu$7616.C[14] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[15] CO=$auto$alumacc.cc:474:replace_alu$7616.C[16] I0=$false I1=encoderR.encoderCount[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[15] I3=$auto$alumacc.cc:474:replace_alu$7616.C[15] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[16] CO=$auto$alumacc.cc:474:replace_alu$7616.C[17] I0=$false I1=encoderR.encoderCount[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[16] I3=$auto$alumacc.cc:474:replace_alu$7616.C[16] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[17] CO=$auto$alumacc.cc:474:replace_alu$7616.C[18] I0=$false I1=encoderR.encoderCount[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[17] I3=$auto$alumacc.cc:474:replace_alu$7616.C[17] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[18] CO=$auto$alumacc.cc:474:replace_alu$7616.C[19] I0=$false I1=encoderR.encoderCount[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[18] I3=$auto$alumacc.cc:474:replace_alu$7616.C[18] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[19] CO=$auto$alumacc.cc:474:replace_alu$7616.C[20] I0=$false I1=encoderR.encoderCount[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[19] I3=$auto$alumacc.cc:474:replace_alu$7616.C[19] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderR.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7616.C[2] I0=$false I1=encoderR.encoderCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[1] I3=encoderR.encoderCount[0] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[20] CO=$auto$alumacc.cc:474:replace_alu$7616.C[21] I0=$false I1=encoderR.encoderCount[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[20] I3=$auto$alumacc.cc:474:replace_alu$7616.C[20] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[21] CO=$auto$alumacc.cc:474:replace_alu$7616.C[22] I0=$false I1=encoderR.encoderCount[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[21] I3=$auto$alumacc.cc:474:replace_alu$7616.C[21] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[22] CO=$auto$alumacc.cc:474:replace_alu$7616.C[23] I0=$false I1=encoderR.encoderCount[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[22] I3=$auto$alumacc.cc:474:replace_alu$7616.C[22] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[23] CO=$auto$alumacc.cc:474:replace_alu$7616.C[24] I0=$false I1=encoderR.encoderCount[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[23] I3=$auto$alumacc.cc:474:replace_alu$7616.C[23] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[24] CO=$auto$alumacc.cc:474:replace_alu$7616.C[25] I0=$false I1=encoderR.encoderCount[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[24] I3=$auto$alumacc.cc:474:replace_alu$7616.C[24] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[25] CO=$auto$alumacc.cc:474:replace_alu$7616.C[26] I0=$false I1=encoderR.encoderCount[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[25] I3=$auto$alumacc.cc:474:replace_alu$7616.C[25] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[26] CO=$auto$alumacc.cc:474:replace_alu$7616.C[27] I0=$false I1=encoderR.encoderCount[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[26] I3=$auto$alumacc.cc:474:replace_alu$7616.C[26] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[27] CO=$auto$alumacc.cc:474:replace_alu$7616.C[28] I0=$false I1=encoderR.encoderCount[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[27] I3=$auto$alumacc.cc:474:replace_alu$7616.C[27] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[28] CO=$auto$alumacc.cc:474:replace_alu$7616.C[29] I0=$false I1=encoderR.encoderCount[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[28] I3=$auto$alumacc.cc:474:replace_alu$7616.C[28] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[29] CO=$auto$alumacc.cc:474:replace_alu$7616.C[30] I0=$false I1=encoderR.encoderCount[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[29] I3=$auto$alumacc.cc:474:replace_alu$7616.C[29] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[2] CO=$auto$alumacc.cc:474:replace_alu$7616.C[3] I0=$false I1=encoderR.encoderCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[2] I3=$auto$alumacc.cc:474:replace_alu$7616.C[2] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[30] CO=$auto$alumacc.cc:474:replace_alu$7616.C[31] I0=$false I1=encoderR.encoderCount[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[30] I3=$auto$alumacc.cc:474:replace_alu$7616.C[30] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=pinEncoderDB I1=$auto$alumacc.cc:474:replace_alu$7619.C[31] I2=encoderR.encoderCount[31] I3=$auto$alumacc.cc:474:replace_alu$7616.C[31] O=$abc$72873$techmap\encoderR.$procmux$2678_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100000101101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[3] CO=$auto$alumacc.cc:474:replace_alu$7616.C[4] I0=$false I1=encoderR.encoderCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[3] I3=$auto$alumacc.cc:474:replace_alu$7616.C[3] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[4] CO=$auto$alumacc.cc:474:replace_alu$7616.C[5] I0=$false I1=encoderR.encoderCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[4] I3=$auto$alumacc.cc:474:replace_alu$7616.C[4] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[5] CO=$auto$alumacc.cc:474:replace_alu$7616.C[6] I0=$false I1=encoderR.encoderCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[5] I3=$auto$alumacc.cc:474:replace_alu$7616.C[5] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[6] CO=$auto$alumacc.cc:474:replace_alu$7616.C[7] I0=$false I1=encoderR.encoderCount[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[6] I3=$auto$alumacc.cc:474:replace_alu$7616.C[6] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[7] CO=$auto$alumacc.cc:474:replace_alu$7616.C[8] I0=$false I1=encoderR.encoderCount[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[7] I3=$auto$alumacc.cc:474:replace_alu$7616.C[7] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[8] CO=$auto$alumacc.cc:474:replace_alu$7616.C[9] I0=$false I1=encoderR.encoderCount[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[8] I3=$auto$alumacc.cc:474:replace_alu$7616.C[8] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[9] CO=$auto$alumacc.cc:474:replace_alu$7616.C[10] I0=$false I1=encoderR.encoderCount[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[9] I3=$auto$alumacc.cc:474:replace_alu$7616.C[9] O=$abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[10] CO=$auto$alumacc.cc:474:replace_alu$7619.C[11] I0=encoderR.encoderCount[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[10] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[11] CO=$auto$alumacc.cc:474:replace_alu$7619.C[12] I0=encoderR.encoderCount[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[11] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[12] CO=$auto$alumacc.cc:474:replace_alu$7619.C[13] I0=encoderR.encoderCount[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[12] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[13] CO=$auto$alumacc.cc:474:replace_alu$7619.C[14] I0=encoderR.encoderCount[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[13] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[14] CO=$auto$alumacc.cc:474:replace_alu$7619.C[15] I0=encoderR.encoderCount[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[14] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[15] CO=$auto$alumacc.cc:474:replace_alu$7619.C[16] I0=encoderR.encoderCount[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[15] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[16] CO=$auto$alumacc.cc:474:replace_alu$7619.C[17] I0=encoderR.encoderCount[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[16] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[17] CO=$auto$alumacc.cc:474:replace_alu$7619.C[18] I0=encoderR.encoderCount[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[17] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[18] CO=$auto$alumacc.cc:474:replace_alu$7619.C[19] I0=encoderR.encoderCount[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[18] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[19] CO=$auto$alumacc.cc:474:replace_alu$7619.C[20] I0=encoderR.encoderCount[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[19] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderR.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7619.C[2] I0=encoderR.encoderCount[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[1] I2=$true I3=encoderR.encoderCount[0] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[20] CO=$auto$alumacc.cc:474:replace_alu$7619.C[21] I0=encoderR.encoderCount[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[20] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[21] CO=$auto$alumacc.cc:474:replace_alu$7619.C[22] I0=encoderR.encoderCount[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[21] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[22] CO=$auto$alumacc.cc:474:replace_alu$7619.C[23] I0=encoderR.encoderCount[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[22] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[23] CO=$auto$alumacc.cc:474:replace_alu$7619.C[24] I0=encoderR.encoderCount[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[23] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[24] CO=$auto$alumacc.cc:474:replace_alu$7619.C[25] I0=encoderR.encoderCount[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[24] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[25] CO=$auto$alumacc.cc:474:replace_alu$7619.C[26] I0=encoderR.encoderCount[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[25] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[26] CO=$auto$alumacc.cc:474:replace_alu$7619.C[27] I0=encoderR.encoderCount[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[26] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[27] CO=$auto$alumacc.cc:474:replace_alu$7619.C[28] I0=encoderR.encoderCount[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[27] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[28] CO=$auto$alumacc.cc:474:replace_alu$7619.C[29] I0=encoderR.encoderCount[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[28] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[29] CO=$auto$alumacc.cc:474:replace_alu$7619.C[30] I0=encoderR.encoderCount[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[29] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[2] CO=$auto$alumacc.cc:474:replace_alu$7619.C[3] I0=encoderR.encoderCount[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[2] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[30] CO=$auto$alumacc.cc:474:replace_alu$7619.C[31] I0=encoderR.encoderCount[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[30] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[3] CO=$auto$alumacc.cc:474:replace_alu$7619.C[4] I0=encoderR.encoderCount[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[3] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[4] CO=$auto$alumacc.cc:474:replace_alu$7619.C[5] I0=encoderR.encoderCount[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[4] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[5] CO=$auto$alumacc.cc:474:replace_alu$7619.C[6] I0=encoderR.encoderCount[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[5] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[6] CO=$auto$alumacc.cc:474:replace_alu$7619.C[7] I0=encoderR.encoderCount[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[6] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[7] CO=$auto$alumacc.cc:474:replace_alu$7619.C[8] I0=encoderR.encoderCount[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[7] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[8] CO=$auto$alumacc.cc:474:replace_alu$7619.C[9] I0=encoderR.encoderCount[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[8] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[9] CO=$auto$alumacc.cc:474:replace_alu$7619.C[10] I0=encoderR.encoderCount[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7619.C[9] O=$abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pwmDB.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7622.C[2] I0=$false I1=pwmDB.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[1] I3=pwmDB.counterI[0] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[2] CO=$auto$alumacc.cc:474:replace_alu$7622.C[3] I0=$false I1=pwmDB.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7622.C[2] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[3] CO=$auto$alumacc.cc:474:replace_alu$7622.C[4] I0=$false I1=pwmDB.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7622.C[3] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[4] CO=$auto$alumacc.cc:474:replace_alu$7622.C[5] I0=$false I1=pwmDB.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7622.C[4] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[5] CO=$auto$alumacc.cc:474:replace_alu$7622.C[6] I0=$false I1=pwmDB.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7622.C[5] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7622.C[6] O=$abc$72873$techmap\pwmDB.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmDB.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7625.C[2] I0=$false I1=pwmDB.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[1] I3=pwmDB.count_temp[0] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[2] CO=$auto$alumacc.cc:474:replace_alu$7625.C[3] I0=$false I1=pwmDB.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7625.C[2] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[3] CO=$auto$alumacc.cc:474:replace_alu$7625.C[4] I0=$false I1=pwmDB.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7625.C[3] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[4] CO=$auto$alumacc.cc:474:replace_alu$7625.C[5] I0=$false I1=pwmDB.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7625.C[4] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[5] CO=$auto$alumacc.cc:474:replace_alu$7625.C[6] I0=$false I1=pwmDB.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7625.C[5] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[6] CO=$auto$alumacc.cc:474:replace_alu$7625.C[7] I0=$false I1=pwmDB.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7625.C[6] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[7] CO=$auto$alumacc.cc:474:replace_alu$7625.C[8] I0=$false I1=pwmDB.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7625.C[7] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[8] CO=$auto$alumacc.cc:474:replace_alu$7625.C[9] I0=$false I1=pwmDB.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I1=$false I2=pwmDB.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7625.C[8] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_ I2=pwmDB.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7625.C[9] O=$abc$72873$techmap\pwmDB.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=pwmDF.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7628.C[2] I0=$false I1=pwmDF.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[1] I3=pwmDF.counterI[0] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[2] CO=$auto$alumacc.cc:474:replace_alu$7628.C[3] I0=$false I1=pwmDF.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7628.C[2] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[3] CO=$auto$alumacc.cc:474:replace_alu$7628.C[4] I0=$false I1=pwmDF.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7628.C[3] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[4] CO=$auto$alumacc.cc:474:replace_alu$7628.C[5] I0=$false I1=pwmDF.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7628.C[4] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[5] CO=$auto$alumacc.cc:474:replace_alu$7628.C[6] I0=$false I1=pwmDF.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7628.C[5] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7628.C[6] O=$abc$72873$techmap\pwmDF.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmDF.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7631.C[2] I0=$false I1=pwmDF.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[1] I3=pwmDF.count_temp[0] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[2] CO=$auto$alumacc.cc:474:replace_alu$7631.C[3] I0=$false I1=pwmDF.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7631.C[2] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[3] CO=$auto$alumacc.cc:474:replace_alu$7631.C[4] I0=$false I1=pwmDF.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7631.C[3] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[4] CO=$auto$alumacc.cc:474:replace_alu$7631.C[5] I0=$false I1=pwmDF.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7631.C[4] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[5] CO=$auto$alumacc.cc:474:replace_alu$7631.C[6] I0=$false I1=pwmDF.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7631.C[5] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[6] CO=$auto$alumacc.cc:474:replace_alu$7631.C[7] I0=$false I1=pwmDF.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7631.C[6] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[7] CO=$auto$alumacc.cc:474:replace_alu$7631.C[8] I0=$false I1=pwmDF.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7631.C[7] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[8] CO=$auto$alumacc.cc:474:replace_alu$7631.C[9] I0=$false I1=pwmDF.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I1=$false I2=pwmDF.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7631.C[8] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_ I2=pwmDF.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7631.C[9] O=$abc$72873$techmap\pwmDF.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=pwmIB.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7634.C[2] I0=$false I1=pwmIB.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[1] I3=pwmIB.counterI[0] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[2] CO=$auto$alumacc.cc:474:replace_alu$7634.C[3] I0=$false I1=pwmIB.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7634.C[2] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[3] CO=$auto$alumacc.cc:474:replace_alu$7634.C[4] I0=$false I1=pwmIB.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7634.C[3] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[4] CO=$auto$alumacc.cc:474:replace_alu$7634.C[5] I0=$false I1=pwmIB.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7634.C[4] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[5] CO=$auto$alumacc.cc:474:replace_alu$7634.C[6] I0=$false I1=pwmIB.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7634.C[5] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7634.C[6] O=$abc$72873$techmap\pwmIB.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmIB.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7637.C[2] I0=$false I1=pwmIB.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[1] I3=pwmIB.count_temp[0] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[2] CO=$auto$alumacc.cc:474:replace_alu$7637.C[3] I0=$false I1=pwmIB.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7637.C[2] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[3] CO=$auto$alumacc.cc:474:replace_alu$7637.C[4] I0=$false I1=pwmIB.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7637.C[3] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[4] CO=$auto$alumacc.cc:474:replace_alu$7637.C[5] I0=$false I1=pwmIB.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7637.C[4] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[5] CO=$auto$alumacc.cc:474:replace_alu$7637.C[6] I0=$false I1=pwmIB.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7637.C[5] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[6] CO=$auto$alumacc.cc:474:replace_alu$7637.C[7] I0=$false I1=pwmIB.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7637.C[6] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[7] CO=$auto$alumacc.cc:474:replace_alu$7637.C[8] I0=$false I1=pwmIB.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7637.C[7] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[8] CO=$auto$alumacc.cc:474:replace_alu$7637.C[9] I0=$false I1=pwmIB.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I1=$false I2=pwmIB.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7637.C[8] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_ I2=pwmIB.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7637.C[9] O=$abc$72873$techmap\pwmIB.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=pwmIF.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7640.C[2] I0=$false I1=pwmIF.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[1] I3=pwmIF.counterI[0] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[2] CO=$auto$alumacc.cc:474:replace_alu$7640.C[3] I0=$false I1=pwmIF.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7640.C[2] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[3] CO=$auto$alumacc.cc:474:replace_alu$7640.C[4] I0=$false I1=pwmIF.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7640.C[3] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[4] CO=$auto$alumacc.cc:474:replace_alu$7640.C[5] I0=$false I1=pwmIF.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7640.C[4] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[5] CO=$auto$alumacc.cc:474:replace_alu$7640.C[6] I0=$false I1=pwmIF.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7640.C[5] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7640.C[6] O=$abc$72873$techmap\pwmIF.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmIF.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7643.C[2] I0=$false I1=pwmIF.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[1] I3=pwmIF.count_temp[0] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[2] CO=$auto$alumacc.cc:474:replace_alu$7643.C[3] I0=$false I1=pwmIF.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7643.C[2] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[3] CO=$auto$alumacc.cc:474:replace_alu$7643.C[4] I0=$false I1=pwmIF.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7643.C[3] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[4] CO=$auto$alumacc.cc:474:replace_alu$7643.C[5] I0=$false I1=pwmIF.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7643.C[4] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[5] CO=$auto$alumacc.cc:474:replace_alu$7643.C[6] I0=$false I1=pwmIF.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7643.C[5] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[6] CO=$auto$alumacc.cc:474:replace_alu$7643.C[7] I0=$false I1=pwmIF.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7643.C[6] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[7] CO=$auto$alumacc.cc:474:replace_alu$7643.C[8] I0=$false I1=pwmIF.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7643.C[7] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[8] CO=$auto$alumacc.cc:474:replace_alu$7643.C[9] I0=$false I1=pwmIF.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I1=$false I2=pwmIF.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7643.C[8] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_ I2=pwmIF.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7643.C[9] O=$abc$72873$techmap\pwmIF.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7646.C[1] I0=soc.cpu.reg_pc[1] I1=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.latched_compr I3=$false O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[10] CO=$auto$alumacc.cc:474:replace_alu$7646.C[11] I0=soc.cpu.reg_pc[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[11] CO=$auto$alumacc.cc:474:replace_alu$7646.C[12] I0=soc.cpu.reg_pc[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[12] CO=$auto$alumacc.cc:474:replace_alu$7646.C[13] I0=soc.cpu.reg_pc[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[13] CO=$auto$alumacc.cc:474:replace_alu$7646.C[14] I0=soc.cpu.reg_pc[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[14] CO=$auto$alumacc.cc:474:replace_alu$7646.C[15] I0=soc.cpu.reg_pc[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[15] CO=$auto$alumacc.cc:474:replace_alu$7646.C[16] I0=soc.cpu.reg_pc[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[16] CO=$auto$alumacc.cc:474:replace_alu$7646.C[17] I0=soc.cpu.reg_pc[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[17] CO=$auto$alumacc.cc:474:replace_alu$7646.C[18] I0=soc.cpu.reg_pc[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[18] CO=$auto$alumacc.cc:474:replace_alu$7646.C[19] I0=soc.cpu.reg_pc[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[19] CO=$auto$alumacc.cc:474:replace_alu$7646.C[20] I0=soc.cpu.reg_pc[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[1] CO=$auto$alumacc.cc:474:replace_alu$7646.C[2] I0=soc.cpu.reg_pc[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7646.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7646.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[20] CO=$auto$alumacc.cc:474:replace_alu$7646.C[21] I0=soc.cpu.reg_pc[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[21] CO=$auto$alumacc.cc:474:replace_alu$7646.C[22] I0=soc.cpu.reg_pc[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[22] CO=$auto$alumacc.cc:474:replace_alu$7646.C[23] I0=soc.cpu.reg_pc[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[23] CO=$auto$alumacc.cc:474:replace_alu$7646.C[24] I0=soc.cpu.reg_pc[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[24] CO=$auto$alumacc.cc:474:replace_alu$7646.C[25] I0=soc.cpu.reg_pc[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[25] CO=$auto$alumacc.cc:474:replace_alu$7646.C[26] I0=soc.cpu.reg_pc[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[26] CO=$auto$alumacc.cc:474:replace_alu$7646.C[27] I0=soc.cpu.reg_pc[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[27] CO=$auto$alumacc.cc:474:replace_alu$7646.C[28] I0=soc.cpu.reg_pc[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[28] CO=$auto$alumacc.cc:474:replace_alu$7646.C[29] I0=soc.cpu.reg_pc[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[29] CO=$auto$alumacc.cc:474:replace_alu$7646.C[30] I0=soc.cpu.reg_pc[30] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[2] CO=$auto$alumacc.cc:474:replace_alu$7646.C[3] I0=soc.cpu.reg_pc[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[30] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[3] CO=$auto$alumacc.cc:474:replace_alu$7646.C[4] I0=soc.cpu.reg_pc[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[4] CO=$auto$alumacc.cc:474:replace_alu$7646.C[5] I0=soc.cpu.reg_pc[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[5] CO=$auto$alumacc.cc:474:replace_alu$7646.C[6] I0=soc.cpu.reg_pc[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[6] CO=$auto$alumacc.cc:474:replace_alu$7646.C[7] I0=soc.cpu.reg_pc[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[7] CO=$auto$alumacc.cc:474:replace_alu$7646.C[8] I0=soc.cpu.reg_pc[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[8] CO=$auto$alumacc.cc:474:replace_alu$7646.C[9] I0=soc.cpu.reg_pc[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[9] CO=$auto$alumacc.cc:474:replace_alu$7646.C[10] I0=soc.cpu.reg_pc[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[10] CO=$auto$alumacc.cc:474:replace_alu$7649.C[11] I0=$false I1=soc.cpu.count_cycle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[10] I3=$auto$alumacc.cc:474:replace_alu$7649.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[11] CO=$auto$alumacc.cc:474:replace_alu$7649.C[12] I0=$false I1=soc.cpu.count_cycle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[11] I3=$auto$alumacc.cc:474:replace_alu$7649.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[12] CO=$auto$alumacc.cc:474:replace_alu$7649.C[13] I0=$false I1=soc.cpu.count_cycle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[12] I3=$auto$alumacc.cc:474:replace_alu$7649.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[13] CO=$auto$alumacc.cc:474:replace_alu$7649.C[14] I0=$false I1=soc.cpu.count_cycle[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[13] I3=$auto$alumacc.cc:474:replace_alu$7649.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[14] CO=$auto$alumacc.cc:474:replace_alu$7649.C[15] I0=$false I1=soc.cpu.count_cycle[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[14] I3=$auto$alumacc.cc:474:replace_alu$7649.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[15] CO=$auto$alumacc.cc:474:replace_alu$7649.C[16] I0=$false I1=soc.cpu.count_cycle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[15] I3=$auto$alumacc.cc:474:replace_alu$7649.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[16] CO=$auto$alumacc.cc:474:replace_alu$7649.C[17] I0=$false I1=soc.cpu.count_cycle[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[16] I3=$auto$alumacc.cc:474:replace_alu$7649.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[17] CO=$auto$alumacc.cc:474:replace_alu$7649.C[18] I0=$false I1=soc.cpu.count_cycle[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[17] I3=$auto$alumacc.cc:474:replace_alu$7649.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[18] CO=$auto$alumacc.cc:474:replace_alu$7649.C[19] I0=$false I1=soc.cpu.count_cycle[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[18] I3=$auto$alumacc.cc:474:replace_alu$7649.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[19] CO=$auto$alumacc.cc:474:replace_alu$7649.C[20] I0=$false I1=soc.cpu.count_cycle[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[19] I3=$auto$alumacc.cc:474:replace_alu$7649.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle[0] CO=$auto$alumacc.cc:474:replace_alu$7649.C[2] I0=$false I1=soc.cpu.count_cycle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[1] I3=soc.cpu.count_cycle[0] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[20] CO=$auto$alumacc.cc:474:replace_alu$7649.C[21] I0=$false I1=soc.cpu.count_cycle[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[20] I3=$auto$alumacc.cc:474:replace_alu$7649.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[21] CO=$auto$alumacc.cc:474:replace_alu$7649.C[22] I0=$false I1=soc.cpu.count_cycle[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[21] I3=$auto$alumacc.cc:474:replace_alu$7649.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[22] CO=$auto$alumacc.cc:474:replace_alu$7649.C[23] I0=$false I1=soc.cpu.count_cycle[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[22] I3=$auto$alumacc.cc:474:replace_alu$7649.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[23] CO=$auto$alumacc.cc:474:replace_alu$7649.C[24] I0=$false I1=soc.cpu.count_cycle[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[23] I3=$auto$alumacc.cc:474:replace_alu$7649.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[24] CO=$auto$alumacc.cc:474:replace_alu$7649.C[25] I0=$false I1=soc.cpu.count_cycle[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[24] I3=$auto$alumacc.cc:474:replace_alu$7649.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[25] CO=$auto$alumacc.cc:474:replace_alu$7649.C[26] I0=$false I1=soc.cpu.count_cycle[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[25] I3=$auto$alumacc.cc:474:replace_alu$7649.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[26] CO=$auto$alumacc.cc:474:replace_alu$7649.C[27] I0=$false I1=soc.cpu.count_cycle[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[26] I3=$auto$alumacc.cc:474:replace_alu$7649.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[27] CO=$auto$alumacc.cc:474:replace_alu$7649.C[28] I0=$false I1=soc.cpu.count_cycle[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[27] I3=$auto$alumacc.cc:474:replace_alu$7649.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[28] CO=$auto$alumacc.cc:474:replace_alu$7649.C[29] I0=$false I1=soc.cpu.count_cycle[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[28] I3=$auto$alumacc.cc:474:replace_alu$7649.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[29] CO=$auto$alumacc.cc:474:replace_alu$7649.C[30] I0=$false I1=soc.cpu.count_cycle[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[29] I3=$auto$alumacc.cc:474:replace_alu$7649.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[2] CO=$auto$alumacc.cc:474:replace_alu$7649.C[3] I0=$false I1=soc.cpu.count_cycle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[2] I3=$auto$alumacc.cc:474:replace_alu$7649.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[30] CO=$auto$alumacc.cc:474:replace_alu$7649.C[31] I0=$false I1=soc.cpu.count_cycle[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[30] I3=$auto$alumacc.cc:474:replace_alu$7649.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[31] CO=$auto$alumacc.cc:474:replace_alu$7649.C[32] I0=$false I1=soc.cpu.count_cycle[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[31] I3=$auto$alumacc.cc:474:replace_alu$7649.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[32] CO=$auto$alumacc.cc:474:replace_alu$7649.C[33] I0=$false I1=soc.cpu.count_cycle[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[32] I3=$auto$alumacc.cc:474:replace_alu$7649.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[33] CO=$auto$alumacc.cc:474:replace_alu$7649.C[34] I0=$false I1=soc.cpu.count_cycle[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[33] I3=$auto$alumacc.cc:474:replace_alu$7649.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[34] CO=$auto$alumacc.cc:474:replace_alu$7649.C[35] I0=$false I1=soc.cpu.count_cycle[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[34] I3=$auto$alumacc.cc:474:replace_alu$7649.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[35] CO=$auto$alumacc.cc:474:replace_alu$7649.C[36] I0=$false I1=soc.cpu.count_cycle[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[35] I3=$auto$alumacc.cc:474:replace_alu$7649.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[36] CO=$auto$alumacc.cc:474:replace_alu$7649.C[37] I0=$false I1=soc.cpu.count_cycle[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[36] I3=$auto$alumacc.cc:474:replace_alu$7649.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[37] CO=$auto$alumacc.cc:474:replace_alu$7649.C[38] I0=$false I1=soc.cpu.count_cycle[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[37] I3=$auto$alumacc.cc:474:replace_alu$7649.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[38] CO=$auto$alumacc.cc:474:replace_alu$7649.C[39] I0=$false I1=soc.cpu.count_cycle[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[38] I3=$auto$alumacc.cc:474:replace_alu$7649.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[39] CO=$auto$alumacc.cc:474:replace_alu$7649.C[40] I0=$false I1=soc.cpu.count_cycle[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[39] I3=$auto$alumacc.cc:474:replace_alu$7649.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[3] CO=$auto$alumacc.cc:474:replace_alu$7649.C[4] I0=$false I1=soc.cpu.count_cycle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[3] I3=$auto$alumacc.cc:474:replace_alu$7649.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[40] CO=$auto$alumacc.cc:474:replace_alu$7649.C[41] I0=$false I1=soc.cpu.count_cycle[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[40] I3=$auto$alumacc.cc:474:replace_alu$7649.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[41] CO=$auto$alumacc.cc:474:replace_alu$7649.C[42] I0=$false I1=soc.cpu.count_cycle[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[41] I3=$auto$alumacc.cc:474:replace_alu$7649.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[42] CO=$auto$alumacc.cc:474:replace_alu$7649.C[43] I0=$false I1=soc.cpu.count_cycle[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[42] I3=$auto$alumacc.cc:474:replace_alu$7649.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[43] CO=$auto$alumacc.cc:474:replace_alu$7649.C[44] I0=$false I1=soc.cpu.count_cycle[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[43] I3=$auto$alumacc.cc:474:replace_alu$7649.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[44] CO=$auto$alumacc.cc:474:replace_alu$7649.C[45] I0=$false I1=soc.cpu.count_cycle[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[44] I3=$auto$alumacc.cc:474:replace_alu$7649.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[45] CO=$auto$alumacc.cc:474:replace_alu$7649.C[46] I0=$false I1=soc.cpu.count_cycle[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[45] I3=$auto$alumacc.cc:474:replace_alu$7649.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[46] CO=$auto$alumacc.cc:474:replace_alu$7649.C[47] I0=$false I1=soc.cpu.count_cycle[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[46] I3=$auto$alumacc.cc:474:replace_alu$7649.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[47] CO=$auto$alumacc.cc:474:replace_alu$7649.C[48] I0=$false I1=soc.cpu.count_cycle[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[47] I3=$auto$alumacc.cc:474:replace_alu$7649.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[48] CO=$auto$alumacc.cc:474:replace_alu$7649.C[49] I0=$false I1=soc.cpu.count_cycle[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[48] I3=$auto$alumacc.cc:474:replace_alu$7649.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[49] CO=$auto$alumacc.cc:474:replace_alu$7649.C[50] I0=$false I1=soc.cpu.count_cycle[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[49] I3=$auto$alumacc.cc:474:replace_alu$7649.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[4] CO=$auto$alumacc.cc:474:replace_alu$7649.C[5] I0=$false I1=soc.cpu.count_cycle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[4] I3=$auto$alumacc.cc:474:replace_alu$7649.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[50] CO=$auto$alumacc.cc:474:replace_alu$7649.C[51] I0=$false I1=soc.cpu.count_cycle[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[50] I3=$auto$alumacc.cc:474:replace_alu$7649.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[51] CO=$auto$alumacc.cc:474:replace_alu$7649.C[52] I0=$false I1=soc.cpu.count_cycle[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[51] I3=$auto$alumacc.cc:474:replace_alu$7649.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[52] CO=$auto$alumacc.cc:474:replace_alu$7649.C[53] I0=$false I1=soc.cpu.count_cycle[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[52] I3=$auto$alumacc.cc:474:replace_alu$7649.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[53] CO=$auto$alumacc.cc:474:replace_alu$7649.C[54] I0=$false I1=soc.cpu.count_cycle[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[53] I3=$auto$alumacc.cc:474:replace_alu$7649.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[54] CO=$auto$alumacc.cc:474:replace_alu$7649.C[55] I0=$false I1=soc.cpu.count_cycle[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[54] I3=$auto$alumacc.cc:474:replace_alu$7649.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[55] CO=$auto$alumacc.cc:474:replace_alu$7649.C[56] I0=$false I1=soc.cpu.count_cycle[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[55] I3=$auto$alumacc.cc:474:replace_alu$7649.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[56] CO=$auto$alumacc.cc:474:replace_alu$7649.C[57] I0=$false I1=soc.cpu.count_cycle[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[56] I3=$auto$alumacc.cc:474:replace_alu$7649.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[57] CO=$auto$alumacc.cc:474:replace_alu$7649.C[58] I0=$false I1=soc.cpu.count_cycle[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[57] I3=$auto$alumacc.cc:474:replace_alu$7649.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[58] CO=$auto$alumacc.cc:474:replace_alu$7649.C[59] I0=$false I1=soc.cpu.count_cycle[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[58] I3=$auto$alumacc.cc:474:replace_alu$7649.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[59] CO=$auto$alumacc.cc:474:replace_alu$7649.C[60] I0=$false I1=soc.cpu.count_cycle[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[59] I3=$auto$alumacc.cc:474:replace_alu$7649.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[5] CO=$auto$alumacc.cc:474:replace_alu$7649.C[6] I0=$false I1=soc.cpu.count_cycle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[5] I3=$auto$alumacc.cc:474:replace_alu$7649.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[60] CO=$auto$alumacc.cc:474:replace_alu$7649.C[61] I0=$false I1=soc.cpu.count_cycle[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[60] I3=$auto$alumacc.cc:474:replace_alu$7649.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[61] CO=$auto$alumacc.cc:474:replace_alu$7649.C[62] I0=$false I1=soc.cpu.count_cycle[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[61] I3=$auto$alumacc.cc:474:replace_alu$7649.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[62] CO=$auto$alumacc.cc:474:replace_alu$7649.C[63] I0=$false I1=soc.cpu.count_cycle[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[62] I3=$auto$alumacc.cc:474:replace_alu$7649.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[63] I3=$auto$alumacc.cc:474:replace_alu$7649.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[6] CO=$auto$alumacc.cc:474:replace_alu$7649.C[7] I0=$false I1=soc.cpu.count_cycle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[6] I3=$auto$alumacc.cc:474:replace_alu$7649.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[7] CO=$auto$alumacc.cc:474:replace_alu$7649.C[8] I0=$false I1=soc.cpu.count_cycle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[7] I3=$auto$alumacc.cc:474:replace_alu$7649.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[8] CO=$auto$alumacc.cc:474:replace_alu$7649.C[9] I0=$false I1=soc.cpu.count_cycle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[8] I3=$auto$alumacc.cc:474:replace_alu$7649.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[9] CO=$auto$alumacc.cc:474:replace_alu$7649.C[10] I0=$false I1=soc.cpu.count_cycle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[9] I3=$auto$alumacc.cc:474:replace_alu$7649.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7652.C[1] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0] I1=soc.cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0] I2=soc.cpu.compressed_instr I3=$false O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[10] CO=$auto$alumacc.cc:474:replace_alu$7652.C[11] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[11] CO=$auto$alumacc.cc:474:replace_alu$7652.C[12] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[12] CO=$auto$alumacc.cc:474:replace_alu$7652.C[13] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[13] CO=$auto$alumacc.cc:474:replace_alu$7652.C[14] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[14] CO=$auto$alumacc.cc:474:replace_alu$7652.C[15] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[15] CO=$auto$alumacc.cc:474:replace_alu$7652.C[16] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[16] CO=$auto$alumacc.cc:474:replace_alu$7652.C[17] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[17] CO=$auto$alumacc.cc:474:replace_alu$7652.C[18] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[18] CO=$auto$alumacc.cc:474:replace_alu$7652.C[19] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[19] CO=$auto$alumacc.cc:474:replace_alu$7652.C[20] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[1] CO=$auto$alumacc.cc:474:replace_alu$7652.C[2] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7652.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[20] CO=$auto$alumacc.cc:474:replace_alu$7652.C[21] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[21] CO=$auto$alumacc.cc:474:replace_alu$7652.C[22] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[22] CO=$auto$alumacc.cc:474:replace_alu$7652.C[23] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[23] CO=$auto$alumacc.cc:474:replace_alu$7652.C[24] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[24] CO=$auto$alumacc.cc:474:replace_alu$7652.C[25] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[25] CO=$auto$alumacc.cc:474:replace_alu$7652.C[26] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[26] CO=$auto$alumacc.cc:474:replace_alu$7652.C[27] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[27] CO=$auto$alumacc.cc:474:replace_alu$7652.C[28] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[28] CO=$auto$alumacc.cc:474:replace_alu$7652.C[29] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[29] CO=$auto$alumacc.cc:474:replace_alu$7652.C[30] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[2] CO=$auto$alumacc.cc:474:replace_alu$7652.C[3] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72873$new_n6941_ I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30] I2=$abc$72873$new_n6821_ I3=$auto$alumacc.cc:474:replace_alu$7652.C[30] O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101011101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[3] CO=$auto$alumacc.cc:474:replace_alu$7652.C[4] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[4] CO=$auto$alumacc.cc:474:replace_alu$7652.C[5] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[5] CO=$auto$alumacc.cc:474:replace_alu$7652.C[6] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[6] CO=$auto$alumacc.cc:474:replace_alu$7652.C[7] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[7] CO=$auto$alumacc.cc:474:replace_alu$7652.C[8] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[8] CO=$auto$alumacc.cc:474:replace_alu$7652.C[9] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[9] CO=$auto$alumacc.cc:474:replace_alu$7652.C[10] I0=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7652.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[10] CO=$auto$alumacc.cc:474:replace_alu$7655.C[11] I0=$false I1=soc.cpu.count_instr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[10] I3=$auto$alumacc.cc:474:replace_alu$7655.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[11] CO=$auto$alumacc.cc:474:replace_alu$7655.C[12] I0=$false I1=soc.cpu.count_instr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[11] I3=$auto$alumacc.cc:474:replace_alu$7655.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[12] CO=$auto$alumacc.cc:474:replace_alu$7655.C[13] I0=$false I1=soc.cpu.count_instr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[12] I3=$auto$alumacc.cc:474:replace_alu$7655.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[13] CO=$auto$alumacc.cc:474:replace_alu$7655.C[14] I0=$false I1=soc.cpu.count_instr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[13] I3=$auto$alumacc.cc:474:replace_alu$7655.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[14] CO=$auto$alumacc.cc:474:replace_alu$7655.C[15] I0=$false I1=soc.cpu.count_instr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[14] I3=$auto$alumacc.cc:474:replace_alu$7655.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[15] CO=$auto$alumacc.cc:474:replace_alu$7655.C[16] I0=$false I1=soc.cpu.count_instr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[15] I3=$auto$alumacc.cc:474:replace_alu$7655.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[16] CO=$auto$alumacc.cc:474:replace_alu$7655.C[17] I0=$false I1=soc.cpu.count_instr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[16] I3=$auto$alumacc.cc:474:replace_alu$7655.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[17] CO=$auto$alumacc.cc:474:replace_alu$7655.C[18] I0=$false I1=soc.cpu.count_instr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[17] I3=$auto$alumacc.cc:474:replace_alu$7655.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[18] CO=$auto$alumacc.cc:474:replace_alu$7655.C[19] I0=$false I1=soc.cpu.count_instr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[18] I3=$auto$alumacc.cc:474:replace_alu$7655.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[19] CO=$auto$alumacc.cc:474:replace_alu$7655.C[20] I0=$false I1=soc.cpu.count_instr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[19] I3=$auto$alumacc.cc:474:replace_alu$7655.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr[0] CO=$auto$alumacc.cc:474:replace_alu$7655.C[2] I0=$false I1=soc.cpu.count_instr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[1] I3=soc.cpu.count_instr[0] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[20] CO=$auto$alumacc.cc:474:replace_alu$7655.C[21] I0=$false I1=soc.cpu.count_instr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[20] I3=$auto$alumacc.cc:474:replace_alu$7655.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[21] CO=$auto$alumacc.cc:474:replace_alu$7655.C[22] I0=$false I1=soc.cpu.count_instr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[21] I3=$auto$alumacc.cc:474:replace_alu$7655.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[22] CO=$auto$alumacc.cc:474:replace_alu$7655.C[23] I0=$false I1=soc.cpu.count_instr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[22] I3=$auto$alumacc.cc:474:replace_alu$7655.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[23] CO=$auto$alumacc.cc:474:replace_alu$7655.C[24] I0=$false I1=soc.cpu.count_instr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[23] I3=$auto$alumacc.cc:474:replace_alu$7655.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[24] CO=$auto$alumacc.cc:474:replace_alu$7655.C[25] I0=$false I1=soc.cpu.count_instr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[24] I3=$auto$alumacc.cc:474:replace_alu$7655.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[25] CO=$auto$alumacc.cc:474:replace_alu$7655.C[26] I0=$false I1=soc.cpu.count_instr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[25] I3=$auto$alumacc.cc:474:replace_alu$7655.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[26] CO=$auto$alumacc.cc:474:replace_alu$7655.C[27] I0=$false I1=soc.cpu.count_instr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[26] I3=$auto$alumacc.cc:474:replace_alu$7655.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[27] CO=$auto$alumacc.cc:474:replace_alu$7655.C[28] I0=$false I1=soc.cpu.count_instr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[27] I3=$auto$alumacc.cc:474:replace_alu$7655.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[28] CO=$auto$alumacc.cc:474:replace_alu$7655.C[29] I0=$false I1=soc.cpu.count_instr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[28] I3=$auto$alumacc.cc:474:replace_alu$7655.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[29] CO=$auto$alumacc.cc:474:replace_alu$7655.C[30] I0=$false I1=soc.cpu.count_instr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[29] I3=$auto$alumacc.cc:474:replace_alu$7655.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[2] CO=$auto$alumacc.cc:474:replace_alu$7655.C[3] I0=$false I1=soc.cpu.count_instr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[2] I3=$auto$alumacc.cc:474:replace_alu$7655.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[30] CO=$auto$alumacc.cc:474:replace_alu$7655.C[31] I0=$false I1=soc.cpu.count_instr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[30] I3=$auto$alumacc.cc:474:replace_alu$7655.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[31] CO=$auto$alumacc.cc:474:replace_alu$7655.C[32] I0=$false I1=soc.cpu.count_instr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[31] I3=$auto$alumacc.cc:474:replace_alu$7655.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[32] CO=$auto$alumacc.cc:474:replace_alu$7655.C[33] I0=$false I1=soc.cpu.count_instr[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[32] I3=$auto$alumacc.cc:474:replace_alu$7655.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[33] CO=$auto$alumacc.cc:474:replace_alu$7655.C[34] I0=$false I1=soc.cpu.count_instr[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[33] I3=$auto$alumacc.cc:474:replace_alu$7655.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[34] CO=$auto$alumacc.cc:474:replace_alu$7655.C[35] I0=$false I1=soc.cpu.count_instr[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[34] I3=$auto$alumacc.cc:474:replace_alu$7655.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[35] CO=$auto$alumacc.cc:474:replace_alu$7655.C[36] I0=$false I1=soc.cpu.count_instr[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[35] I3=$auto$alumacc.cc:474:replace_alu$7655.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[36] CO=$auto$alumacc.cc:474:replace_alu$7655.C[37] I0=$false I1=soc.cpu.count_instr[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[36] I3=$auto$alumacc.cc:474:replace_alu$7655.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[37] CO=$auto$alumacc.cc:474:replace_alu$7655.C[38] I0=$false I1=soc.cpu.count_instr[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[37] I3=$auto$alumacc.cc:474:replace_alu$7655.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[38] CO=$auto$alumacc.cc:474:replace_alu$7655.C[39] I0=$false I1=soc.cpu.count_instr[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[38] I3=$auto$alumacc.cc:474:replace_alu$7655.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[39] CO=$auto$alumacc.cc:474:replace_alu$7655.C[40] I0=$false I1=soc.cpu.count_instr[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[39] I3=$auto$alumacc.cc:474:replace_alu$7655.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[3] CO=$auto$alumacc.cc:474:replace_alu$7655.C[4] I0=$false I1=soc.cpu.count_instr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[3] I3=$auto$alumacc.cc:474:replace_alu$7655.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[40] CO=$auto$alumacc.cc:474:replace_alu$7655.C[41] I0=$false I1=soc.cpu.count_instr[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[40] I3=$auto$alumacc.cc:474:replace_alu$7655.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[41] CO=$auto$alumacc.cc:474:replace_alu$7655.C[42] I0=$false I1=soc.cpu.count_instr[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[41] I3=$auto$alumacc.cc:474:replace_alu$7655.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[42] CO=$auto$alumacc.cc:474:replace_alu$7655.C[43] I0=$false I1=soc.cpu.count_instr[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[42] I3=$auto$alumacc.cc:474:replace_alu$7655.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[43] CO=$auto$alumacc.cc:474:replace_alu$7655.C[44] I0=$false I1=soc.cpu.count_instr[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[43] I3=$auto$alumacc.cc:474:replace_alu$7655.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[44] CO=$auto$alumacc.cc:474:replace_alu$7655.C[45] I0=$false I1=soc.cpu.count_instr[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[44] I3=$auto$alumacc.cc:474:replace_alu$7655.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[45] CO=$auto$alumacc.cc:474:replace_alu$7655.C[46] I0=$false I1=soc.cpu.count_instr[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[45] I3=$auto$alumacc.cc:474:replace_alu$7655.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[46] CO=$auto$alumacc.cc:474:replace_alu$7655.C[47] I0=$false I1=soc.cpu.count_instr[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[46] I3=$auto$alumacc.cc:474:replace_alu$7655.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[47] CO=$auto$alumacc.cc:474:replace_alu$7655.C[48] I0=$false I1=soc.cpu.count_instr[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[47] I3=$auto$alumacc.cc:474:replace_alu$7655.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[48] CO=$auto$alumacc.cc:474:replace_alu$7655.C[49] I0=$false I1=soc.cpu.count_instr[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[48] I3=$auto$alumacc.cc:474:replace_alu$7655.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[49] CO=$auto$alumacc.cc:474:replace_alu$7655.C[50] I0=$false I1=soc.cpu.count_instr[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[49] I3=$auto$alumacc.cc:474:replace_alu$7655.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[4] CO=$auto$alumacc.cc:474:replace_alu$7655.C[5] I0=$false I1=soc.cpu.count_instr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[4] I3=$auto$alumacc.cc:474:replace_alu$7655.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[50] CO=$auto$alumacc.cc:474:replace_alu$7655.C[51] I0=$false I1=soc.cpu.count_instr[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[50] I3=$auto$alumacc.cc:474:replace_alu$7655.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[51] CO=$auto$alumacc.cc:474:replace_alu$7655.C[52] I0=$false I1=soc.cpu.count_instr[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[51] I3=$auto$alumacc.cc:474:replace_alu$7655.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[52] CO=$auto$alumacc.cc:474:replace_alu$7655.C[53] I0=$false I1=soc.cpu.count_instr[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[52] I3=$auto$alumacc.cc:474:replace_alu$7655.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[53] CO=$auto$alumacc.cc:474:replace_alu$7655.C[54] I0=$false I1=soc.cpu.count_instr[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[53] I3=$auto$alumacc.cc:474:replace_alu$7655.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[54] CO=$auto$alumacc.cc:474:replace_alu$7655.C[55] I0=$false I1=soc.cpu.count_instr[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[54] I3=$auto$alumacc.cc:474:replace_alu$7655.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[55] CO=$auto$alumacc.cc:474:replace_alu$7655.C[56] I0=$false I1=soc.cpu.count_instr[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[55] I3=$auto$alumacc.cc:474:replace_alu$7655.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[56] CO=$auto$alumacc.cc:474:replace_alu$7655.C[57] I0=$false I1=soc.cpu.count_instr[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[56] I3=$auto$alumacc.cc:474:replace_alu$7655.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[57] CO=$auto$alumacc.cc:474:replace_alu$7655.C[58] I0=$false I1=soc.cpu.count_instr[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[57] I3=$auto$alumacc.cc:474:replace_alu$7655.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[58] CO=$auto$alumacc.cc:474:replace_alu$7655.C[59] I0=$false I1=soc.cpu.count_instr[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[58] I3=$auto$alumacc.cc:474:replace_alu$7655.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[59] CO=$auto$alumacc.cc:474:replace_alu$7655.C[60] I0=$false I1=soc.cpu.count_instr[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[59] I3=$auto$alumacc.cc:474:replace_alu$7655.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[5] CO=$auto$alumacc.cc:474:replace_alu$7655.C[6] I0=$false I1=soc.cpu.count_instr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[5] I3=$auto$alumacc.cc:474:replace_alu$7655.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[60] CO=$auto$alumacc.cc:474:replace_alu$7655.C[61] I0=$false I1=soc.cpu.count_instr[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[60] I3=$auto$alumacc.cc:474:replace_alu$7655.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[61] CO=$auto$alumacc.cc:474:replace_alu$7655.C[62] I0=$false I1=soc.cpu.count_instr[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[61] I3=$auto$alumacc.cc:474:replace_alu$7655.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[62] CO=$auto$alumacc.cc:474:replace_alu$7655.C[63] I0=$false I1=soc.cpu.count_instr[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[62] I3=$auto$alumacc.cc:474:replace_alu$7655.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[63] I3=$auto$alumacc.cc:474:replace_alu$7655.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[6] CO=$auto$alumacc.cc:474:replace_alu$7655.C[7] I0=$false I1=soc.cpu.count_instr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[6] I3=$auto$alumacc.cc:474:replace_alu$7655.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[7] CO=$auto$alumacc.cc:474:replace_alu$7655.C[8] I0=$false I1=soc.cpu.count_instr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[7] I3=$auto$alumacc.cc:474:replace_alu$7655.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[8] CO=$auto$alumacc.cc:474:replace_alu$7655.C[9] I0=$false I1=soc.cpu.count_instr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[8] I3=$auto$alumacc.cc:474:replace_alu$7655.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[9] CO=$auto$alumacc.cc:474:replace_alu$7655.C[10] I0=$false I1=soc.cpu.count_instr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[9] I3=$auto$alumacc.cc:474:replace_alu$7655.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7658.C[1] I0=soc.cpu.decoded_imm_uj[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_ I1=soc.cpu.decoded_imm_uj[0] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0] I3=$false O=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100001111000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[10] CO=$auto$alumacc.cc:474:replace_alu$7658.C[11] I0=soc.cpu.decoded_imm_uj[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[10] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9] I3=$auto$alumacc.cc:474:replace_alu$7658.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[11] CO=$auto$alumacc.cc:474:replace_alu$7658.C[12] I0=soc.cpu.decoded_imm_uj[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[11] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10] I3=$auto$alumacc.cc:474:replace_alu$7658.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[12] CO=$auto$alumacc.cc:474:replace_alu$7658.C[13] I0=soc.cpu.decoded_imm_uj[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[12] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11] I3=$auto$alumacc.cc:474:replace_alu$7658.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[13] CO=$auto$alumacc.cc:474:replace_alu$7658.C[14] I0=soc.cpu.decoded_imm_uj[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[13] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12] I3=$auto$alumacc.cc:474:replace_alu$7658.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[14] CO=$auto$alumacc.cc:474:replace_alu$7658.C[15] I0=soc.cpu.decoded_imm_uj[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[14] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13] I3=$auto$alumacc.cc:474:replace_alu$7658.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[15] CO=$auto$alumacc.cc:474:replace_alu$7658.C[16] I0=soc.cpu.decoded_imm_uj[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[15] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14] I3=$auto$alumacc.cc:474:replace_alu$7658.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[16] CO=$auto$alumacc.cc:474:replace_alu$7658.C[17] I0=soc.cpu.decoded_imm_uj[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[16] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15] I3=$auto$alumacc.cc:474:replace_alu$7658.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[17] CO=$auto$alumacc.cc:474:replace_alu$7658.C[18] I0=soc.cpu.decoded_imm_uj[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[17] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16] I3=$auto$alumacc.cc:474:replace_alu$7658.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[18] CO=$auto$alumacc.cc:474:replace_alu$7658.C[19] I0=soc.cpu.decoded_imm_uj[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[18] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17] I3=$auto$alumacc.cc:474:replace_alu$7658.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[19] CO=$auto$alumacc.cc:474:replace_alu$7658.C[20] I0=soc.cpu.decoded_imm_uj[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[19] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18] I3=$auto$alumacc.cc:474:replace_alu$7658.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[1] CO=$auto$alumacc.cc:474:replace_alu$7658.C[2] I0=soc.cpu.decoded_imm_uj[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[1] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0] I3=$auto$alumacc.cc:474:replace_alu$7658.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[20] CO=$auto$alumacc.cc:474:replace_alu$7658.C[21] I0=soc.cpu.decoded_imm_uj[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[20] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19] I3=$auto$alumacc.cc:474:replace_alu$7658.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[21] CO=$auto$alumacc.cc:474:replace_alu$7658.C[22] I0=soc.cpu.decoded_imm_uj[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[21] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20] I3=$auto$alumacc.cc:474:replace_alu$7658.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[22] CO=$auto$alumacc.cc:474:replace_alu$7658.C[23] I0=soc.cpu.decoded_imm_uj[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[22] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21] I3=$auto$alumacc.cc:474:replace_alu$7658.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[23] CO=$auto$alumacc.cc:474:replace_alu$7658.C[24] I0=soc.cpu.decoded_imm_uj[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[23] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22] I3=$auto$alumacc.cc:474:replace_alu$7658.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[24] CO=$auto$alumacc.cc:474:replace_alu$7658.C[25] I0=soc.cpu.decoded_imm_uj[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[24] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23] I3=$auto$alumacc.cc:474:replace_alu$7658.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[25] CO=$auto$alumacc.cc:474:replace_alu$7658.C[26] I0=soc.cpu.decoded_imm_uj[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[25] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24] I3=$auto$alumacc.cc:474:replace_alu$7658.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[26] CO=$auto$alumacc.cc:474:replace_alu$7658.C[27] I0=soc.cpu.decoded_imm_uj[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[26] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25] I3=$auto$alumacc.cc:474:replace_alu$7658.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[27] CO=$auto$alumacc.cc:474:replace_alu$7658.C[28] I0=soc.cpu.decoded_imm_uj[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[27] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26] I3=$auto$alumacc.cc:474:replace_alu$7658.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[28] CO=$auto$alumacc.cc:474:replace_alu$7658.C[29] I0=soc.cpu.decoded_imm_uj[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[28] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27] I3=$auto$alumacc.cc:474:replace_alu$7658.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[29] CO=$auto$alumacc.cc:474:replace_alu$7658.C[30] I0=soc.cpu.decoded_imm_uj[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[29] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28] I3=$auto$alumacc.cc:474:replace_alu$7658.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[2] CO=$auto$alumacc.cc:474:replace_alu$7658.C[3] I0=soc.cpu.decoded_imm_uj[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[2] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1] I3=$auto$alumacc.cc:474:replace_alu$7658.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[30] CO=$auto$alumacc.cc:474:replace_alu$7658.C[31] I0=soc.cpu.decoded_imm_uj[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[30] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29] I3=$auto$alumacc.cc:474:replace_alu$7658.C[30] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[31] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30] I3=$auto$alumacc.cc:474:replace_alu$7658.C[31] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[3] CO=$auto$alumacc.cc:474:replace_alu$7658.C[4] I0=soc.cpu.decoded_imm_uj[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[3] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2] I3=$auto$alumacc.cc:474:replace_alu$7658.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[4] CO=$auto$alumacc.cc:474:replace_alu$7658.C[5] I0=soc.cpu.decoded_imm_uj[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[4] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3] I3=$auto$alumacc.cc:474:replace_alu$7658.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[5] CO=$auto$alumacc.cc:474:replace_alu$7658.C[6] I0=soc.cpu.decoded_imm_uj[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[5] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4] I3=$auto$alumacc.cc:474:replace_alu$7658.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[6] CO=$auto$alumacc.cc:474:replace_alu$7658.C[7] I0=soc.cpu.decoded_imm_uj[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[6] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5] I3=$auto$alumacc.cc:474:replace_alu$7658.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[7] CO=$auto$alumacc.cc:474:replace_alu$7658.C[8] I0=soc.cpu.decoded_imm_uj[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[7] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6] I3=$auto$alumacc.cc:474:replace_alu$7658.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[8] CO=$auto$alumacc.cc:474:replace_alu$7658.C[9] I0=soc.cpu.decoded_imm_uj[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[8] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7] I3=$auto$alumacc.cc:474:replace_alu$7658.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[9] CO=$auto$alumacc.cc:474:replace_alu$7658.C[10] I0=soc.cpu.decoded_imm_uj[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[9] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8] I3=$auto$alumacc.cc:474:replace_alu$7658.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7661.C[1] I0=soc.cpu.reg_pc[0] I1=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=soc.cpu.decoded_imm[0] I3=$false O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[10] CO=$auto$alumacc.cc:474:replace_alu$7661.C[11] I0=soc.cpu.reg_pc[10] I1=soc.cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=soc.cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$7661.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[11] CO=$auto$alumacc.cc:474:replace_alu$7661.C[12] I0=soc.cpu.reg_pc[11] I1=soc.cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=soc.cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$7661.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[12] CO=$auto$alumacc.cc:474:replace_alu$7661.C[13] I0=soc.cpu.reg_pc[12] I1=soc.cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=soc.cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$7661.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[13] CO=$auto$alumacc.cc:474:replace_alu$7661.C[14] I0=soc.cpu.reg_pc[13] I1=soc.cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=soc.cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$7661.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[14] CO=$auto$alumacc.cc:474:replace_alu$7661.C[15] I0=soc.cpu.reg_pc[14] I1=soc.cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=soc.cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$7661.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[15] CO=$auto$alumacc.cc:474:replace_alu$7661.C[16] I0=soc.cpu.reg_pc[15] I1=soc.cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=soc.cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$7661.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[16] CO=$auto$alumacc.cc:474:replace_alu$7661.C[17] I0=soc.cpu.reg_pc[16] I1=soc.cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=soc.cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$7661.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[17] CO=$auto$alumacc.cc:474:replace_alu$7661.C[18] I0=soc.cpu.reg_pc[17] I1=soc.cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=soc.cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$7661.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[18] CO=$auto$alumacc.cc:474:replace_alu$7661.C[19] I0=soc.cpu.reg_pc[18] I1=soc.cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=soc.cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$7661.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[19] CO=$auto$alumacc.cc:474:replace_alu$7661.C[20] I0=soc.cpu.reg_pc[19] I1=soc.cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=soc.cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$7661.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[1] CO=$auto$alumacc.cc:474:replace_alu$7661.C[2] I0=soc.cpu.reg_pc[1] I1=soc.cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$7661.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[20] CO=$auto$alumacc.cc:474:replace_alu$7661.C[21] I0=soc.cpu.reg_pc[20] I1=soc.cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=soc.cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$7661.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[21] CO=$auto$alumacc.cc:474:replace_alu$7661.C[22] I0=soc.cpu.reg_pc[21] I1=soc.cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=soc.cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$7661.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[22] CO=$auto$alumacc.cc:474:replace_alu$7661.C[23] I0=soc.cpu.reg_pc[22] I1=soc.cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=soc.cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$7661.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[23] CO=$auto$alumacc.cc:474:replace_alu$7661.C[24] I0=soc.cpu.reg_pc[23] I1=soc.cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=soc.cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$7661.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[24] CO=$auto$alumacc.cc:474:replace_alu$7661.C[25] I0=soc.cpu.reg_pc[24] I1=soc.cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=soc.cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$7661.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[25] CO=$auto$alumacc.cc:474:replace_alu$7661.C[26] I0=soc.cpu.reg_pc[25] I1=soc.cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=soc.cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$7661.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[26] CO=$auto$alumacc.cc:474:replace_alu$7661.C[27] I0=soc.cpu.reg_pc[26] I1=soc.cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=soc.cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$7661.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[27] CO=$auto$alumacc.cc:474:replace_alu$7661.C[28] I0=soc.cpu.reg_pc[27] I1=soc.cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=soc.cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$7661.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[28] CO=$auto$alumacc.cc:474:replace_alu$7661.C[29] I0=soc.cpu.reg_pc[28] I1=soc.cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=soc.cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$7661.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[29] CO=$auto$alumacc.cc:474:replace_alu$7661.C[30] I0=soc.cpu.reg_pc[29] I1=soc.cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=soc.cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$7661.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[2] CO=$auto$alumacc.cc:474:replace_alu$7661.C[3] I0=soc.cpu.reg_pc[2] I1=soc.cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=soc.cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$7661.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[30] CO=$auto$alumacc.cc:474:replace_alu$7661.C[31] I0=soc.cpu.reg_pc[30] I1=soc.cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=soc.cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$7661.C[30] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=soc.cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$7661.C[31] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[3] CO=$auto$alumacc.cc:474:replace_alu$7661.C[4] I0=soc.cpu.reg_pc[3] I1=soc.cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=soc.cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$7661.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[4] CO=$auto$alumacc.cc:474:replace_alu$7661.C[5] I0=soc.cpu.reg_pc[4] I1=soc.cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=soc.cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$7661.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[5] CO=$auto$alumacc.cc:474:replace_alu$7661.C[6] I0=soc.cpu.reg_pc[5] I1=soc.cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=soc.cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$7661.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[6] CO=$auto$alumacc.cc:474:replace_alu$7661.C[7] I0=soc.cpu.reg_pc[6] I1=soc.cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=soc.cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$7661.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[7] CO=$auto$alumacc.cc:474:replace_alu$7661.C[8] I0=soc.cpu.reg_pc[7] I1=soc.cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=soc.cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$7661.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[8] CO=$auto$alumacc.cc:474:replace_alu$7661.C[9] I0=soc.cpu.reg_pc[8] I1=soc.cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=soc.cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$7661.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[9] CO=$auto$alumacc.cc:474:replace_alu$7661.C[10] I0=soc.cpu.reg_pc[9] I1=soc.cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=soc.cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$7661.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7664.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm[0] I3=$false O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[10] CO=$auto$alumacc.cc:474:replace_alu$7664.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$7664.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[11] CO=$auto$alumacc.cc:474:replace_alu$7664.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$7664.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[12] CO=$auto$alumacc.cc:474:replace_alu$7664.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$7664.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[13] CO=$auto$alumacc.cc:474:replace_alu$7664.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$7664.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[14] CO=$auto$alumacc.cc:474:replace_alu$7664.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$7664.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[15] CO=$auto$alumacc.cc:474:replace_alu$7664.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$7664.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[16] CO=$auto$alumacc.cc:474:replace_alu$7664.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$7664.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[17] CO=$auto$alumacc.cc:474:replace_alu$7664.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$7664.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[18] CO=$auto$alumacc.cc:474:replace_alu$7664.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$7664.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[19] CO=$auto$alumacc.cc:474:replace_alu$7664.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$7664.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[1] CO=$auto$alumacc.cc:474:replace_alu$7664.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$7664.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[20] CO=$auto$alumacc.cc:474:replace_alu$7664.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$7664.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[21] CO=$auto$alumacc.cc:474:replace_alu$7664.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$7664.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[22] CO=$auto$alumacc.cc:474:replace_alu$7664.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$7664.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[23] CO=$auto$alumacc.cc:474:replace_alu$7664.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$7664.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[24] CO=$auto$alumacc.cc:474:replace_alu$7664.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$7664.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[25] CO=$auto$alumacc.cc:474:replace_alu$7664.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$7664.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[26] CO=$auto$alumacc.cc:474:replace_alu$7664.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$7664.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[27] CO=$auto$alumacc.cc:474:replace_alu$7664.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$7664.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[28] CO=$auto$alumacc.cc:474:replace_alu$7664.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$7664.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[29] CO=$auto$alumacc.cc:474:replace_alu$7664.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$7664.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[2] CO=$auto$alumacc.cc:474:replace_alu$7664.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$7664.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[30] CO=$auto$alumacc.cc:474:replace_alu$7664.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$7664.C[30] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$7664.C[31] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[3] CO=$auto$alumacc.cc:474:replace_alu$7664.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$7664.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[4] CO=$auto$alumacc.cc:474:replace_alu$7664.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$7664.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[5] CO=$auto$alumacc.cc:474:replace_alu$7664.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$7664.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[6] CO=$auto$alumacc.cc:474:replace_alu$7664.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$7664.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[7] CO=$auto$alumacc.cc:474:replace_alu$7664.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$7664.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[8] CO=$auto$alumacc.cc:474:replace_alu$7664.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$7664.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7664.C[9] CO=$auto$alumacc.cc:474:replace_alu$7664.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$7664.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7667.C[1] I0=soc.cpu.mem_la_firstword_xfer I1=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_firstword_xfer I2=soc.cpu.next_pc[2] I3=$false O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[10] CO=$auto$alumacc.cc:474:replace_alu$7667.C[11] I0=$false I1=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7667.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[11] CO=$auto$alumacc.cc:474:replace_alu$7667.C[12] I0=$false I1=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7667.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[12] CO=$auto$alumacc.cc:474:replace_alu$7667.C[13] I0=$false I1=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7667.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[13] CO=$auto$alumacc.cc:474:replace_alu$7667.C[14] I0=$false I1=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7667.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[14] CO=$auto$alumacc.cc:474:replace_alu$7667.C[15] I0=$false I1=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7667.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[15] CO=$auto$alumacc.cc:474:replace_alu$7667.C[16] I0=$false I1=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7667.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[16] CO=$auto$alumacc.cc:474:replace_alu$7667.C[17] I0=$false I1=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7667.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[17] CO=$auto$alumacc.cc:474:replace_alu$7667.C[18] I0=$false I1=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7667.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[18] CO=$auto$alumacc.cc:474:replace_alu$7667.C[19] I0=$false I1=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7667.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[19] CO=$auto$alumacc.cc:474:replace_alu$7667.C[20] I0=$false I1=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7667.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[1] CO=$auto$alumacc.cc:474:replace_alu$7667.C[2] I0=$false I1=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7667.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[20] CO=$auto$alumacc.cc:474:replace_alu$7667.C[21] I0=$false I1=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7667.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[21] CO=$auto$alumacc.cc:474:replace_alu$7667.C[22] I0=$false I1=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7667.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[22] CO=$auto$alumacc.cc:474:replace_alu$7667.C[23] I0=$false I1=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7667.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[23] CO=$auto$alumacc.cc:474:replace_alu$7667.C[24] I0=$false I1=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7667.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[24] CO=$auto$alumacc.cc:474:replace_alu$7667.C[25] I0=$false I1=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7667.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[25] CO=$auto$alumacc.cc:474:replace_alu$7667.C[26] I0=$false I1=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7667.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[26] CO=$auto$alumacc.cc:474:replace_alu$7667.C[27] I0=$false I1=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7667.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[27] CO=$auto$alumacc.cc:474:replace_alu$7667.C[28] I0=$false I1=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7667.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[28] CO=$auto$alumacc.cc:474:replace_alu$7667.C[29] I0=$false I1=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7667.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.reg_out[31] I2=soc.cpu.reg_next_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7667.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011111011000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[2] CO=$auto$alumacc.cc:474:replace_alu$7667.C[3] I0=$false I1=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7667.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[3] CO=$auto$alumacc.cc:474:replace_alu$7667.C[4] I0=$false I1=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7667.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[4] CO=$auto$alumacc.cc:474:replace_alu$7667.C[5] I0=$false I1=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7667.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[5] CO=$auto$alumacc.cc:474:replace_alu$7667.C[6] I0=$false I1=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7667.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[6] CO=$auto$alumacc.cc:474:replace_alu$7667.C[7] I0=$false I1=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7667.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[7] CO=$auto$alumacc.cc:474:replace_alu$7667.C[8] I0=$false I1=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7667.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[8] CO=$auto$alumacc.cc:474:replace_alu$7667.C[9] I0=$false I1=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7667.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7667.C[9] CO=$auto$alumacc.cc:474:replace_alu$7667.C[10] I0=$false I1=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7667.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7676.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[10] CO=$auto$alumacc.cc:474:replace_alu$7676.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[11] CO=$auto$alumacc.cc:474:replace_alu$7676.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[12] CO=$auto$alumacc.cc:474:replace_alu$7676.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[13] CO=$auto$alumacc.cc:474:replace_alu$7676.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[14] CO=$auto$alumacc.cc:474:replace_alu$7676.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[15] CO=$auto$alumacc.cc:474:replace_alu$7676.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[16] CO=$auto$alumacc.cc:474:replace_alu$7676.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[17] CO=$auto$alumacc.cc:474:replace_alu$7676.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[18] CO=$auto$alumacc.cc:474:replace_alu$7676.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[19] CO=$auto$alumacc.cc:474:replace_alu$7676.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[1] CO=$auto$alumacc.cc:474:replace_alu$7676.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[20] CO=$auto$alumacc.cc:474:replace_alu$7676.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[21] CO=$auto$alumacc.cc:474:replace_alu$7676.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[22] CO=$auto$alumacc.cc:474:replace_alu$7676.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[23] CO=$auto$alumacc.cc:474:replace_alu$7676.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[24] CO=$auto$alumacc.cc:474:replace_alu$7676.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[25] CO=$auto$alumacc.cc:474:replace_alu$7676.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[26] CO=$auto$alumacc.cc:474:replace_alu$7676.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[27] CO=$auto$alumacc.cc:474:replace_alu$7676.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[28] CO=$auto$alumacc.cc:474:replace_alu$7676.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[29] CO=$auto$alumacc.cc:474:replace_alu$7676.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[2] CO=$auto$alumacc.cc:474:replace_alu$7676.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[30] CO=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7678[31] I0=soc.cpu.reg_op1[31] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$alumacc.cc:491:replace_alu$7678[31] I1=soc.cpu.reg_op1[31] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31] I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.C[31] O=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011010010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[3] CO=$auto$alumacc.cc:474:replace_alu$7676.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[4] CO=$auto$alumacc.cc:474:replace_alu$7676.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[5] CO=$auto$alumacc.cc:474:replace_alu$7676.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[6] CO=$auto$alumacc.cc:474:replace_alu$7676.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[7] CO=$auto$alumacc.cc:474:replace_alu$7676.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[8] CO=$auto$alumacc.cc:474:replace_alu$7676.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7676.C[9] CO=$auto$alumacc.cc:474:replace_alu$7676.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7683.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[10] CO=$auto$alumacc.cc:474:replace_alu$7683.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[10] I3=$auto$alumacc.cc:474:replace_alu$7683.C[10] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[11] CO=$auto$alumacc.cc:474:replace_alu$7683.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[11] I3=$auto$alumacc.cc:474:replace_alu$7683.C[11] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[12] CO=$auto$alumacc.cc:474:replace_alu$7683.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$auto$alumacc.cc:474:replace_alu$7683.C[12] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[13] CO=$auto$alumacc.cc:474:replace_alu$7683.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$auto$alumacc.cc:474:replace_alu$7683.C[13] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[14] CO=$auto$alumacc.cc:474:replace_alu$7683.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$auto$alumacc.cc:474:replace_alu$7683.C[14] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[15] CO=$auto$alumacc.cc:474:replace_alu$7683.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[15] I3=$auto$alumacc.cc:474:replace_alu$7683.C[15] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[16] CO=$auto$alumacc.cc:474:replace_alu$7683.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$auto$alumacc.cc:474:replace_alu$7683.C[16] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[17] CO=$auto$alumacc.cc:474:replace_alu$7683.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$auto$alumacc.cc:474:replace_alu$7683.C[17] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[18] CO=$auto$alumacc.cc:474:replace_alu$7683.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[18] I3=$auto$alumacc.cc:474:replace_alu$7683.C[18] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[19] CO=$auto$alumacc.cc:474:replace_alu$7683.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$auto$alumacc.cc:474:replace_alu$7683.C[19] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[1] CO=$auto$alumacc.cc:474:replace_alu$7683.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[1] I3=$auto$alumacc.cc:474:replace_alu$7683.C[1] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[20] CO=$auto$alumacc.cc:474:replace_alu$7683.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[20] I3=$auto$alumacc.cc:474:replace_alu$7683.C[20] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[21] CO=$auto$alumacc.cc:474:replace_alu$7683.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$auto$alumacc.cc:474:replace_alu$7683.C[21] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[22] CO=$auto$alumacc.cc:474:replace_alu$7683.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[22] I3=$auto$alumacc.cc:474:replace_alu$7683.C[22] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[23] CO=$auto$alumacc.cc:474:replace_alu$7683.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$auto$alumacc.cc:474:replace_alu$7683.C[23] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[24] CO=$auto$alumacc.cc:474:replace_alu$7683.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$auto$alumacc.cc:474:replace_alu$7683.C[24] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[25] CO=$auto$alumacc.cc:474:replace_alu$7683.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$auto$alumacc.cc:474:replace_alu$7683.C[25] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[26] CO=$auto$alumacc.cc:474:replace_alu$7683.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$auto$alumacc.cc:474:replace_alu$7683.C[26] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[27] CO=$auto$alumacc.cc:474:replace_alu$7683.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[27] I3=$auto$alumacc.cc:474:replace_alu$7683.C[27] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[28] CO=$auto$alumacc.cc:474:replace_alu$7683.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$auto$alumacc.cc:474:replace_alu$7683.C[28] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[29] CO=$auto$alumacc.cc:474:replace_alu$7683.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$auto$alumacc.cc:474:replace_alu$7683.C[29] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[2] CO=$auto$alumacc.cc:474:replace_alu$7683.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$auto$alumacc.cc:474:replace_alu$7683.C[2] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[30] CO=$auto$alumacc.cc:474:replace_alu$7683.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$auto$alumacc.cc:474:replace_alu$7683.C[30] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[31] I3=$auto$alumacc.cc:474:replace_alu$7683.C[31] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[3] CO=$auto$alumacc.cc:474:replace_alu$7683.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$auto$alumacc.cc:474:replace_alu$7683.C[3] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[4] CO=$auto$alumacc.cc:474:replace_alu$7683.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[4] I3=$auto$alumacc.cc:474:replace_alu$7683.C[4] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[5] CO=$auto$alumacc.cc:474:replace_alu$7683.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$auto$alumacc.cc:474:replace_alu$7683.C[5] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[6] CO=$auto$alumacc.cc:474:replace_alu$7683.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$auto$alumacc.cc:474:replace_alu$7683.C[6] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[7] CO=$auto$alumacc.cc:474:replace_alu$7683.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$auto$alumacc.cc:474:replace_alu$7683.C[7] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[8] CO=$auto$alumacc.cc:474:replace_alu$7683.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$auto$alumacc.cc:474:replace_alu$7683.C[8] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7683.C[9] CO=$auto$alumacc.cc:474:replace_alu$7683.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[9] I3=$auto$alumacc.cc:474:replace_alu$7683.C[9] O=$abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7686.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0] I3=$true O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[10] CO=$auto$alumacc.cc:474:replace_alu$7686.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7686.C[10] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[11] CO=$auto$alumacc.cc:474:replace_alu$7686.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7686.C[11] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[12] CO=$auto$alumacc.cc:474:replace_alu$7686.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7686.C[12] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[13] CO=$auto$alumacc.cc:474:replace_alu$7686.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7686.C[13] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[14] CO=$auto$alumacc.cc:474:replace_alu$7686.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7686.C[14] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[15] CO=$auto$alumacc.cc:474:replace_alu$7686.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7686.C[15] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[16] CO=$auto$alumacc.cc:474:replace_alu$7686.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7686.C[16] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[17] CO=$auto$alumacc.cc:474:replace_alu$7686.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7686.C[17] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[18] CO=$auto$alumacc.cc:474:replace_alu$7686.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7686.C[18] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[19] CO=$auto$alumacc.cc:474:replace_alu$7686.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7686.C[19] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[1] CO=$auto$alumacc.cc:474:replace_alu$7686.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7686.C[1] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[20] CO=$auto$alumacc.cc:474:replace_alu$7686.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7686.C[20] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[21] CO=$auto$alumacc.cc:474:replace_alu$7686.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7686.C[21] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[22] CO=$auto$alumacc.cc:474:replace_alu$7686.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7686.C[22] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[23] CO=$auto$alumacc.cc:474:replace_alu$7686.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7686.C[23] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[24] CO=$auto$alumacc.cc:474:replace_alu$7686.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7686.C[24] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[25] CO=$auto$alumacc.cc:474:replace_alu$7686.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7686.C[25] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[26] CO=$auto$alumacc.cc:474:replace_alu$7686.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7686.C[26] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[27] CO=$auto$alumacc.cc:474:replace_alu$7686.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7686.C[27] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[28] CO=$auto$alumacc.cc:474:replace_alu$7686.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7686.C[28] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[29] CO=$auto$alumacc.cc:474:replace_alu$7686.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7686.C[29] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[2] CO=$auto$alumacc.cc:474:replace_alu$7686.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7686.C[2] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[30] CO=$auto$alumacc.cc:474:replace_alu$7686.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7686.C[30] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[31] CO=$abc$72873$auto$alumacc.cc:491:replace_alu$7688[31] I0=soc.cpu.reg_op1[31] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7686.C[31] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[3] CO=$auto$alumacc.cc:474:replace_alu$7686.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7686.C[3] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[4] CO=$auto$alumacc.cc:474:replace_alu$7686.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7686.C[4] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[5] CO=$auto$alumacc.cc:474:replace_alu$7686.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7686.C[5] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[6] CO=$auto$alumacc.cc:474:replace_alu$7686.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7686.C[6] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[7] CO=$auto$alumacc.cc:474:replace_alu$7686.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7686.C[7] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[8] CO=$auto$alumacc.cc:474:replace_alu$7686.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7686.C[8] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7686.C[9] CO=$auto$alumacc.cc:474:replace_alu$7686.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7686.C[9] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_timeout_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7693.C[2] I0=soc.cpu.pcpi_timeout_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[1] I2=$true I3=soc.cpu.pcpi_timeout_counter[0] O=$auto$wreduce.cc:454:run$7244[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7693.C[2] CO=$auto$alumacc.cc:474:replace_alu$7693.C[3] I0=soc.cpu.pcpi_timeout_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7693.C[2] O=$auto$wreduce.cc:454:run$7244[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7693.C[3] O=$auto$wreduce.cc:454:run$7244[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[10] CO=$auto$alumacc.cc:474:replace_alu$7696.C[11] I0=soc.cpu.timer[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[10] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[11] CO=$auto$alumacc.cc:474:replace_alu$7696.C[12] I0=soc.cpu.timer[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[11] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[12] CO=$auto$alumacc.cc:474:replace_alu$7696.C[13] I0=soc.cpu.timer[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[12] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[13] CO=$auto$alumacc.cc:474:replace_alu$7696.C[14] I0=soc.cpu.timer[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[13] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[14] CO=$auto$alumacc.cc:474:replace_alu$7696.C[15] I0=soc.cpu.timer[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[14] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[15] CO=$auto$alumacc.cc:474:replace_alu$7696.C[16] I0=soc.cpu.timer[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[15] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[16] CO=$auto$alumacc.cc:474:replace_alu$7696.C[17] I0=soc.cpu.timer[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[16] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[17] CO=$auto$alumacc.cc:474:replace_alu$7696.C[18] I0=soc.cpu.timer[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[17] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[18] CO=$auto$alumacc.cc:474:replace_alu$7696.C[19] I0=soc.cpu.timer[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[18] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[19] CO=$auto$alumacc.cc:474:replace_alu$7696.C[20] I0=soc.cpu.timer[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[19] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$7696.C[2] I0=soc.cpu.timer[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[1] I2=$true I3=soc.cpu.timer[0] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[20] CO=$auto$alumacc.cc:474:replace_alu$7696.C[21] I0=soc.cpu.timer[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[20] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[21] CO=$auto$alumacc.cc:474:replace_alu$7696.C[22] I0=soc.cpu.timer[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[21] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[22] CO=$auto$alumacc.cc:474:replace_alu$7696.C[23] I0=soc.cpu.timer[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[22] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[23] CO=$auto$alumacc.cc:474:replace_alu$7696.C[24] I0=soc.cpu.timer[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[23] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[24] CO=$auto$alumacc.cc:474:replace_alu$7696.C[25] I0=soc.cpu.timer[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[24] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[25] CO=$auto$alumacc.cc:474:replace_alu$7696.C[26] I0=soc.cpu.timer[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[25] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[26] CO=$auto$alumacc.cc:474:replace_alu$7696.C[27] I0=soc.cpu.timer[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[26] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[27] CO=$auto$alumacc.cc:474:replace_alu$7696.C[28] I0=soc.cpu.timer[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[27] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[28] CO=$auto$alumacc.cc:474:replace_alu$7696.C[29] I0=soc.cpu.timer[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[28] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[29] CO=$auto$alumacc.cc:474:replace_alu$7696.C[30] I0=soc.cpu.timer[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[29] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[2] CO=$auto$alumacc.cc:474:replace_alu$7696.C[3] I0=soc.cpu.timer[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[2] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[30] CO=$auto$alumacc.cc:474:replace_alu$7696.C[31] I0=soc.cpu.timer[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[30] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[31] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[3] CO=$auto$alumacc.cc:474:replace_alu$7696.C[4] I0=soc.cpu.timer[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[3] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[4] CO=$auto$alumacc.cc:474:replace_alu$7696.C[5] I0=soc.cpu.timer[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[4] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[5] CO=$auto$alumacc.cc:474:replace_alu$7696.C[6] I0=soc.cpu.timer[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[5] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[6] CO=$auto$alumacc.cc:474:replace_alu$7696.C[7] I0=soc.cpu.timer[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[6] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[7] CO=$auto$alumacc.cc:474:replace_alu$7696.C[8] I0=soc.cpu.timer[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[7] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[8] CO=$auto$alumacc.cc:474:replace_alu$7696.C[9] I0=soc.cpu.timer[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[8] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7696.C[9] CO=$auto$alumacc.cc:474:replace_alu$7696.C[10] I0=soc.cpu.timer[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7696.C[9] O=$abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[10] CO=$auto$alumacc.cc:474:replace_alu$7705.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7705.C[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[11] CO=$auto$alumacc.cc:474:replace_alu$7705.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7705.C[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[12] CO=$auto$alumacc.cc:474:replace_alu$7705.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7705.C[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[13] CO=$auto$alumacc.cc:474:replace_alu$7705.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7705.C[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[14] CO=$auto$alumacc.cc:474:replace_alu$7705.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7705.C[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[15] CO=$auto$alumacc.cc:474:replace_alu$7705.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7705.C[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[16] CO=$auto$alumacc.cc:474:replace_alu$7705.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7705.C[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[17] CO=$auto$alumacc.cc:474:replace_alu$7705.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7705.C[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[18] CO=$auto$alumacc.cc:474:replace_alu$7705.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7705.C[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[19] CO=$auto$alumacc.cc:474:replace_alu$7705.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7705.C[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7705.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[1] I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[20] CO=$auto$alumacc.cc:474:replace_alu$7705.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7705.C[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[21] CO=$auto$alumacc.cc:474:replace_alu$7705.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7705.C[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[22] CO=$auto$alumacc.cc:474:replace_alu$7705.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7705.C[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[23] CO=$auto$alumacc.cc:474:replace_alu$7705.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7705.C[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[24] CO=$auto$alumacc.cc:474:replace_alu$7705.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7705.C[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[25] CO=$auto$alumacc.cc:474:replace_alu$7705.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7705.C[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[26] CO=$auto$alumacc.cc:474:replace_alu$7705.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7705.C[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[27] CO=$auto$alumacc.cc:474:replace_alu$7705.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7705.C[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[28] CO=$auto$alumacc.cc:474:replace_alu$7705.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7705.C[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[29] CO=$auto$alumacc.cc:474:replace_alu$7705.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7705.C[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[2] CO=$auto$alumacc.cc:474:replace_alu$7705.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7705.C[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[30] CO=$auto$alumacc.cc:474:replace_alu$7705.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7705.C[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7705.C[31] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[3] CO=$auto$alumacc.cc:474:replace_alu$7705.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7705.C[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[4] CO=$auto$alumacc.cc:474:replace_alu$7705.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7705.C[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[5] CO=$auto$alumacc.cc:474:replace_alu$7705.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7705.C[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[6] CO=$auto$alumacc.cc:474:replace_alu$7705.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7705.C[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[7] CO=$auto$alumacc.cc:474:replace_alu$7705.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7705.C[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[8] CO=$auto$alumacc.cc:474:replace_alu$7705.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7705.C[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[9] CO=$auto$alumacc.cc:474:replace_alu$7705.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7705.C[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[10] CO=$auto$alumacc.cc:474:replace_alu$7708.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7708.C[10] O=$abc$72873$auto$wreduce.cc:454:run$7250[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[11] CO=$auto$alumacc.cc:474:replace_alu$7708.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7708.C[11] O=$abc$72873$auto$wreduce.cc:454:run$7250[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[12] CO=$auto$alumacc.cc:474:replace_alu$7708.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7708.C[12] O=$abc$72873$auto$wreduce.cc:454:run$7250[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[13] CO=$auto$alumacc.cc:474:replace_alu$7708.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7708.C[13] O=$abc$72873$auto$wreduce.cc:454:run$7250[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[14] CO=$auto$alumacc.cc:474:replace_alu$7708.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7708.C[14] O=$abc$72873$auto$wreduce.cc:454:run$7250[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[15] CO=$auto$alumacc.cc:474:replace_alu$7708.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7708.C[15] O=$abc$72873$auto$wreduce.cc:454:run$7250[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[16] CO=$auto$alumacc.cc:474:replace_alu$7708.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7708.C[16] O=$abc$72873$auto$wreduce.cc:454:run$7250[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[17] CO=$auto$alumacc.cc:474:replace_alu$7708.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7708.C[17] O=$abc$72873$auto$wreduce.cc:454:run$7250[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[18] CO=$auto$alumacc.cc:474:replace_alu$7708.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7708.C[18] O=$abc$72873$auto$wreduce.cc:454:run$7250[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[19] CO=$auto$alumacc.cc:474:replace_alu$7708.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7708.C[19] O=$abc$72873$auto$wreduce.cc:454:run$7250[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7708.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1] I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0] O=$abc$72873$auto$wreduce.cc:454:run$7250[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[20] CO=$auto$alumacc.cc:474:replace_alu$7708.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7708.C[20] O=$abc$72873$auto$wreduce.cc:454:run$7250[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[21] CO=$auto$alumacc.cc:474:replace_alu$7708.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7708.C[21] O=$abc$72873$auto$wreduce.cc:454:run$7250[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[22] CO=$auto$alumacc.cc:474:replace_alu$7708.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7708.C[22] O=$abc$72873$auto$wreduce.cc:454:run$7250[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[23] CO=$auto$alumacc.cc:474:replace_alu$7708.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7708.C[23] O=$abc$72873$auto$wreduce.cc:454:run$7250[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[24] CO=$auto$alumacc.cc:474:replace_alu$7708.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7708.C[24] O=$abc$72873$auto$wreduce.cc:454:run$7250[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[25] CO=$auto$alumacc.cc:474:replace_alu$7708.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7708.C[25] O=$abc$72873$auto$wreduce.cc:454:run$7250[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[26] CO=$auto$alumacc.cc:474:replace_alu$7708.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7708.C[26] O=$abc$72873$auto$wreduce.cc:454:run$7250[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[27] CO=$auto$alumacc.cc:474:replace_alu$7708.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7708.C[27] O=$abc$72873$auto$wreduce.cc:454:run$7250[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[28] CO=$auto$alumacc.cc:474:replace_alu$7708.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7708.C[28] O=$abc$72873$auto$wreduce.cc:454:run$7250[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[29] CO=$auto$alumacc.cc:474:replace_alu$7708.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7708.C[29] O=$abc$72873$auto$wreduce.cc:454:run$7250[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[2] CO=$auto$alumacc.cc:474:replace_alu$7708.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7708.C[2] O=$abc$72873$auto$wreduce.cc:454:run$7250[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[30] CO=$auto$alumacc.cc:474:replace_alu$7708.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7708.C[30] O=$abc$72873$auto$wreduce.cc:454:run$7250[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7708.C[31] O=$abc$72873$auto$wreduce.cc:454:run$7250[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[3] CO=$auto$alumacc.cc:474:replace_alu$7708.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7708.C[3] O=$abc$72873$auto$wreduce.cc:454:run$7250[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[4] CO=$auto$alumacc.cc:474:replace_alu$7708.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7708.C[4] O=$abc$72873$auto$wreduce.cc:454:run$7250[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[5] CO=$auto$alumacc.cc:474:replace_alu$7708.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7708.C[5] O=$abc$72873$auto$wreduce.cc:454:run$7250[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[6] CO=$auto$alumacc.cc:474:replace_alu$7708.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7708.C[6] O=$abc$72873$auto$wreduce.cc:454:run$7250[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[7] CO=$auto$alumacc.cc:474:replace_alu$7708.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7708.C[7] O=$abc$72873$auto$wreduce.cc:454:run$7250[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[8] CO=$auto$alumacc.cc:474:replace_alu$7708.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7708.C[8] O=$abc$72873$auto$wreduce.cc:454:run$7250[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[9] CO=$auto$alumacc.cc:474:replace_alu$7708.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7708.C[9] O=$abc$72873$auto$wreduce.cc:454:run$7250[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[10] CO=$auto$alumacc.cc:474:replace_alu$7711.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7711.C[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[11] CO=$auto$alumacc.cc:474:replace_alu$7711.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7711.C[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[12] CO=$auto$alumacc.cc:474:replace_alu$7711.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7711.C[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[13] CO=$auto$alumacc.cc:474:replace_alu$7711.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7711.C[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[14] CO=$auto$alumacc.cc:474:replace_alu$7711.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7711.C[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[15] CO=$auto$alumacc.cc:474:replace_alu$7711.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7711.C[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[16] CO=$auto$alumacc.cc:474:replace_alu$7711.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7711.C[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[17] CO=$auto$alumacc.cc:474:replace_alu$7711.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7711.C[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[18] CO=$auto$alumacc.cc:474:replace_alu$7711.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7711.C[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[19] CO=$auto$alumacc.cc:474:replace_alu$7711.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7711.C[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7711.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[1] I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[20] CO=$auto$alumacc.cc:474:replace_alu$7711.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7711.C[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[21] CO=$auto$alumacc.cc:474:replace_alu$7711.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7711.C[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[22] CO=$auto$alumacc.cc:474:replace_alu$7711.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7711.C[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[23] CO=$auto$alumacc.cc:474:replace_alu$7711.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7711.C[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[24] CO=$auto$alumacc.cc:474:replace_alu$7711.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7711.C[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[25] CO=$auto$alumacc.cc:474:replace_alu$7711.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7711.C[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[26] CO=$auto$alumacc.cc:474:replace_alu$7711.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7711.C[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[27] CO=$auto$alumacc.cc:474:replace_alu$7711.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7711.C[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[28] CO=$auto$alumacc.cc:474:replace_alu$7711.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7711.C[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[29] CO=$auto$alumacc.cc:474:replace_alu$7711.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7711.C[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[2] CO=$auto$alumacc.cc:474:replace_alu$7711.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7711.C[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[30] CO=$auto$alumacc.cc:474:replace_alu$7711.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7711.C[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.quotient[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7711.C[31] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[3] CO=$auto$alumacc.cc:474:replace_alu$7711.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7711.C[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[4] CO=$auto$alumacc.cc:474:replace_alu$7711.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7711.C[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[5] CO=$auto$alumacc.cc:474:replace_alu$7711.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7711.C[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[6] CO=$auto$alumacc.cc:474:replace_alu$7711.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7711.C[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[7] CO=$auto$alumacc.cc:474:replace_alu$7711.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7711.C[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[8] CO=$auto$alumacc.cc:474:replace_alu$7711.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7711.C[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[9] CO=$auto$alumacc.cc:474:replace_alu$7711.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7711.C[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[10] CO=$auto$alumacc.cc:474:replace_alu$7714.C[11] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7714.C[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[11] CO=$auto$alumacc.cc:474:replace_alu$7714.C[12] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7714.C[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[12] CO=$auto$alumacc.cc:474:replace_alu$7714.C[13] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7714.C[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[13] CO=$auto$alumacc.cc:474:replace_alu$7714.C[14] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7714.C[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[14] CO=$auto$alumacc.cc:474:replace_alu$7714.C[15] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7714.C[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[15] CO=$auto$alumacc.cc:474:replace_alu$7714.C[16] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7714.C[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[16] CO=$auto$alumacc.cc:474:replace_alu$7714.C[17] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7714.C[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[17] CO=$auto$alumacc.cc:474:replace_alu$7714.C[18] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7714.C[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[18] CO=$auto$alumacc.cc:474:replace_alu$7714.C[19] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7714.C[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[19] CO=$auto$alumacc.cc:474:replace_alu$7714.C[20] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7714.C[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7714.C[2] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[1] I3=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[20] CO=$auto$alumacc.cc:474:replace_alu$7714.C[21] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7714.C[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[21] CO=$auto$alumacc.cc:474:replace_alu$7714.C[22] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7714.C[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[22] CO=$auto$alumacc.cc:474:replace_alu$7714.C[23] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7714.C[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[23] CO=$auto$alumacc.cc:474:replace_alu$7714.C[24] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7714.C[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[24] CO=$auto$alumacc.cc:474:replace_alu$7714.C[25] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7714.C[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[25] CO=$auto$alumacc.cc:474:replace_alu$7714.C[26] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7714.C[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[26] CO=$auto$alumacc.cc:474:replace_alu$7714.C[27] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7714.C[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[27] CO=$auto$alumacc.cc:474:replace_alu$7714.C[28] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7714.C[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[28] CO=$auto$alumacc.cc:474:replace_alu$7714.C[29] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7714.C[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[29] CO=$auto$alumacc.cc:474:replace_alu$7714.C[30] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7714.C[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[2] CO=$auto$alumacc.cc:474:replace_alu$7714.C[3] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7714.C[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[30] CO=$auto$alumacc.cc:474:replace_alu$7714.C[31] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7714.C[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.dividend[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7714.C[31] O=$abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[3] CO=$auto$alumacc.cc:474:replace_alu$7714.C[4] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7714.C[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[4] CO=$auto$alumacc.cc:474:replace_alu$7714.C[5] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7714.C[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[5] CO=$auto$alumacc.cc:474:replace_alu$7714.C[6] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7714.C[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[6] CO=$auto$alumacc.cc:474:replace_alu$7714.C[7] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7714.C[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[7] CO=$auto$alumacc.cc:474:replace_alu$7714.C[8] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7714.C[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[8] CO=$auto$alumacc.cc:474:replace_alu$7714.C[9] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7714.C[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[9] CO=$auto$alumacc.cc:474:replace_alu$7714.C[10] I0=$false I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7714.C[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7717.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[0] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0] I3=$true O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[10] CO=$auto$alumacc.cc:474:replace_alu$7717.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[10] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7717.C[10] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[11] CO=$auto$alumacc.cc:474:replace_alu$7717.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[11] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7717.C[11] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[12] CO=$auto$alumacc.cc:474:replace_alu$7717.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[12] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7717.C[12] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[13] CO=$auto$alumacc.cc:474:replace_alu$7717.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[13] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7717.C[13] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[14] CO=$auto$alumacc.cc:474:replace_alu$7717.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[14] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7717.C[14] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[15] CO=$auto$alumacc.cc:474:replace_alu$7717.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[15] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7717.C[15] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[16] CO=$auto$alumacc.cc:474:replace_alu$7717.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[16] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7717.C[16] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[17] CO=$auto$alumacc.cc:474:replace_alu$7717.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[17] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7717.C[17] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[18] CO=$auto$alumacc.cc:474:replace_alu$7717.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[18] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7717.C[18] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[19] CO=$auto$alumacc.cc:474:replace_alu$7717.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[19] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7717.C[19] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[1] CO=$auto$alumacc.cc:474:replace_alu$7717.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[1] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7717.C[1] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[20] CO=$auto$alumacc.cc:474:replace_alu$7717.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[20] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7717.C[20] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[21] CO=$auto$alumacc.cc:474:replace_alu$7717.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[21] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7717.C[21] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[22] CO=$auto$alumacc.cc:474:replace_alu$7717.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[22] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7717.C[22] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[23] CO=$auto$alumacc.cc:474:replace_alu$7717.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[23] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7717.C[23] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[24] CO=$auto$alumacc.cc:474:replace_alu$7717.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[24] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7717.C[24] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[25] CO=$auto$alumacc.cc:474:replace_alu$7717.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[25] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7717.C[25] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[26] CO=$auto$alumacc.cc:474:replace_alu$7717.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[26] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7717.C[26] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[27] CO=$auto$alumacc.cc:474:replace_alu$7717.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[27] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7717.C[27] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[28] CO=$auto$alumacc.cc:474:replace_alu$7717.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[28] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7717.C[28] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[29] CO=$auto$alumacc.cc:474:replace_alu$7717.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[29] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7717.C[29] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[2] CO=$auto$alumacc.cc:474:replace_alu$7717.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[2] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7717.C[2] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[30] CO=$auto$alumacc.cc:474:replace_alu$7717.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[30] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7717.C[30] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[31] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7717.C[31] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[3] CO=$auto$alumacc.cc:474:replace_alu$7717.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[3] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7717.C[3] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[4] CO=$auto$alumacc.cc:474:replace_alu$7717.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[4] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7717.C[4] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[5] CO=$auto$alumacc.cc:474:replace_alu$7717.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[5] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7717.C[5] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[6] CO=$auto$alumacc.cc:474:replace_alu$7717.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[6] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7717.C[6] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[7] CO=$auto$alumacc.cc:474:replace_alu$7717.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[7] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7717.C[7] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[8] CO=$auto$alumacc.cc:474:replace_alu$7717.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[8] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7717.C[8] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[9] CO=$auto$alumacc.cc:474:replace_alu$7717.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[9] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7717.C[9] O=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7720.C[1] I0=soc.spimemio.xfer.dummy_count[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7720.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[0] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7720.BB[0] I3=$true O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7720.C[1] CO=$auto$alumacc.cc:474:replace_alu$7720.C[2] I0=soc.spimemio.xfer.dummy_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7720.C[1] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7720.C[2] CO=$auto$alumacc.cc:474:replace_alu$7720.C[3] I0=soc.spimemio.xfer.dummy_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7720.C[2] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7720.C[3] O=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7723.C[1] I0=soc.spimemio.xfer.count[1] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[1] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0] I3=$true O=$abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7723.C[1] CO=$auto$alumacc.cc:474:replace_alu$7723.C[2] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7723.C[1] O=$abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7723.C[2] O=$abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7729.C[1] I0=soc.spimemio.xfer.count[0] I1=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[0] I2=$abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0] I3=$true O=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7729.C[1] CO=$auto$alumacc.cc:474:replace_alu$7729.C[2] I0=soc.spimemio.xfer.count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7729.C[1] O=$abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7729.C[2] CO=$auto$alumacc.cc:474:replace_alu$7729.C[3] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7729.C[2] O=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7729.C[3] O=$abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[10] CO=$auto$alumacc.cc:474:replace_alu$7732.C[11] I0=$false I1=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[12] I3=$auto$alumacc.cc:474:replace_alu$7732.C[10] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[11] CO=$auto$alumacc.cc:474:replace_alu$7732.C[12] I0=$false I1=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[13] I3=$auto$alumacc.cc:474:replace_alu$7732.C[11] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[12] CO=$auto$alumacc.cc:474:replace_alu$7732.C[13] I0=$false I1=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[14] I3=$auto$alumacc.cc:474:replace_alu$7732.C[12] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[13] CO=$auto$alumacc.cc:474:replace_alu$7732.C[14] I0=$false I1=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[15] I3=$auto$alumacc.cc:474:replace_alu$7732.C[13] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[14] CO=$auto$alumacc.cc:474:replace_alu$7732.C[15] I0=$false I1=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[16] I3=$auto$alumacc.cc:474:replace_alu$7732.C[14] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[15] CO=$auto$alumacc.cc:474:replace_alu$7732.C[16] I0=$false I1=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[17] I3=$auto$alumacc.cc:474:replace_alu$7732.C[15] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[16] CO=$auto$alumacc.cc:474:replace_alu$7732.C[17] I0=$false I1=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[18] I3=$auto$alumacc.cc:474:replace_alu$7732.C[16] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[17] CO=$auto$alumacc.cc:474:replace_alu$7732.C[18] I0=$false I1=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=$auto$alumacc.cc:474:replace_alu$7732.C[17] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[18] CO=$auto$alumacc.cc:474:replace_alu$7732.C[19] I0=$false I1=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[20] I3=$auto$alumacc.cc:474:replace_alu$7732.C[18] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[19] CO=$auto$alumacc.cc:474:replace_alu$7732.C[20] I0=$false I1=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[21] I3=$auto$alumacc.cc:474:replace_alu$7732.C[19] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.spimemio.rd_addr[2] CO=$auto$alumacc.cc:474:replace_alu$7732.C[2] I0=$false I1=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[3] I3=soc.spimemio.rd_addr[2] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[20] CO=$auto$alumacc.cc:474:replace_alu$7732.C[21] I0=$false I1=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[22] I3=$auto$alumacc.cc:474:replace_alu$7732.C[20] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[21] CO=$abc$72873$auto$alumacc.cc:474:replace_alu$7732.C[22] I0=$false I1=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=$auto$alumacc.cc:474:replace_alu$7732.C[21] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[2] CO=$auto$alumacc.cc:474:replace_alu$7732.C[3] I0=$false I1=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7732.C[2] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[3] CO=$auto$alumacc.cc:474:replace_alu$7732.C[4] I0=$false I1=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7732.C[3] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[4] CO=$auto$alumacc.cc:474:replace_alu$7732.C[5] I0=$false I1=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7732.C[4] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[5] CO=$auto$alumacc.cc:474:replace_alu$7732.C[6] I0=$false I1=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7732.C[5] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[6] CO=$auto$alumacc.cc:474:replace_alu$7732.C[7] I0=$false I1=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7732.C[6] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[7] CO=$auto$alumacc.cc:474:replace_alu$7732.C[8] I0=$false I1=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$7732.C[7] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[8] CO=$auto$alumacc.cc:474:replace_alu$7732.C[9] I0=$false I1=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$7732.C[8] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[9] CO=$auto$alumacc.cc:474:replace_alu$7732.C[10] I0=$false I1=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$7732.C[9] O=$abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7735.C[2] I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I1=soc.simpleuart.send_bitcnt[1] I2=$true I3=soc.simpleuart.send_bitcnt[0] O=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101011101111101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[2] CO=$auto$alumacc.cc:474:replace_alu$7735.C[3] I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7735.C[2] O=$abc$72873$techmap\soc.simpleuart.$procmux$5801_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[3] I2=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I3=$auto$alumacc.cc:474:replace_alu$7735.C[3] O=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111110011111
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=$auto$alumacc.cc:474:replace_alu$7738.C[2] I0=$false I1=soc.simpleuart.recv_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[1] I3=soc.simpleuart.recv_state[0] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[2] CO=$auto$alumacc.cc:474:replace_alu$7738.C[3] I0=$false I1=soc.simpleuart.recv_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_ I1=$false I2=soc.simpleuart.recv_state[2] I3=$auto$alumacc.cc:474:replace_alu$7738.C[2] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16245_Y_new_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_ I2=soc.simpleuart.recv_state[3] I3=$auto$alumacc.cc:474:replace_alu$7738.C[3] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[10] CO=$auto$alumacc.cc:474:replace_alu$7741.C[11] I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7741.C[10] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[11] CO=$auto$alumacc.cc:474:replace_alu$7741.C[12] I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7741.C[11] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[12] CO=$auto$alumacc.cc:474:replace_alu$7741.C[13] I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7741.C[12] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[13] CO=$auto$alumacc.cc:474:replace_alu$7741.C[14] I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7741.C[13] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[14] CO=$auto$alumacc.cc:474:replace_alu$7741.C[15] I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7741.C[14] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[15] CO=$auto$alumacc.cc:474:replace_alu$7741.C[16] I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7741.C[15] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[16] CO=$auto$alumacc.cc:474:replace_alu$7741.C[17] I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7741.C[16] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[17] CO=$auto$alumacc.cc:474:replace_alu$7741.C[18] I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7741.C[17] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[18] CO=$auto$alumacc.cc:474:replace_alu$7741.C[19] I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7741.C[18] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[19] CO=$auto$alumacc.cc:474:replace_alu$7741.C[20] I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7741.C[19] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7741.C[2] I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.recv_divcnt[0] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[20] CO=$auto$alumacc.cc:474:replace_alu$7741.C[21] I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7741.C[20] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[21] CO=$auto$alumacc.cc:474:replace_alu$7741.C[22] I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7741.C[21] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[22] CO=$auto$alumacc.cc:474:replace_alu$7741.C[23] I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7741.C[22] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[23] CO=$auto$alumacc.cc:474:replace_alu$7741.C[24] I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7741.C[23] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[24] CO=$auto$alumacc.cc:474:replace_alu$7741.C[25] I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7741.C[24] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[25] CO=$auto$alumacc.cc:474:replace_alu$7741.C[26] I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7741.C[25] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[26] CO=$auto$alumacc.cc:474:replace_alu$7741.C[27] I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7741.C[26] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[27] CO=$auto$alumacc.cc:474:replace_alu$7741.C[28] I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7741.C[27] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[28] CO=$auto$alumacc.cc:474:replace_alu$7741.C[29] I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7741.C[28] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[29] CO=$auto$alumacc.cc:474:replace_alu$7741.C[30] I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7741.C[29] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[2] CO=$auto$alumacc.cc:474:replace_alu$7741.C[3] I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7741.C[2] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[30] CO=$auto$alumacc.cc:474:replace_alu$7741.C[31] I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7741.C[30] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72873$new_n8692_ I2=soc.simpleuart.recv_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7741.C[31] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[3] CO=$auto$alumacc.cc:474:replace_alu$7741.C[4] I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7741.C[3] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[4] CO=$auto$alumacc.cc:474:replace_alu$7741.C[5] I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7741.C[4] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[5] CO=$auto$alumacc.cc:474:replace_alu$7741.C[6] I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7741.C[5] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[6] CO=$auto$alumacc.cc:474:replace_alu$7741.C[7] I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7741.C[6] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[7] CO=$auto$alumacc.cc:474:replace_alu$7741.C[8] I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7741.C[7] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[8] CO=$auto$alumacc.cc:474:replace_alu$7741.C[9] I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7741.C[8] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[9] CO=$auto$alumacc.cc:474:replace_alu$7741.C[10] I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72873$new_n8692_ I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7741.C[9] O=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[10] CO=$auto$alumacc.cc:474:replace_alu$7744.C[11] I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7744.C[10] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[11] CO=$auto$alumacc.cc:474:replace_alu$7744.C[12] I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7744.C[11] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[12] CO=$auto$alumacc.cc:474:replace_alu$7744.C[13] I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7744.C[12] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[13] CO=$auto$alumacc.cc:474:replace_alu$7744.C[14] I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7744.C[13] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[14] CO=$auto$alumacc.cc:474:replace_alu$7744.C[15] I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7744.C[14] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[15] CO=$auto$alumacc.cc:474:replace_alu$7744.C[16] I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7744.C[15] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[16] CO=$auto$alumacc.cc:474:replace_alu$7744.C[17] I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7744.C[16] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[17] CO=$auto$alumacc.cc:474:replace_alu$7744.C[18] I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7744.C[17] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[18] CO=$auto$alumacc.cc:474:replace_alu$7744.C[19] I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7744.C[18] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[19] CO=$auto$alumacc.cc:474:replace_alu$7744.C[20] I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7744.C[19] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7744.C[2] I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.send_divcnt[0] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[20] CO=$auto$alumacc.cc:474:replace_alu$7744.C[21] I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7744.C[20] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[21] CO=$auto$alumacc.cc:474:replace_alu$7744.C[22] I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7744.C[21] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[22] CO=$auto$alumacc.cc:474:replace_alu$7744.C[23] I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7744.C[22] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[23] CO=$auto$alumacc.cc:474:replace_alu$7744.C[24] I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7744.C[23] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[24] CO=$auto$alumacc.cc:474:replace_alu$7744.C[25] I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7744.C[24] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[25] CO=$auto$alumacc.cc:474:replace_alu$7744.C[26] I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7744.C[25] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[26] CO=$auto$alumacc.cc:474:replace_alu$7744.C[27] I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7744.C[26] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[27] CO=$auto$alumacc.cc:474:replace_alu$7744.C[28] I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7744.C[27] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[28] CO=$auto$alumacc.cc:474:replace_alu$7744.C[29] I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7744.C[28] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[29] CO=$auto$alumacc.cc:474:replace_alu$7744.C[30] I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7744.C[29] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[2] CO=$auto$alumacc.cc:474:replace_alu$7744.C[3] I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7744.C[2] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[30] CO=$auto$alumacc.cc:474:replace_alu$7744.C[31] I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7744.C[30] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_ I1=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_ I2=soc.simpleuart.send_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7744.C[31] O=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[3] CO=$auto$alumacc.cc:474:replace_alu$7744.C[4] I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7744.C[3] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[4] CO=$auto$alumacc.cc:474:replace_alu$7744.C[5] I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7744.C[4] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[5] CO=$auto$alumacc.cc:474:replace_alu$7744.C[6] I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7744.C[5] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[6] CO=$auto$alumacc.cc:474:replace_alu$7744.C[7] I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7744.C[6] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[7] CO=$auto$alumacc.cc:474:replace_alu$7744.C[8] I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7744.C[7] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[8] CO=$auto$alumacc.cc:474:replace_alu$7744.C[9] I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7744.C[8] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7744.C[9] CO=$auto$alumacc.cc:474:replace_alu$7744.C[10] I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7744.C[9] O=$abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_mul.mul_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7747.C[2] I0=soc.cpu.pcpi_mul.mul_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[1] I2=$true I3=soc.cpu.pcpi_mul.mul_counter[0] O=$auto$wreduce.cc:454:run$7258[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7747.C[2] CO=$auto$alumacc.cc:474:replace_alu$7747.C[3] I0=soc.cpu.pcpi_mul.mul_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7747.C[2] O=$auto$wreduce.cc:454:run$7258[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7747.C[3] CO=$auto$alumacc.cc:474:replace_alu$7747.C[4] I0=soc.cpu.pcpi_mul.mul_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7747.C[3] O=$auto$wreduce.cc:454:run$7258[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7747.C[4] CO=$auto$alumacc.cc:474:replace_alu$7747.C[5] I0=soc.cpu.pcpi_mul.mul_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7747.C[4] O=$auto$wreduce.cc:454:run$7258[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7747.C[5] CO=$auto$alumacc.cc:474:replace_alu$7747.C[6] I0=soc.cpu.pcpi_mul.mul_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7747.C[5] O=$abc$72873$auto$wreduce.cc:454:run$7258[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7747.C[6] O=$auto$wreduce.cc:454:run$7258[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$14276.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$14273[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$14274[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$14273[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$14274[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$14276.C[2] CO=$auto$maccmap.cc:240:synth$14276.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$14273[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$14274[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$14273[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$14274[1] I3=$auto$maccmap.cc:240:synth$14276.C[2] O=soc.cpu.pcpi_mul.next_rd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$14276.C[3] CO=$auto$maccmap.cc:240:synth$14276.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$14273[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$14274[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$14273[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$14274[2] I3=$auto$maccmap.cc:240:synth$14276.C[3] O=soc.cpu.pcpi_mul.next_rd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$14274[3] I3=$auto$maccmap.cc:240:synth$14276.C[4] O=soc.cpu.pcpi_mul.next_rdt[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$25957.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25954[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25955[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25954[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25955[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25957.C[2] CO=$auto$maccmap.cc:240:synth$25957.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25954[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25955[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25954[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25955[1] I3=$auto$maccmap.cc:240:synth$25957.C[2] O=soc.cpu.pcpi_mul.next_rd[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25957.C[3] CO=$auto$maccmap.cc:240:synth$25957.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25954[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25955[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25954[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25955[2] I3=$auto$maccmap.cc:240:synth$25957.C[3] O=soc.cpu.pcpi_mul.next_rd[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$25955[3] I3=$auto$maccmap.cc:240:synth$25957.C[4] O=soc.cpu.pcpi_mul.next_rdt[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$25986.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25983[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25984[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25983[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25984[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25986.C[2] CO=$auto$maccmap.cc:240:synth$25986.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25983[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25984[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25983[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25984[1] I3=$auto$maccmap.cc:240:synth$25986.C[2] O=soc.cpu.pcpi_mul.next_rd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25986.C[3] CO=$auto$maccmap.cc:240:synth$25986.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25983[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25984[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25983[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25984[2] I3=$auto$maccmap.cc:240:synth$25986.C[3] O=soc.cpu.pcpi_mul.next_rd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$25984[3] I3=$auto$maccmap.cc:240:synth$25986.C[4] O=soc.cpu.pcpi_mul.next_rdt[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$25993.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25990[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25991[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25990[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25991[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25993.C[2] CO=$auto$maccmap.cc:240:synth$25993.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25990[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25991[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25990[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25991[1] I3=$auto$maccmap.cc:240:synth$25993.C[2] O=soc.cpu.pcpi_mul.next_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25993.C[3] CO=$auto$maccmap.cc:240:synth$25993.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25990[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25991[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25990[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25991[2] I3=$auto$maccmap.cc:240:synth$25993.C[3] O=soc.cpu.pcpi_mul.next_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$25991[3] I3=$auto$maccmap.cc:240:synth$25993.C[4] O=soc.cpu.pcpi_mul.next_rdt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26001.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25998[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25999[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25998[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25999[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26001.C[2] CO=$auto$maccmap.cc:240:synth$26001.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25998[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25999[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25998[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25999[1] I3=$auto$maccmap.cc:240:synth$26001.C[2] O=soc.cpu.pcpi_mul.next_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26001.C[3] CO=$auto$maccmap.cc:240:synth$26001.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$25998[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$25999[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$25998[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$25999[2] I3=$auto$maccmap.cc:240:synth$26001.C[3] O=soc.cpu.pcpi_mul.next_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$25999[3] I3=$auto$maccmap.cc:240:synth$26001.C[4] O=soc.cpu.pcpi_mul.next_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26008.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26005[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26006[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26005[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26006[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26008.C[2] CO=$auto$maccmap.cc:240:synth$26008.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26005[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26006[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26005[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26006[1] I3=$auto$maccmap.cc:240:synth$26008.C[2] O=soc.cpu.pcpi_mul.next_rd[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26008.C[3] CO=$auto$maccmap.cc:240:synth$26008.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26005[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26006[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26005[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26006[2] I3=$auto$maccmap.cc:240:synth$26008.C[3] O=soc.cpu.pcpi_mul.next_rd[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26006[3] I3=$auto$maccmap.cc:240:synth$26008.C[4] O=soc.cpu.pcpi_mul.next_rdt[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26015.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26012[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26013[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26012[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26013[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26015.C[2] CO=$auto$maccmap.cc:240:synth$26015.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26012[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26013[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26012[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26013[1] I3=$auto$maccmap.cc:240:synth$26015.C[2] O=soc.cpu.pcpi_mul.next_rd[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26012[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26013[2] I3=$auto$maccmap.cc:240:synth$26015.C[3] O=soc.cpu.pcpi_mul.next_rd[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26023.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26020[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26021[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26020[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26021[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26023.C[2] CO=$auto$maccmap.cc:240:synth$26023.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26020[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26021[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26020[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26021[1] I3=$auto$maccmap.cc:240:synth$26023.C[2] O=soc.cpu.pcpi_mul.next_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26023.C[3] CO=$auto$maccmap.cc:240:synth$26023.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26020[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26021[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26020[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26021[2] I3=$auto$maccmap.cc:240:synth$26023.C[3] O=soc.cpu.pcpi_mul.next_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26021[3] I3=$auto$maccmap.cc:240:synth$26023.C[4] O=soc.cpu.pcpi_mul.next_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26048.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26045[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26046[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26045[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26046[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26048.C[2] CO=$auto$maccmap.cc:240:synth$26048.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26045[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26046[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26045[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26046[1] I3=$auto$maccmap.cc:240:synth$26048.C[2] O=soc.cpu.pcpi_mul.next_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26048.C[3] CO=$auto$maccmap.cc:240:synth$26048.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26045[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26046[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26045[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26046[2] I3=$auto$maccmap.cc:240:synth$26048.C[3] O=soc.cpu.pcpi_mul.next_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26046[3] I3=$auto$maccmap.cc:240:synth$26048.C[4] O=soc.cpu.pcpi_mul.next_rdt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26055.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26052[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26053[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26052[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26053[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26055.C[2] CO=$auto$maccmap.cc:240:synth$26055.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26052[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26053[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26052[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26053[1] I3=$auto$maccmap.cc:240:synth$26055.C[2] O=soc.cpu.pcpi_mul.next_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26055.C[3] CO=$auto$maccmap.cc:240:synth$26055.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26052[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26053[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26052[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26053[2] I3=$auto$maccmap.cc:240:synth$26055.C[3] O=soc.cpu.pcpi_mul.next_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26053[3] I3=$auto$maccmap.cc:240:synth$26055.C[4] O=soc.cpu.pcpi_mul.next_rdt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26063.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26060[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26061[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26060[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26061[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26063.C[2] CO=$auto$maccmap.cc:240:synth$26063.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26060[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26061[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26060[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26061[1] I3=$auto$maccmap.cc:240:synth$26063.C[2] O=soc.cpu.pcpi_mul.next_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26063.C[3] CO=$auto$maccmap.cc:240:synth$26063.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26060[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26061[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26060[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26061[2] I3=$auto$maccmap.cc:240:synth$26063.C[3] O=soc.cpu.pcpi_mul.next_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26061[3] I3=$auto$maccmap.cc:240:synth$26063.C[4] O=soc.cpu.pcpi_mul.next_rdt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26090.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26087[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26088[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26087[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26088[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26090.C[2] CO=$auto$maccmap.cc:240:synth$26090.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26087[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26088[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26087[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26088[1] I3=$auto$maccmap.cc:240:synth$26090.C[2] O=soc.cpu.pcpi_mul.next_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26090.C[3] CO=$auto$maccmap.cc:240:synth$26090.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26087[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26088[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26087[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26088[2] I3=$auto$maccmap.cc:240:synth$26090.C[3] O=soc.cpu.pcpi_mul.next_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26088[3] I3=$auto$maccmap.cc:240:synth$26090.C[4] O=soc.cpu.pcpi_mul.next_rdt[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26097.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26094[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26095[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26094[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26095[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26097.C[2] CO=$auto$maccmap.cc:240:synth$26097.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26094[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26095[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26094[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26095[1] I3=$auto$maccmap.cc:240:synth$26097.C[2] O=soc.cpu.pcpi_mul.next_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26097.C[3] CO=$auto$maccmap.cc:240:synth$26097.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26094[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26095[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26094[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26095[2] I3=$auto$maccmap.cc:240:synth$26097.C[3] O=soc.cpu.pcpi_mul.next_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26095[3] I3=$auto$maccmap.cc:240:synth$26097.C[4] O=soc.cpu.pcpi_mul.next_rdt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26105.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26102[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26103[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26102[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26103[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26105.C[2] CO=$auto$maccmap.cc:240:synth$26105.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26102[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26103[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26102[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26103[1] I3=$auto$maccmap.cc:240:synth$26105.C[2] O=soc.cpu.pcpi_mul.next_rd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26105.C[3] CO=$auto$maccmap.cc:240:synth$26105.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26102[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26103[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26102[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26103[2] I3=$auto$maccmap.cc:240:synth$26105.C[3] O=soc.cpu.pcpi_mul.next_rd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26103[3] I3=$auto$maccmap.cc:240:synth$26105.C[4] O=soc.cpu.pcpi_mul.next_rdt[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26112.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26109[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26110[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26109[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26110[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26112.C[2] CO=$auto$maccmap.cc:240:synth$26112.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26109[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26110[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26109[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26110[1] I3=$auto$maccmap.cc:240:synth$26112.C[2] O=soc.cpu.pcpi_mul.next_rd[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26112.C[3] CO=$auto$maccmap.cc:240:synth$26112.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26109[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26110[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26109[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26110[2] I3=$auto$maccmap.cc:240:synth$26112.C[3] O=soc.cpu.pcpi_mul.next_rd[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26110[3] I3=$auto$maccmap.cc:240:synth$26112.C[4] O=soc.cpu.pcpi_mul.next_rdt[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26141.C[2] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26138[1] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26139[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26138[1] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26139[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26141.C[2] CO=$auto$maccmap.cc:240:synth$26141.C[3] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26138[2] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26139[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26138[2] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26139[1] I3=$auto$maccmap.cc:240:synth$26141.C[2] O=soc.cpu.pcpi_mul.next_rd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26141.C[3] CO=$auto$maccmap.cc:240:synth$26141.C[4] I0=$abc$72873$auto$maccmap.cc:111:fulladd$26138[3] I1=$abc$72873$auto$maccmap.cc:112:fulladd$26139[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72873$auto$maccmap.cc:111:fulladd$26138[3] I2=$abc$72873$auto$maccmap.cc:112:fulladd$26139[2] I3=$auto$maccmap.cc:240:synth$26141.C[3] O=soc.cpu.pcpi_mul.next_rd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72873$auto$maccmap.cc:112:fulladd$26139[3] I3=$auto$maccmap.cc:240:synth$26141.C[4] O=soc.cpu.pcpi_mul.next_rdt[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$procmux$6820_Y E=resetn Q=iomem_ready S=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[0] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[1] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[2] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[3] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[4] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[5] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[6] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[7] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[8] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[9] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[10] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[11] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[12] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[13] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[14] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[15] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[16] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[17] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[18] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[19] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[20] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[21] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[22] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[23] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[24] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[25] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[26] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[27] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[28] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[29] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[30] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$procmux$6799_Y[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080 Q=iomem_rdata[31] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948 Q=pwm_connectorIF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212 Q=pwm_connectorIF[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476 Q=pwm_connectorIF[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740 Q=pwm_connectorIF[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004 Q=pwm_connectorIB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268 Q=pwm_connectorIB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532 Q=pwm_connectorIB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796 Q=pwm_connectorIB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060 Q=pwm_connectorDF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324 Q=pwm_connectorDF[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588 Q=pwm_connectorDF[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852 Q=pwm_connectorDF[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116 Q=pwm_connectorDB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380 Q=pwm_connectorDB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644 Q=pwm_connectorDB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908 Q=pwm_connectorDB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43172 Q=pin_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:168:logic_reduce$11774 E=resetn Q=writeEncoderI R=$abc$72873$auto$rtlil.cc:1981:NotGate$71333
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:168:logic_reduce$11774 E=resetn Q=writeEncoderD R=$abc$72873$auto$rtlil.cc:1981:NotGate$71335
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217 Q=encoderDataI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481 Q=encoderDataI[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745 Q=encoderDataI[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009 Q=encoderDataI[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273 Q=encoderDataD[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537 Q=encoderDataD[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801 Q=encoderDataD[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065 Q=encoderDataD[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:129|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][0] Q=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][1] Q=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][2] Q=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][3] Q=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][4] Q=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][5] Q=reset_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2711_Y[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302 Q=pwmIF.count_temp[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2724_Y Q=pwmIF.pwm_counter S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[0] Q=pwmIF.counterI[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[1] Q=pwmIF.counterI[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[2] Q=pwmIF.counterI[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[3] Q=pwmIF.counterI[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[4] Q=pwmIF.counterI[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[5] Q=pwmIF.counterI[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$procmux$2703_Y[6] Q=pwmIF.counterI[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIF.$3\state[0:0] Q=pwmIF.state R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:230|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2711_Y[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422 Q=pwmIB.count_temp[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2724_Y Q=pwmIB.pwm_counter S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[0] Q=pwmIB.counterI[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[1] Q=pwmIB.counterI[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[2] Q=pwmIB.counterI[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[3] Q=pwmIB.counterI[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[4] Q=pwmIB.counterI[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[5] Q=pwmIB.counterI[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$procmux$2703_Y[6] Q=pwmIB.counterI[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmIB.$3\state[0:0] Q=pwmIB.state R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:237|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[0] Q=soc.cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[1] Q=soc.cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[2] Q=soc.cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[3] Q=soc.cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[4] Q=soc.cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$fsm_map.cc:170:map_fsm$7762[5] Q=soc.cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2711_Y[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542 Q=pwmDF.count_temp[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2724_Y Q=pwmDF.pwm_counter S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[0] Q=pwmDF.counterI[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[1] Q=pwmDF.counterI[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[2] Q=pwmDF.counterI[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[3] Q=pwmDF.counterI[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[4] Q=pwmDF.counterI[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[5] Q=pwmDF.counterI[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$procmux$2703_Y[6] Q=pwmDF.counterI[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDF.$3\state[0:0] Q=pwmDF.state R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:244|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2711_Y[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662 Q=pwmDB.count_temp[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2724_Y Q=pwmDB.pwm_counter S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[0] Q=pwmDB.counterI[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[1] Q=pwmDB.counterI[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[2] Q=pwmDB.counterI[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[3] Q=pwmDB.counterI[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[4] Q=pwmDB.counterI[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[5] Q=pwmDB.counterI[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$procmux$2703_Y[6] Q=pwmDB.counterI[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\pwmDB.$3\state[0:0] Q=pwmDB.state R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:251|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=pinEncoderIF E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45782 Q=encoderL.pinEncoderFPrev
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2670_Y[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45819 Q=encoderL.encoderCounter[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2670_Y[1] Q=encoderL.encoderCounter[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2670_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45819 Q=encoderL.encoderCounter[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2670_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45819 Q=encoderL.encoderCounter[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[0] Q=encoderL.encoderCount[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[1] Q=encoderL.encoderCount[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[2] Q=encoderL.encoderCount[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[3] Q=encoderL.encoderCount[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[4] Q=encoderL.encoderCount[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[5] Q=encoderL.encoderCount[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[6] Q=encoderL.encoderCount[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[7] Q=encoderL.encoderCount[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[8] Q=encoderL.encoderCount[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[9] Q=encoderL.encoderCount[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[10] Q=encoderL.encoderCount[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[11] Q=encoderL.encoderCount[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[12] Q=encoderL.encoderCount[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[13] Q=encoderL.encoderCount[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[14] Q=encoderL.encoderCount[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[15] Q=encoderL.encoderCount[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[16] Q=encoderL.encoderCount[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[17] Q=encoderL.encoderCount[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[18] Q=encoderL.encoderCount[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[19] Q=encoderL.encoderCount[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[20] Q=encoderL.encoderCount[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[21] Q=encoderL.encoderCount[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[22] Q=encoderL.encoderCount[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[23] Q=encoderL.encoderCount[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[24] Q=encoderL.encoderCount[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[25] Q=encoderL.encoderCount[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[26] Q=encoderL.encoderCount[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[27] Q=encoderL.encoderCount[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[28] Q=encoderL.encoderCount[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[29] Q=encoderL.encoderCount[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[30] Q=encoderL.encoderCount[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderL.$procmux$2683_Y[31] Q=encoderL.encoderCount[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:258|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=pinEncoderDF E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45893 Q=encoderR.pinEncoderFPrev
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2670_Y[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45930 Q=encoderR.encoderCounter[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2670_Y[1] Q=encoderR.encoderCounter[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2670_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45930 Q=encoderR.encoderCounter[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2670_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45930 Q=encoderR.encoderCounter[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[0] Q=encoderR.encoderCount[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[1] Q=encoderR.encoderCount[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[2] Q=encoderR.encoderCount[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[3] Q=encoderR.encoderCount[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[4] Q=encoderR.encoderCount[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[5] Q=encoderR.encoderCount[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[6] Q=encoderR.encoderCount[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[7] Q=encoderR.encoderCount[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[8] Q=encoderR.encoderCount[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[9] Q=encoderR.encoderCount[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[10] Q=encoderR.encoderCount[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[11] Q=encoderR.encoderCount[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[12] Q=encoderR.encoderCount[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[13] Q=encoderR.encoderCount[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[14] Q=encoderR.encoderCount[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[15] Q=encoderR.encoderCount[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[16] Q=encoderR.encoderCount[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[17] Q=encoderR.encoderCount[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[18] Q=encoderR.encoderCount[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[19] Q=encoderR.encoderCount[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[20] Q=encoderR.encoderCount[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[21] Q=encoderR.encoderCount[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[22] Q=encoderR.encoderCount[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[23] Q=encoderR.encoderCount[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[24] Q=encoderR.encoderCount[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[25] Q=encoderR.encoderCount[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[26] Q=encoderR.encoderCount[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[27] Q=encoderR.encoderCount[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[28] Q=encoderR.encoderCount[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[29] Q=encoderR.encoderCount[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[30] Q=encoderR.encoderCount[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\encoderR.$procmux$2683_Y[31] Q=encoderR.encoderCount[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:268|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.$0\ram_ready[0:0] Q=soc.ram_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15] R=$abc$72873$auto$simplemap.cc:256:simplemap_eqne$26638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y Q=soc.cpu.last_mem_valid R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$5551_Y Q=soc.cpu.mem_la_firstword_reg R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[2] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[3] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[4] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[5] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[6] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][7] Q=soc.cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][8] Q=soc.cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][9] Q=soc.cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][10] Q=soc.cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][11] Q=soc.cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][12] Q=soc.cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][13] Q=soc.cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][14] Q=soc.cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][15] Q=soc.cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][16] Q=soc.cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][17] Q=soc.cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][18] Q=soc.cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][19] Q=soc.cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][20] Q=soc.cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][21] Q=soc.cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][22] Q=soc.cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][23] Q=soc.cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][24] Q=soc.cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][25] Q=soc.cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][26] Q=soc.cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][27] Q=soc.cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][28] Q=soc.cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][29] Q=soc.cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][30] Q=soc.cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_rdata_q[31:0][31] Q=soc.cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126 Q=soc.cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$5207_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47548 Q=soc.cpu.prefetched_high_word R=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_la_read E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47576 Q=soc.cpu.mem_la_secondword R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16598_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47598 Q=soc.cpu.mem_state[0] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16599_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47598 Q=soc.cpu.mem_state[1] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 Q=soc.cpu.mem_wstrb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 Q=soc.cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 Q=soc.cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\mem_wstrb[3:0][3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120 Q=soc.cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663 Q=soc.cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271 Q=soc.cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$5283.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16421_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48882 Q=soc.cpu.mem_valid R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4675_Y Q=soc.cpu.is_compare R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_alu_reg_reg[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_alu_reg_imm[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4632_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48898 Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0] Q=soc.cpu.is_sltiu_bltu_sltu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_slti_blt_slt[0:0] Q=soc.cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_sb_sh_sw[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_slli_srli_srai[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] Q=soc.cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.compressed_instr S=$abc$72873$auto$rtlil.cc:1981:NotGate$71715
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_imm_uj[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17031_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17032_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[1] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17033_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[2] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17034_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[3] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17035_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[4] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17036_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[5] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17037_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[6] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17038_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[7] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17039_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[8] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17040_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[9] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17041_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[10] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17042_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[11] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17043_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[12] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17044_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[13] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17045_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[14] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17046_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[15] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17047_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[16] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17048_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[17] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17049_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[18] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17050_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[19] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17051_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[20] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17052_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[21] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17053_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[22] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17054_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[23] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17055_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[24] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17056_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[25] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17057_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[26] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17058_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[27] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17059_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[28] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17060_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[29] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17061_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[30] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17062_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.decoded_imm[31] R=$abc$72873$auto$rtlil.cc:1981:NotGate$71779
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] Q=soc.cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] Q=soc.cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] Q=soc.cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] Q=soc.cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] Q=soc.cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$false E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rs2[5] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72379
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] Q=soc.cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] Q=soc.cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] Q=soc.cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] Q=soc.cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] Q=soc.cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4444_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rs1[5] R=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14781
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoded_rd[5:0][4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.decoded_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_timer[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_waitirq[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_maskirq[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_retirq[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_setq[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_setq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_getq[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_getq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_ecall_ebreak
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_rdinstrh[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_rdinstr[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_rdcycleh[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_rdcycle[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1058$2304_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_and R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1057$2300_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_or R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1056$2296_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_sra R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1055$2292_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_srl R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1054$2288_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_xor R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1053$2284_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_sltu R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1052$2280_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_slt R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1051$2276_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_sll R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1050$2272_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_sub R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1049$2268_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_add R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_srai[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_srli[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_slli[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1043$2252_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_andi R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1042$2250_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_ori R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1041$2248_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_xori R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1040$2246_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_sltiu R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1039$2244_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_slti R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1038$2242_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_addi R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_sw[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_sh[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_sb[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_lhu[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_lbu[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_lw[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_lh[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_lb[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1026$2224_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_bgeu R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1025$2222_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_bltu R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1024$2220_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_bge R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1023$2218_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_blt R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1022$2216_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_bne R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1021$2214_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435 Q=soc.cpu.instr_beq R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_jalr[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_jal[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_auipc[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\instr_lui[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886 Q=soc.cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[25] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[26] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[27] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[28] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[29] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[30] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913 Q=soc.cpu.pcpi_insn[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] Q=soc.cpu.clear_prefetched_high_word_q S=$abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[0] Q=soc.cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[1] Q=soc.cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[2] Q=soc.cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[3] Q=soc.cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[4] Q=soc.cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[5] Q=soc.cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[6] Q=soc.cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[7] Q=soc.cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[8] Q=soc.cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[9] Q=soc.cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[10] Q=soc.cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[11] Q=soc.cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[12] Q=soc.cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[13] Q=soc.cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[14] Q=soc.cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[15] Q=soc.cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[16] Q=soc.cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[17] Q=soc.cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[18] Q=soc.cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[19] Q=soc.cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[20] Q=soc.cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[21] Q=soc.cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[22] Q=soc.cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[23] Q=soc.cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[24] Q=soc.cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[25] Q=soc.cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[26] Q=soc.cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[27] Q=soc.cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[28] Q=soc.cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[29] Q=soc.cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[30] Q=soc.cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[31] Q=soc.cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$3305_Y Q=soc.cpu.do_waitirq R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y Q=soc.cpu.pcpi_timeout R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70793[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825 Q=soc.cpu.pcpi_timeout_counter[0] S=$abc$72873$auto$rtlil.cc:1981:NotGate$72007
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7244[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825 Q=soc.cpu.pcpi_timeout_counter[1] S=$abc$72873$auto$rtlil.cc:1981:NotGate$72007
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7244[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825 Q=soc.cpu.pcpi_timeout_counter[2] S=$abc$72873$auto$rtlil.cc:1981:NotGate$72007
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7244[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825 Q=soc.cpu.pcpi_timeout_counter[3] S=$abc$72873$auto$rtlil.cc:1981:NotGate$72007
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16189_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_rd[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16190_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_rd[1] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16191_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_rd[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16192_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_rd[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16193_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_rd[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16194_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_rd[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3578.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915 Q=soc.cpu.latched_is_lb R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3591.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915 Q=soc.cpu.latched_is_lh R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.compressed_instr E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$49960 Q=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3649.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16421_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861 Q=soc.cpu.latched_branch R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3685.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49975 Q=soc.cpu.latched_stalu R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3692.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19475_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49984 Q=soc.cpu.latched_store S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50014 Q=soc.cpu.irq_state[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$3748_Y[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50014 Q=soc.cpu.irq_state[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$3316_Y Q=soc.cpu.decoder_pseudo_trigger R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\decoder_trigger[0:0] Q=soc.cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50043 Q=soc.cpu.mem_do_wdata R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50052 Q=soc.cpu.mem_do_rdata R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4040_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50087 Q=soc.cpu.mem_do_rinst S=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50063[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1551$2533_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50183 Q=soc.cpu.mem_do_prefetch R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32696 E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50208 Q=soc.cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$simplemap.cc:127:simplemap_reduce$32692 E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50208 Q=soc.cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[0] Q=soc.cpu.timer[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[1] Q=soc.cpu.timer[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[2] Q=soc.cpu.timer[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[3] Q=soc.cpu.timer[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[4] Q=soc.cpu.timer[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[5] Q=soc.cpu.timer[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[6] Q=soc.cpu.timer[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[7] Q=soc.cpu.timer[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[8] Q=soc.cpu.timer[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[9] Q=soc.cpu.timer[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[10] Q=soc.cpu.timer[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[11] Q=soc.cpu.timer[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[12] Q=soc.cpu.timer[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[13] Q=soc.cpu.timer[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[14] Q=soc.cpu.timer[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[15] Q=soc.cpu.timer[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[16] Q=soc.cpu.timer[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[17] Q=soc.cpu.timer[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[18] Q=soc.cpu.timer[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[19] Q=soc.cpu.timer[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[20] Q=soc.cpu.timer[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[21] Q=soc.cpu.timer[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[22] Q=soc.cpu.timer[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[23] Q=soc.cpu.timer[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[24] Q=soc.cpu.timer[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[25] Q=soc.cpu.timer[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[26] Q=soc.cpu.timer[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[27] Q=soc.cpu.timer[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[28] Q=soc.cpu.timer[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[29] Q=soc.cpu.timer[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[30] Q=soc.cpu.timer[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4112_Y[31] Q=soc.cpu.timer[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][0] Q=soc.cpu.irq_pending[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$2798.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50231 Q=soc.cpu.irq_pending[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$0\irq_pending[31:0][2] Q=soc.cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$5\next_irq_pending[31:0][31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264 Q=soc.cpu.irq_pending[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[0] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[1] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[2] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[3] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[4] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[5] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[6] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[7] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[8] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[9] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[10] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[11] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[12] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[13] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[14] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[15] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[16] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[17] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[18] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[19] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[20] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[21] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[22] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[23] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[24] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[25] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[26] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[27] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[28] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[29] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[30] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989 Q=soc.cpu.irq_mask[31] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4149.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16407_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768 Q=soc.cpu.irq_active R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.irq_active E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.irq_delay R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[0] Q=soc.cpu.reg_out[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[1] Q=soc.cpu.reg_out[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[2] Q=soc.cpu.reg_out[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[3] Q=soc.cpu.reg_out[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[4] Q=soc.cpu.reg_out[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[5] Q=soc.cpu.reg_out[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[6] Q=soc.cpu.reg_out[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[7] Q=soc.cpu.reg_out[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[8] Q=soc.cpu.reg_out[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9] Q=soc.cpu.reg_out[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[10] Q=soc.cpu.reg_out[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[11] Q=soc.cpu.reg_out[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[12] Q=soc.cpu.reg_out[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13] Q=soc.cpu.reg_out[13] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[14] Q=soc.cpu.reg_out[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15] Q=soc.cpu.reg_out[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[16] Q=soc.cpu.reg_out[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[17] Q=soc.cpu.reg_out[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[18] Q=soc.cpu.reg_out[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[19] Q=soc.cpu.reg_out[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[20] Q=soc.cpu.reg_out[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[21] Q=soc.cpu.reg_out[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[22] Q=soc.cpu.reg_out[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[23] Q=soc.cpu.reg_out[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[24] Q=soc.cpu.reg_out[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[25] Q=soc.cpu.reg_out[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[26] Q=soc.cpu.reg_out[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[27] Q=soc.cpu.reg_out[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[28] Q=soc.cpu.reg_out[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[29] Q=soc.cpu.reg_out[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[30] Q=soc.cpu.reg_out[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[31] Q=soc.cpu.reg_out[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16039_Y[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851 Q=soc.cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18296_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18297_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18298_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18299_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18300_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18301_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18302_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18303_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18304_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18305_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18306_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18307_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18308_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18309_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18310_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18311_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18312_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18313_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18314_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18315_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18316_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18317_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18318_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18319_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18322_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18323_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18324_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18325_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18327_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459 Q=soc.cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[15] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[16] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[18] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[20] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[21] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[22] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[23] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[24] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[25] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[26] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[27] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[28] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[29] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[30] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4268_Y[31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_next_pc[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[16] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[18] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939 Q=soc.cpu.reg_pc[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70769[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[32] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[32] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[33] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[33] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[34] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[34] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[35] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[35] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[36] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[36] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[37] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[37] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[38] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[38] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[39] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[39] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[40] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[40] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[41] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[41] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[42] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[42] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[43] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[43] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[44] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[44] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[45] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[45] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[46] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[46] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[47] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[47] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[48] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[48] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[49] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[49] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[50] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[50] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[51] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[51] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[52] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[52] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[53] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[53] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[54] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[54] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[55] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[55] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[56] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[56] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[57] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[57] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[58] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[58] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[59] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[59] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[60] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[60] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[61] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[61] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[62] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[62] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[63] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829 Q=soc.cpu.count_instr[63] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70750[2] Q=soc.cpu.count_cycle[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[1] Q=soc.cpu.count_cycle[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[2] Q=soc.cpu.count_cycle[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[3] Q=soc.cpu.count_cycle[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[4] Q=soc.cpu.count_cycle[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[5] Q=soc.cpu.count_cycle[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[6] Q=soc.cpu.count_cycle[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[7] Q=soc.cpu.count_cycle[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[8] Q=soc.cpu.count_cycle[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[9] Q=soc.cpu.count_cycle[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[10] Q=soc.cpu.count_cycle[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[11] Q=soc.cpu.count_cycle[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[12] Q=soc.cpu.count_cycle[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[13] Q=soc.cpu.count_cycle[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[14] Q=soc.cpu.count_cycle[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[15] Q=soc.cpu.count_cycle[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[16] Q=soc.cpu.count_cycle[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[17] Q=soc.cpu.count_cycle[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[18] Q=soc.cpu.count_cycle[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[19] Q=soc.cpu.count_cycle[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[20] Q=soc.cpu.count_cycle[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[21] Q=soc.cpu.count_cycle[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[22] Q=soc.cpu.count_cycle[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[23] Q=soc.cpu.count_cycle[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[24] Q=soc.cpu.count_cycle[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[25] Q=soc.cpu.count_cycle[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[26] Q=soc.cpu.count_cycle[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[27] Q=soc.cpu.count_cycle[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[28] Q=soc.cpu.count_cycle[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[29] Q=soc.cpu.count_cycle[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[30] Q=soc.cpu.count_cycle[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[31] Q=soc.cpu.count_cycle[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[32] Q=soc.cpu.count_cycle[32] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[33] Q=soc.cpu.count_cycle[33] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[34] Q=soc.cpu.count_cycle[34] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[35] Q=soc.cpu.count_cycle[35] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[36] Q=soc.cpu.count_cycle[36] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[37] Q=soc.cpu.count_cycle[37] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[38] Q=soc.cpu.count_cycle[38] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[39] Q=soc.cpu.count_cycle[39] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[40] Q=soc.cpu.count_cycle[40] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[41] Q=soc.cpu.count_cycle[41] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[42] Q=soc.cpu.count_cycle[42] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[43] Q=soc.cpu.count_cycle[43] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[44] Q=soc.cpu.count_cycle[44] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[45] Q=soc.cpu.count_cycle[45] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[46] Q=soc.cpu.count_cycle[46] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[47] Q=soc.cpu.count_cycle[47] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[48] Q=soc.cpu.count_cycle[48] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[49] Q=soc.cpu.count_cycle[49] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[50] Q=soc.cpu.count_cycle[50] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[51] Q=soc.cpu.count_cycle[51] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[52] Q=soc.cpu.count_cycle[52] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[53] Q=soc.cpu.count_cycle[53] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[54] Q=soc.cpu.count_cycle[54] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[55] Q=soc.cpu.count_cycle[55] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[56] Q=soc.cpu.count_cycle[56] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[57] Q=soc.cpu.count_cycle[57] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[58] Q=soc.cpu.count_cycle[58] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[59] Q=soc.cpu.count_cycle[59] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[60] Q=soc.cpu.count_cycle[60] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[61] Q=soc.cpu.count_cycle[61] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[62] Q=soc.cpu.count_cycle[62] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[63] Q=soc.cpu.count_cycle[63] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.$procmux$4342_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57425 Q=soc.cpu.pcpi_valid R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[0] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429 Q=soc.simpleuart.cfg_divider[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501 Q=soc.simpleuart.cfg_divider[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573 Q=soc.simpleuart.cfg_divider[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645 Q=soc.simpleuart.cfg_divider[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5840_Y Q=soc.simpleuart.recv_buf_valid R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738 Q=soc.simpleuart.recv_buf_data[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=uart_in E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938 Q=soc.simpleuart.recv_pattern[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[0] Q=soc.simpleuart.recv_divcnt[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[1] Q=soc.simpleuart.recv_divcnt[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[2] Q=soc.simpleuart.recv_divcnt[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[3] Q=soc.simpleuart.recv_divcnt[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[4] Q=soc.simpleuart.recv_divcnt[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[5] Q=soc.simpleuart.recv_divcnt[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[6] Q=soc.simpleuart.recv_divcnt[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[7] Q=soc.simpleuart.recv_divcnt[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[8] Q=soc.simpleuart.recv_divcnt[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9] Q=soc.simpleuart.recv_divcnt[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[10] Q=soc.simpleuart.recv_divcnt[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[11] Q=soc.simpleuart.recv_divcnt[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[12] Q=soc.simpleuart.recv_divcnt[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13] Q=soc.simpleuart.recv_divcnt[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[14] Q=soc.simpleuart.recv_divcnt[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15] Q=soc.simpleuart.recv_divcnt[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[16] Q=soc.simpleuart.recv_divcnt[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[17] Q=soc.simpleuart.recv_divcnt[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[18] Q=soc.simpleuart.recv_divcnt[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[19] Q=soc.simpleuart.recv_divcnt[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[20] Q=soc.simpleuart.recv_divcnt[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[21] Q=soc.simpleuart.recv_divcnt[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[22] Q=soc.simpleuart.recv_divcnt[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[23] Q=soc.simpleuart.recv_divcnt[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[24] Q=soc.simpleuart.recv_divcnt[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[25] Q=soc.simpleuart.recv_divcnt[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[26] Q=soc.simpleuart.recv_divcnt[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[27] Q=soc.simpleuart.recv_divcnt[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[28] Q=soc.simpleuart.recv_divcnt[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[29] Q=soc.simpleuart.recv_divcnt[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[30] Q=soc.simpleuart.recv_divcnt[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[31] Q=soc.simpleuart.recv_divcnt[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917 Q=soc.simpleuart.recv_state[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917 Q=soc.simpleuart.recv_state[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917 Q=soc.simpleuart.recv_state[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917 Q=soc.simpleuart.recv_state[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5796_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58165 Q=soc.simpleuart.send_dummy S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[0] Q=soc.simpleuart.send_divcnt[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[1] Q=soc.simpleuart.send_divcnt[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[2] Q=soc.simpleuart.send_divcnt[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[3] Q=soc.simpleuart.send_divcnt[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[4] Q=soc.simpleuart.send_divcnt[4] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[5] Q=soc.simpleuart.send_divcnt[5] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[6] Q=soc.simpleuart.send_divcnt[6] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[7] Q=soc.simpleuart.send_divcnt[7] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[8] Q=soc.simpleuart.send_divcnt[8] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[9] Q=soc.simpleuart.send_divcnt[9] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[10] Q=soc.simpleuart.send_divcnt[10] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[11] Q=soc.simpleuart.send_divcnt[11] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[12] Q=soc.simpleuart.send_divcnt[12] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[13] Q=soc.simpleuart.send_divcnt[13] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[14] Q=soc.simpleuart.send_divcnt[14] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[15] Q=soc.simpleuart.send_divcnt[15] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[16] Q=soc.simpleuart.send_divcnt[16] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[17] Q=soc.simpleuart.send_divcnt[17] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[18] Q=soc.simpleuart.send_divcnt[18] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[19] Q=soc.simpleuart.send_divcnt[19] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[20] Q=soc.simpleuart.send_divcnt[20] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[21] Q=soc.simpleuart.send_divcnt[21] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[22] Q=soc.simpleuart.send_divcnt[22] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[23] Q=soc.simpleuart.send_divcnt[23] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[24] Q=soc.simpleuart.send_divcnt[24] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[25] Q=soc.simpleuart.send_divcnt[25] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[26] Q=soc.simpleuart.send_divcnt[26] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[27] Q=soc.simpleuart.send_divcnt[27] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[28] Q=soc.simpleuart.send_divcnt[28] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[29] Q=soc.simpleuart.send_divcnt[29] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[30] Q=soc.simpleuart.send_divcnt[30] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5788_Y[31] Q=soc.simpleuart.send_divcnt[31] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_bitcnt[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_bitcnt[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_bitcnt[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5807_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_bitcnt[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=uart_out S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[1] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[2] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[3] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[4] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[5] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[6] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[7] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72873$techmap\soc.simpleuart.$procmux$5818_Y[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[8] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$true E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177 Q=soc.simpleuart.send_pattern[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373 Q=soc.spimemio.config_do[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373 Q=soc.spimemio.config_do[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373 Q=soc.spimemio.config_do[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373 Q=soc.spimemio.config_do[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373 Q=soc.spimemio.config_clk R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373 Q=soc.spimemio.config_csb R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427 Q=soc.spimemio.config_oe[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427 Q=soc.spimemio.config_oe[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427 Q=soc.spimemio.config_oe[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427 Q=soc.spimemio.config_oe[3] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_dummy[0] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_dummy[1] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_dummy[2] R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_dummy[3] S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_cont R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_qspi R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463 Q=soc.spimemio.config_ddr R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58526 Q=soc.spimemio.config_en S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:100$67_Y Q=soc.spimemio.softreset S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] Q=soc.spimemio.xfer_io3_90 R=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] Q=soc.spimemio.xfer_io2_90 R=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y Q=soc.spimemio.xfer_io1_90 R=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y Q=soc.spimemio.xfer_io0_90 R=$abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535 Q=soc.spimemio.state[0] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535 Q=soc.spimemio.state[1] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535 Q=soc.spimemio.state[2] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6325_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535 Q=soc.spimemio.state[3] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6340_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58603 Q=soc.spimemio.rd_inc R=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.rd_inc E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58625 Q=soc.spimemio.rd_wait R=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6356_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58629 Q=soc.spimemio.rd_valid R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58668 Q=soc.spimemio.rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58668 Q=soc.spimemio.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$0\rd_addr[23:0][23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140 Q=soc.spimemio.buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292 Q=soc.spimemio.buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444 Q=soc.spimemio.buffer[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6356_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59607 Q=soc.spimemio.din_rd R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6434_Y Q=soc.spimemio.din_ddr R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6453_Y Q=soc.spimemio.din_qspi R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23395_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611 Q=soc.spimemio.din_tag[0] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23396_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611 Q=soc.spimemio.din_tag[1] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23397_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611 Q=soc.spimemio.din_tag[2] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23398_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611 Q=soc.spimemio.din_tag[3] R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23371_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23372_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23373_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23374_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23375_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23376_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23377_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23378_Y E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662 Q=soc.spimemio.din_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap$techmap\soc.spimemio.$procmux$6370.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y Q=soc.spimemio.din_valid R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.$procmux$6273_Y Q=soc.spimemio.xfer_resetn R=$abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722 Q=soc.spimemio.rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14330 Q=soc.cpu.pcpi_div.instr_remu R=$abc$72873$auto$rtlil.cc:1981:NotGate$72741
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14340 Q=soc.cpu.pcpi_div.instr_rem R=$abc$72873$auto$rtlil.cc:1981:NotGate$72741
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14350 Q=soc.cpu.pcpi_div.instr_divu R=$abc$72873$auto$rtlil.cc:1981:NotGate$72741
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14860 Q=soc.cpu.pcpi_div.instr_div R=$abc$72873$auto$rtlil.cc:1981:NotGate$72741
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0] Q=soc.cpu.pcpi_div.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0] Q=soc.cpu.pcpi_div.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\outsign[0:0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60422 Q=soc.cpu.pcpi_div.outsign
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$60426 Q=soc.cpu.pcpi_div.running R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.quotient_msk[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.quotient[31] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[62] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456 Q=soc.cpu.pcpi_div.divisor[62] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72751
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174 Q=soc.cpu.pcpi_div.dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0] Q=soc.cpu.pcpi_div.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1] Q=soc.cpu.pcpi_div.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2] Q=soc.cpu.pcpi_div.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3] Q=soc.cpu.pcpi_div.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4] Q=soc.cpu.pcpi_div.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5] Q=soc.cpu.pcpi_div.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6] Q=soc.cpu.pcpi_div.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7] Q=soc.cpu.pcpi_div.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8] Q=soc.cpu.pcpi_div.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9] Q=soc.cpu.pcpi_div.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10] Q=soc.cpu.pcpi_div.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11] Q=soc.cpu.pcpi_div.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12] Q=soc.cpu.pcpi_div.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13] Q=soc.cpu.pcpi_div.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14] Q=soc.cpu.pcpi_div.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15] Q=soc.cpu.pcpi_div.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16] Q=soc.cpu.pcpi_div.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17] Q=soc.cpu.pcpi_div.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18] Q=soc.cpu.pcpi_div.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19] Q=soc.cpu.pcpi_div.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20] Q=soc.cpu.pcpi_div.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21] Q=soc.cpu.pcpi_div.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22] Q=soc.cpu.pcpi_div.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23] Q=soc.cpu.pcpi_div.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24] Q=soc.cpu.pcpi_div.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25] Q=soc.cpu.pcpi_div.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26] Q=soc.cpu.pcpi_div.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27] Q=soc.cpu.pcpi_div.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28] Q=soc.cpu.pcpi_div.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29] Q=soc.cpu.pcpi_div.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30] Q=soc.cpu.pcpi_div.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31] Q=soc.cpu.pcpi_div.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5605_Y Q=soc.cpu.pcpi_div.pcpi_wr R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.pcpi_wait Q=soc.cpu.pcpi_mul.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14298 Q=soc.cpu.pcpi_mul.instr_mulhu R=$abc$72873$auto$rtlil.cc:1981:NotGate$72753
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14308 Q=soc.cpu.pcpi_mul.instr_mulhsu R=$abc$72873$auto$rtlil.cc:1981:NotGate$72753
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$14318 Q=soc.cpu.pcpi_mul.instr_mulh R=$abc$72873$auto$rtlil.cc:1981:NotGate$72753
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_mul.$procmux$5772_Y Q=soc.cpu.pcpi_mul.instr_mul R=$abc$72873$auto$rtlil.cc:1981:NotGate$72753
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.instr_any_mul Q=soc.cpu.pcpi_mul.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_mul.$procmux$5705_Y Q=soc.cpu.pcpi_mul.mul_finish R=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_mul.$procmux$5713_Y Q=soc.cpu.pcpi_mul.mul_waiting S=$abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$71021[0] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[1] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[1] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[2] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[2] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[3] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[3] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[4] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[4] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[6] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[3] E=resetn Q=soc.cpu.pcpi_mul.rdx[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[7] E=resetn Q=soc.cpu.pcpi_mul.rdx[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[11] E=resetn Q=soc.cpu.pcpi_mul.rdx[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[15] E=resetn Q=soc.cpu.pcpi_mul.rdx[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[19] E=resetn Q=soc.cpu.pcpi_mul.rdx[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[23] E=resetn Q=soc.cpu.pcpi_mul.rdx[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[27] E=resetn Q=soc.cpu.pcpi_mul.rdx[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[31] E=resetn Q=soc.cpu.pcpi_mul.rdx[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[35] E=resetn Q=soc.cpu.pcpi_mul.rdx[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[39] E=resetn Q=soc.cpu.pcpi_mul.rdx[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[43] E=resetn Q=soc.cpu.pcpi_mul.rdx[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[47] E=resetn Q=soc.cpu.pcpi_mul.rdx[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[51] E=resetn Q=soc.cpu.pcpi_mul.rdx[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[55] E=resetn Q=soc.cpu.pcpi_mul.rdx[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[59] E=resetn Q=soc.cpu.pcpi_mul.rdx[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[0] E=resetn Q=soc.cpu.pcpi_mul.rd[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[1] E=resetn Q=soc.cpu.pcpi_mul.rd[1] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[2] E=resetn Q=soc.cpu.pcpi_mul.rd[2] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[3] E=resetn Q=soc.cpu.pcpi_mul.rd[3] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[4] E=resetn Q=soc.cpu.pcpi_mul.rd[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[5] E=resetn Q=soc.cpu.pcpi_mul.rd[5] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[6] E=resetn Q=soc.cpu.pcpi_mul.rd[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[7] E=resetn Q=soc.cpu.pcpi_mul.rd[7] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[8] E=resetn Q=soc.cpu.pcpi_mul.rd[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[9] E=resetn Q=soc.cpu.pcpi_mul.rd[9] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[10] E=resetn Q=soc.cpu.pcpi_mul.rd[10] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[11] E=resetn Q=soc.cpu.pcpi_mul.rd[11] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[12] E=resetn Q=soc.cpu.pcpi_mul.rd[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[13] E=resetn Q=soc.cpu.pcpi_mul.rd[13] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[14] E=resetn Q=soc.cpu.pcpi_mul.rd[14] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[15] E=resetn Q=soc.cpu.pcpi_mul.rd[15] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[16] E=resetn Q=soc.cpu.pcpi_mul.rd[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[17] E=resetn Q=soc.cpu.pcpi_mul.rd[17] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[18] E=resetn Q=soc.cpu.pcpi_mul.rd[18] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[19] E=resetn Q=soc.cpu.pcpi_mul.rd[19] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[20] E=resetn Q=soc.cpu.pcpi_mul.rd[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[21] E=resetn Q=soc.cpu.pcpi_mul.rd[21] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[22] E=resetn Q=soc.cpu.pcpi_mul.rd[22] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[23] E=resetn Q=soc.cpu.pcpi_mul.rd[23] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[24] E=resetn Q=soc.cpu.pcpi_mul.rd[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[25] E=resetn Q=soc.cpu.pcpi_mul.rd[25] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[26] E=resetn Q=soc.cpu.pcpi_mul.rd[26] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[27] E=resetn Q=soc.cpu.pcpi_mul.rd[27] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[28] E=resetn Q=soc.cpu.pcpi_mul.rd[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[29] E=resetn Q=soc.cpu.pcpi_mul.rd[29] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[30] E=resetn Q=soc.cpu.pcpi_mul.rd[30] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[31] E=resetn Q=soc.cpu.pcpi_mul.rd[31] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[32] E=resetn Q=soc.cpu.pcpi_mul.rd[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[33] E=resetn Q=soc.cpu.pcpi_mul.rd[33] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[34] E=resetn Q=soc.cpu.pcpi_mul.rd[34] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[35] E=resetn Q=soc.cpu.pcpi_mul.rd[35] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[36] E=resetn Q=soc.cpu.pcpi_mul.rd[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[37] E=resetn Q=soc.cpu.pcpi_mul.rd[37] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[38] E=resetn Q=soc.cpu.pcpi_mul.rd[38] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[39] E=resetn Q=soc.cpu.pcpi_mul.rd[39] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[40] E=resetn Q=soc.cpu.pcpi_mul.rd[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[41] E=resetn Q=soc.cpu.pcpi_mul.rd[41] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[42] E=resetn Q=soc.cpu.pcpi_mul.rd[42] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[43] E=resetn Q=soc.cpu.pcpi_mul.rd[43] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[44] E=resetn Q=soc.cpu.pcpi_mul.rd[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[45] E=resetn Q=soc.cpu.pcpi_mul.rd[45] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[46] E=resetn Q=soc.cpu.pcpi_mul.rd[46] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[47] E=resetn Q=soc.cpu.pcpi_mul.rd[47] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[48] E=resetn Q=soc.cpu.pcpi_mul.rd[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[49] E=resetn Q=soc.cpu.pcpi_mul.rd[49] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[50] E=resetn Q=soc.cpu.pcpi_mul.rd[50] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[51] E=resetn Q=soc.cpu.pcpi_mul.rd[51] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[52] E=resetn Q=soc.cpu.pcpi_mul.rd[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[53] E=resetn Q=soc.cpu.pcpi_mul.rd[53] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[54] E=resetn Q=soc.cpu.pcpi_mul.rd[54] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[55] E=resetn Q=soc.cpu.pcpi_mul.rd[55] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[56] E=resetn Q=soc.cpu.pcpi_mul.rd[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[57] E=resetn Q=soc.cpu.pcpi_mul.rd[57] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[58] E=resetn Q=soc.cpu.pcpi_mul.rd[58] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[59] E=resetn Q=soc.cpu.pcpi_mul.rd[59] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[60] E=resetn Q=soc.cpu.pcpi_mul.rd[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[61] E=resetn Q=soc.cpu.pcpi_mul.rd[61] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[62] E=resetn Q=soc.cpu.pcpi_mul.rd[62] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[63] E=resetn Q=soc.cpu.pcpi_mul.rd[63] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.reg_op2[0] E=resetn Q=soc.cpu.pcpi_mul.rs2[0] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72767
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[1] E=resetn Q=soc.cpu.pcpi_mul.rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[2] E=resetn Q=soc.cpu.pcpi_mul.rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[3] E=resetn Q=soc.cpu.pcpi_mul.rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[4] E=resetn Q=soc.cpu.pcpi_mul.rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[5] E=resetn Q=soc.cpu.pcpi_mul.rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[6] E=resetn Q=soc.cpu.pcpi_mul.rs2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[7] E=resetn Q=soc.cpu.pcpi_mul.rs2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[8] E=resetn Q=soc.cpu.pcpi_mul.rs2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[9] E=resetn Q=soc.cpu.pcpi_mul.rs2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[10] E=resetn Q=soc.cpu.pcpi_mul.rs2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[11] E=resetn Q=soc.cpu.pcpi_mul.rs2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[12] E=resetn Q=soc.cpu.pcpi_mul.rs2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[13] E=resetn Q=soc.cpu.pcpi_mul.rs2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[14] E=resetn Q=soc.cpu.pcpi_mul.rs2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[15] E=resetn Q=soc.cpu.pcpi_mul.rs2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[16] E=resetn Q=soc.cpu.pcpi_mul.rs2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[17] E=resetn Q=soc.cpu.pcpi_mul.rs2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[18] E=resetn Q=soc.cpu.pcpi_mul.rs2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[19] E=resetn Q=soc.cpu.pcpi_mul.rs2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[20] E=resetn Q=soc.cpu.pcpi_mul.rs2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[21] E=resetn Q=soc.cpu.pcpi_mul.rs2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[22] E=resetn Q=soc.cpu.pcpi_mul.rs2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[23] E=resetn Q=soc.cpu.pcpi_mul.rs2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[24] E=resetn Q=soc.cpu.pcpi_mul.rs2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[25] E=resetn Q=soc.cpu.pcpi_mul.rs2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[26] E=resetn Q=soc.cpu.pcpi_mul.rs2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[27] E=resetn Q=soc.cpu.pcpi_mul.rs2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[28] E=resetn Q=soc.cpu.pcpi_mul.rs2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[29] E=resetn Q=soc.cpu.pcpi_mul.rs2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[30] E=resetn Q=soc.cpu.pcpi_mul.rs2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[31] E=resetn Q=soc.cpu.pcpi_mul.rs2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[32] E=resetn Q=soc.cpu.pcpi_mul.rs2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[33] E=resetn Q=soc.cpu.pcpi_mul.rs2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[34] E=resetn Q=soc.cpu.pcpi_mul.rs2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[35] E=resetn Q=soc.cpu.pcpi_mul.rs2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[36] E=resetn Q=soc.cpu.pcpi_mul.rs2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[37] E=resetn Q=soc.cpu.pcpi_mul.rs2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[38] E=resetn Q=soc.cpu.pcpi_mul.rs2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[39] E=resetn Q=soc.cpu.pcpi_mul.rs2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[40] E=resetn Q=soc.cpu.pcpi_mul.rs2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[41] E=resetn Q=soc.cpu.pcpi_mul.rs2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[42] E=resetn Q=soc.cpu.pcpi_mul.rs2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[43] E=resetn Q=soc.cpu.pcpi_mul.rs2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[44] E=resetn Q=soc.cpu.pcpi_mul.rs2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[45] E=resetn Q=soc.cpu.pcpi_mul.rs2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[46] E=resetn Q=soc.cpu.pcpi_mul.rs2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[47] E=resetn Q=soc.cpu.pcpi_mul.rs2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[48] E=resetn Q=soc.cpu.pcpi_mul.rs2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[49] E=resetn Q=soc.cpu.pcpi_mul.rs2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[50] E=resetn Q=soc.cpu.pcpi_mul.rs2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[51] E=resetn Q=soc.cpu.pcpi_mul.rs2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[52] E=resetn Q=soc.cpu.pcpi_mul.rs2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[53] E=resetn Q=soc.cpu.pcpi_mul.rs2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[54] E=resetn Q=soc.cpu.pcpi_mul.rs2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[55] E=resetn Q=soc.cpu.pcpi_mul.rs2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[56] E=resetn Q=soc.cpu.pcpi_mul.rs2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[57] E=resetn Q=soc.cpu.pcpi_mul.rs2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[58] E=resetn Q=soc.cpu.pcpi_mul.rs2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[59] E=resetn Q=soc.cpu.pcpi_mul.rs2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[60] E=resetn Q=soc.cpu.pcpi_mul.rs2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[61] E=resetn Q=soc.cpu.pcpi_mul.rs2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[62] E=resetn Q=soc.cpu.pcpi_mul.rs2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7255[63] E=resetn Q=soc.cpu.pcpi_mul.rs2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[0] E=resetn Q=soc.cpu.pcpi_mul.rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[1] E=resetn Q=soc.cpu.pcpi_mul.rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[2] E=resetn Q=soc.cpu.pcpi_mul.rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[3] E=resetn Q=soc.cpu.pcpi_mul.rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[4] E=resetn Q=soc.cpu.pcpi_mul.rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[5] E=resetn Q=soc.cpu.pcpi_mul.rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[6] E=resetn Q=soc.cpu.pcpi_mul.rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[7] E=resetn Q=soc.cpu.pcpi_mul.rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[8] E=resetn Q=soc.cpu.pcpi_mul.rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[9] E=resetn Q=soc.cpu.pcpi_mul.rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[10] E=resetn Q=soc.cpu.pcpi_mul.rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[11] E=resetn Q=soc.cpu.pcpi_mul.rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[12] E=resetn Q=soc.cpu.pcpi_mul.rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[13] E=resetn Q=soc.cpu.pcpi_mul.rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[14] E=resetn Q=soc.cpu.pcpi_mul.rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[15] E=resetn Q=soc.cpu.pcpi_mul.rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[16] E=resetn Q=soc.cpu.pcpi_mul.rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[17] E=resetn Q=soc.cpu.pcpi_mul.rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[18] E=resetn Q=soc.cpu.pcpi_mul.rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[19] E=resetn Q=soc.cpu.pcpi_mul.rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[20] E=resetn Q=soc.cpu.pcpi_mul.rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[21] E=resetn Q=soc.cpu.pcpi_mul.rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[22] E=resetn Q=soc.cpu.pcpi_mul.rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[23] E=resetn Q=soc.cpu.pcpi_mul.rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[24] E=resetn Q=soc.cpu.pcpi_mul.rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[25] E=resetn Q=soc.cpu.pcpi_mul.rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[26] E=resetn Q=soc.cpu.pcpi_mul.rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[27] E=resetn Q=soc.cpu.pcpi_mul.rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[28] E=resetn Q=soc.cpu.pcpi_mul.rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[29] E=resetn Q=soc.cpu.pcpi_mul.rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[30] E=resetn Q=soc.cpu.pcpi_mul.rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[31] E=resetn Q=soc.cpu.pcpi_mul.rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[32] E=resetn Q=soc.cpu.pcpi_mul.rs1[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[33] E=resetn Q=soc.cpu.pcpi_mul.rs1[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[34] E=resetn Q=soc.cpu.pcpi_mul.rs1[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[35] E=resetn Q=soc.cpu.pcpi_mul.rs1[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[36] E=resetn Q=soc.cpu.pcpi_mul.rs1[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[37] E=resetn Q=soc.cpu.pcpi_mul.rs1[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[38] E=resetn Q=soc.cpu.pcpi_mul.rs1[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[39] E=resetn Q=soc.cpu.pcpi_mul.rs1[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[40] E=resetn Q=soc.cpu.pcpi_mul.rs1[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[41] E=resetn Q=soc.cpu.pcpi_mul.rs1[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[42] E=resetn Q=soc.cpu.pcpi_mul.rs1[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[43] E=resetn Q=soc.cpu.pcpi_mul.rs1[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[44] E=resetn Q=soc.cpu.pcpi_mul.rs1[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[45] E=resetn Q=soc.cpu.pcpi_mul.rs1[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[46] E=resetn Q=soc.cpu.pcpi_mul.rs1[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[47] E=resetn Q=soc.cpu.pcpi_mul.rs1[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[48] E=resetn Q=soc.cpu.pcpi_mul.rs1[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[49] E=resetn Q=soc.cpu.pcpi_mul.rs1[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[50] E=resetn Q=soc.cpu.pcpi_mul.rs1[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[51] E=resetn Q=soc.cpu.pcpi_mul.rs1[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[52] E=resetn Q=soc.cpu.pcpi_mul.rs1[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[53] E=resetn Q=soc.cpu.pcpi_mul.rs1[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[54] E=resetn Q=soc.cpu.pcpi_mul.rs1[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[55] E=resetn Q=soc.cpu.pcpi_mul.rs1[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[56] E=resetn Q=soc.cpu.pcpi_mul.rs1[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[57] E=resetn Q=soc.cpu.pcpi_mul.rs1[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[58] E=resetn Q=soc.cpu.pcpi_mul.rs1[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[59] E=resetn Q=soc.cpu.pcpi_mul.rs1[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[60] E=resetn Q=soc.cpu.pcpi_mul.rs1[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[61] E=resetn Q=soc.cpu.pcpi_mul.rs1[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7257[62] E=resetn Q=soc.cpu.pcpi_mul.rs1[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7256[63] E=resetn Q=soc.cpu.pcpi_mul.rs1[63] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72767
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[15] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[20] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[21] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[22] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[23] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[24] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[25] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[26] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[27] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[28] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[29] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[30] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7260[31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538 Q=soc.cpu.pcpi_mul.pcpi_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[0] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[1] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[2] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[3] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[4] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[5] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[6] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[7] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[8] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[9] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[10] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[11] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[12] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[13] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[14] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[15] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8359[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15] R=$abc$72873$auto$simplemap.cc:256:simplemap_eqne$26312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[16] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[17] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[18] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[19] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[20] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[21] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[22] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[23] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[24] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[25] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[26] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[27] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[28] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[29] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[30] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[31] Q=$abc$72873$auto$memory_bram.cc:838:replace_cell$8442[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[0] Q=soc.spimemio.xfer.xfer_tag_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[1] Q=soc.spimemio.xfer.xfer_tag_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[2] Q=soc.spimemio.xfer.xfer_tag_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[3] Q=soc.spimemio.xfer.xfer_tag_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_ddr Q=soc.spimemio.xfer.xfer_ddr_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$72873$auto$wreduce.cc:454:run$7269[0] Q=soc.spimemio.xfer.last_fetch S=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=soc.spimemio.xfer.next_fetch Q=soc.spimemio.xfer.fetch S=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_tag[0] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_tag[1] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_tag[2] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_tag[3] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_rd E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_rd R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_qspi E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_qspi R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[0] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784 Q=soc.spimemio.xfer.dummy_count[0] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784 Q=soc.spimemio.xfer.dummy_count[1] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784 Q=soc.spimemio.xfer.dummy_count[2] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5928_Y[3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784 Q=soc.spimemio.xfer.dummy_count[3] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66875 Q=soc.spimemio.xfer.count[0] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926 Q=soc.spimemio.xfer.count[1] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926 Q=soc.spimemio.xfer.count[2] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5938_Y[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926 Q=soc.spimemio.xfer.count[3] R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078 Q=soc.spimemio.xfer.ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078 Q=soc.spimemio.xfer.ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199 Q=soc.spimemio.xfer.ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199 Q=soc.spimemio.xfer.ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199 Q=soc.spimemio.xfer.ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199 Q=soc.spimemio.xfer.ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199 Q=soc.spimemio.xfer.ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199 Q=soc.spimemio.xfer.ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619 Q=soc.spimemio.xfer.obuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619 Q=soc.spimemio.xfer.obuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756 Q=soc.spimemio.xfer.obuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756 Q=soc.spimemio.xfer.obuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756 Q=soc.spimemio.xfer.obuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756 Q=soc.spimemio.xfer.obuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756 Q=soc.spimemio.xfer.obuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7] E=$abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756 Q=soc.spimemio.xfer.obuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_ddr E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_ddr R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_dspi E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.xfer_dspi R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72873$techmap\soc.spimemio.xfer.$procmux$5976_Y E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66849 Q=soc.spimemio.xfer.flash_clk R=$abc$72873$auto$rtlil.cc:1981:NotGate$72771
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$rtlil.cc:1981:NotGate$72771 E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730 Q=soc.spimemio.xfer.flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:283|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70465[2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][1] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][2] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][3] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][4] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][5] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][6] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][7] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][8] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][9] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][10] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][11] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][12] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][13] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][14] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][15] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][16] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][17] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][18] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][19] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][20] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][21] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][22] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][23] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][24] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][25] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][26] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][27] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][28] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][29] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][30] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][31] E=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211 Q=clock.counterO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72873$auto$simplemap.cc:309:simplemap_lut$70446[2] Q=clock.counterI[0] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[1] Q=clock.counterI[1] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[2] Q=clock.counterI[2] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[3] Q=clock.counterI[3] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[4] Q=clock.counterI[4] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[5] Q=clock.counterI[5] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[6] Q=clock.counterI[6] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[7] Q=clock.counterI[7] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[8] Q=clock.counterI[8] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[9] Q=clock.counterI[9] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[10] Q=clock.counterI[10] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[11] Q=clock.counterI[11] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[12] Q=clock.counterI[12] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[13] Q=clock.counterI[13] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[14] Q=clock.counterI[14] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[15] Q=clock.counterI[15] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[16] Q=clock.counterI[16] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[17] Q=clock.counterI[17] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[18] Q=clock.counterI[18] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[19] Q=clock.counterI[19] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[20] Q=clock.counterI[20] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[21] Q=clock.counterI[21] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[22] Q=clock.counterI[22] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[23] Q=clock.counterI[23] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[24] Q=clock.counterI[24] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[25] Q=clock.counterI[25] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[26] Q=clock.counterI[26] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[27] Q=clock.counterI[27] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[28] Q=clock.counterI[28] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[29] Q=clock.counterI[29] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[30] Q=clock.counterI[30] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[31] Q=clock.counterI[31] R=$abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:224|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_IO D_IN_0=flash_io0_di D_OUT_0=flash_io0_do OUTPUT_ENABLE=flash_io0_oe PACKAGE_PIN=flash_io0
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:81"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io1_di D_OUT_0=flash_io1_do OUTPUT_ENABLE=flash_io1_oe PACKAGE_PIN=flash_io1
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:81"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io2_di D_OUT_0=flash_io2_do OUTPUT_ENABLE=flash_io2_oe PACKAGE_PIN=flash_io2
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:81"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io3_di D_OUT_0=flash_io3_do OUTPUT_ENABLE=flash_io3_oe PACKAGE_PIN=flash_io3
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:81"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[1]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[2]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[3]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[4]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[5]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[6]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[7]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[8]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[9]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[10]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[11]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[12]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[13]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[14]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[15]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 RADDR[0]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[0] RDATA[1]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[1] RDATA[2]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[2] RDATA[3]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[3] RDATA[4]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[4] RDATA[5]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[5] RDATA[6]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[6] RDATA[7]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[7] RDATA[8]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[8] RDATA[9]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[9] RDATA[10]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[10] RDATA[11]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[11] RDATA[12]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[12] RDATA[13]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[13] RDATA[14]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[14] RDATA[15]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8362[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[1]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[2]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[3]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[4]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[5]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[6]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[7]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[8]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[9]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[10]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[11]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[12]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[13]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[14]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[15]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 RADDR[0]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[0] RDATA[1]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[1] RDATA[2]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[2] RDATA[3]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[3] RDATA[4]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[4] RDATA[5]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[5] RDATA[6]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[6] RDATA[7]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[7] RDATA[8]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[8] RDATA[9]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[9] RDATA[10]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[10] RDATA[11]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[11] RDATA[12]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[12] RDATA[13]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[13] RDATA[14]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[14] RDATA[15]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8401[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[1]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[2]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[3]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[4]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[5]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[6]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[7]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[8]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[9]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[10]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[11]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[12]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[13]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[14]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[15]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 RADDR[0]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[0] RDATA[1]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[1] RDATA[2]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[2] RDATA[3]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[3] RDATA[4]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[4] RDATA[5]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[5] RDATA[6]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[6] RDATA[7]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[7] RDATA[8]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[8] RDATA[9]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[9] RDATA[10]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[10] RDATA[11]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[11] RDATA[12]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[12] RDATA[13]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[13] RDATA[14]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[14] RDATA[15]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8445[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[1]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[2]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[3]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[4]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[5]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[6]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[7]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[8]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[9]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[10]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[11]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[12]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[13]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[14]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 MASK[15]=$abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588 RADDR[0]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[0] RDATA[1]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[1] RDATA[2]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[2] RDATA[3]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[3] RDATA[4]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[4] RDATA[5]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[5] RDATA[6]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[6] RDATA[7]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[7] RDATA[8]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[8] RDATA[9]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[9] RDATA[10]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[10] RDATA[11]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[11] RDATA[12]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[12] RDATA[13]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[13] RDATA[14]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[14] RDATA[15]=$abc$72873$auto$memory_bram.cc:926:replace_cell$8484[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[0] RDATA[4]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[1] RDATA[12]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap8547\soc.memory.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[2] RDATA[4]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[3] RDATA[12]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap8548\soc.memory.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[0] RDATA[1]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[1] RDATA[2]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[20] RDATA[4]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[4] RDATA[5]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[5] RDATA[6]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[6] RDATA[7]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[7] RDATA[8]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[8] RDATA[9]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[9] RDATA[10]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[21] RDATA[12]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[12] RDATA[13]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[13] RDATA[14]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[14] RDATA[15]=$techmap8554\soc.memory.mem.10.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[20] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[21] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[0] RDATA[1]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[1] RDATA[2]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[22] RDATA[4]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[4] RDATA[5]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[5] RDATA[6]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[6] RDATA[7]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[7] RDATA[8]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[8] RDATA[9]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[9] RDATA[10]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[23] RDATA[12]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[12] RDATA[13]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[13] RDATA[14]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[14] RDATA[15]=$techmap8555\soc.memory.mem.11.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[22] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[23] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[0] RDATA[1]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[1] RDATA[2]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[24] RDATA[4]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[4] RDATA[5]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[5] RDATA[6]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[6] RDATA[7]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[7] RDATA[8]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[8] RDATA[9]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[9] RDATA[10]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[25] RDATA[12]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[12] RDATA[13]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[13] RDATA[14]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[14] RDATA[15]=$techmap8557\soc.memory.mem.12.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[24] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[25] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[0] RDATA[1]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[1] RDATA[2]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[26] RDATA[4]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[4] RDATA[5]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[5] RDATA[6]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[6] RDATA[7]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[7] RDATA[8]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[8] RDATA[9]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[9] RDATA[10]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[27] RDATA[12]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[12] RDATA[13]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[13] RDATA[14]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[14] RDATA[15]=$techmap8558\soc.memory.mem.13.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[26] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[27] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[0] RDATA[1]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[1] RDATA[2]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[28] RDATA[4]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[4] RDATA[5]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[5] RDATA[6]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[6] RDATA[7]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[7] RDATA[8]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[8] RDATA[9]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[9] RDATA[10]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[29] RDATA[12]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[12] RDATA[13]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[13] RDATA[14]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[14] RDATA[15]=$techmap8559\soc.memory.mem.14.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[28] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[29] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[0] RDATA[1]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[1] RDATA[2]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[30] RDATA[4]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[4] RDATA[5]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[5] RDATA[6]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[6] RDATA[7]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[7] RDATA[8]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[8] RDATA[9]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[9] RDATA[10]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[31] RDATA[12]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[12] RDATA[13]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[13] RDATA[14]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[14] RDATA[15]=$techmap8560\soc.memory.mem.15.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[30] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[31] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[4] RDATA[4]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[5] RDATA[12]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap8563\soc.memory.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[6] RDATA[4]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[7] RDATA[12]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap8564\soc.memory.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[0] RDATA[1]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[1] RDATA[2]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[8] RDATA[4]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[4] RDATA[5]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[5] RDATA[6]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[6] RDATA[7]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[7] RDATA[8]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[8] RDATA[9]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[9] RDATA[10]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[9] RDATA[12]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[12] RDATA[13]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[13] RDATA[14]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[14] RDATA[15]=$techmap8546\soc.memory.mem.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[8] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[9] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[0] RDATA[1]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[1] RDATA[2]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[10] RDATA[4]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[4] RDATA[5]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[5] RDATA[6]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[6] RDATA[7]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[7] RDATA[8]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[8] RDATA[9]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[9] RDATA[10]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[11] RDATA[12]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[12] RDATA[13]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[13] RDATA[14]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[14] RDATA[15]=$techmap8549\soc.memory.mem.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[10] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[11] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[0] RDATA[1]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[1] RDATA[2]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[12] RDATA[4]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[4] RDATA[5]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[5] RDATA[6]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[6] RDATA[7]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[7] RDATA[8]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[8] RDATA[9]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[9] RDATA[10]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[13] RDATA[12]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[12] RDATA[13]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[13] RDATA[14]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[14] RDATA[15]=$techmap8550\soc.memory.mem.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[12] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[13] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[0] RDATA[1]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[1] RDATA[2]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[14] RDATA[4]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[4] RDATA[5]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[5] RDATA[6]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[6] RDATA[7]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[7] RDATA[8]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[8] RDATA[9]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[9] RDATA[10]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[15] RDATA[12]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[12] RDATA[13]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[13] RDATA[14]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[14] RDATA[15]=$techmap8551\soc.memory.mem.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[14] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[15] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[0] RDATA[1]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[1] RDATA[2]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[16] RDATA[4]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[4] RDATA[5]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[5] RDATA[6]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[6] RDATA[7]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[7] RDATA[8]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[8] RDATA[9]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[9] RDATA[10]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[17] RDATA[12]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[12] RDATA[13]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[13] RDATA[14]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[14] RDATA[15]=$techmap8552\soc.memory.mem.8.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[16] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[17] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[0] RDATA[1]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[1] RDATA[2]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[18] RDATA[4]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[4] RDATA[5]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[5] RDATA[6]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[6] RDATA[7]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[7] RDATA[8]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[8] RDATA[9]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[9] RDATA[10]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[19] RDATA[12]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[12] RDATA[13]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[13] RDATA[14]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[14] RDATA[15]=$techmap8553\soc.memory.mem.9.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[18] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[19] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.names $true $auto$alumacc.cc:474:replace_alu$7401.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7412.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7417.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7428.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7450.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0] $auto$alumacc.cc:474:replace_alu$7450.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7461.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7461.C[1]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25] $auto$alumacc.cc:474:replace_alu$7461.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7466.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0] $auto$alumacc.cc:474:replace_alu$7466.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7479.C[8]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8] $auto$alumacc.cc:474:replace_alu$7479.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7490.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0] $auto$alumacc.cc:474:replace_alu$7490.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7495.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7508.C[8]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8] $auto$alumacc.cc:474:replace_alu$7508.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7519.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0] $auto$alumacc.cc:474:replace_alu$7519.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7524.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7537.C[8]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8] $auto$alumacc.cc:474:replace_alu$7537.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7548.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0] $auto$alumacc.cc:474:replace_alu$7548.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7553.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7566.C[8]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8] $auto$alumacc.cc:474:replace_alu$7566.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7577.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0] $auto$alumacc.cc:474:replace_alu$7577.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7582.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7595.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7598.C[0]
1 1
.names clock.counterI[0] $auto$alumacc.cc:474:replace_alu$7598.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7601.C[0]
1 1
.names clock.counterO[0] $auto$alumacc.cc:474:replace_alu$7601.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7604.C[0]
1 1
.names encoderL.encoderCounter[0] $auto$alumacc.cc:474:replace_alu$7604.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7607.C[0]
1 1
.names encoderL.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7607.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7610.C[0]
1 1
.names encoderL.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7610.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7613.C[0]
1 1
.names encoderR.encoderCounter[0] $auto$alumacc.cc:474:replace_alu$7613.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7616.C[0]
1 1
.names encoderR.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7616.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7619.C[0]
1 1
.names encoderR.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7619.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7622.C[0]
1 1
.names pwmDB.counterI[0] $auto$alumacc.cc:474:replace_alu$7622.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7625.C[0]
1 1
.names pwmDB.count_temp[0] $auto$alumacc.cc:474:replace_alu$7625.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7628.C[0]
1 1
.names pwmDF.counterI[0] $auto$alumacc.cc:474:replace_alu$7628.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7631.C[0]
1 1
.names pwmDF.count_temp[0] $auto$alumacc.cc:474:replace_alu$7631.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7634.C[0]
1 1
.names pwmIB.counterI[0] $auto$alumacc.cc:474:replace_alu$7634.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7637.C[0]
1 1
.names pwmIB.count_temp[0] $auto$alumacc.cc:474:replace_alu$7637.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7640.C[0]
1 1
.names pwmIF.counterI[0] $auto$alumacc.cc:474:replace_alu$7640.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7643.C[0]
1 1
.names pwmIF.count_temp[0] $auto$alumacc.cc:474:replace_alu$7643.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7646.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7649.C[0]
1 1
.names soc.cpu.count_cycle[0] $auto$alumacc.cc:474:replace_alu$7649.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7652.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7655.C[0]
1 1
.names soc.cpu.count_instr[0] $auto$alumacc.cc:474:replace_alu$7655.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7658.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7661.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7664.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7667.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7676.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7676.C[31] $auto$alumacc.cc:474:replace_alu$7676.C[31]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7683.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7686.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7693.C[0]
1 1
.names soc.cpu.pcpi_timeout_counter[0] $auto$alumacc.cc:474:replace_alu$7693.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7696.C[0]
1 1
.names soc.cpu.timer[0] $auto$alumacc.cc:474:replace_alu$7696.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7705.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0] $auto$alumacc.cc:474:replace_alu$7705.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7708.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0] $auto$alumacc.cc:474:replace_alu$7708.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7711.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0] $auto$alumacc.cc:474:replace_alu$7711.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7714.C[0]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0] $auto$alumacc.cc:474:replace_alu$7714.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7717.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7720.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7723.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7729.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7732.C[0]
1 1
.names soc.spimemio.rd_addr[2] $auto$alumacc.cc:474:replace_alu$7732.C[1]
1 1
.names $abc$72873$auto$alumacc.cc:474:replace_alu$7732.C[22] $auto$alumacc.cc:474:replace_alu$7732.C[22]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7735.C[0]
1 1
.names soc.simpleuart.send_bitcnt[0] $auto$alumacc.cc:474:replace_alu$7735.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7738.C[0]
1 1
.names soc.simpleuart.recv_state[0] $auto$alumacc.cc:474:replace_alu$7738.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7741.C[0]
1 1
.names soc.simpleuart.recv_divcnt[0] $auto$alumacc.cc:474:replace_alu$7741.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7744.C[0]
1 1
.names soc.simpleuart.send_divcnt[0] $auto$alumacc.cc:474:replace_alu$7744.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7747.C[0]
1 1
.names soc.cpu.pcpi_mul.mul_counter[0] $auto$alumacc.cc:474:replace_alu$7747.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$14276.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$14276.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$25957.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$25957.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$25986.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$25986.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$25993.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$25993.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26001.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26001.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26008.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26008.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26015.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26015.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26023.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26023.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26048.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26048.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26055.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26055.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26063.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26063.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26090.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26090.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26097.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26097.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26105.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26105.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26112.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26112.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26141.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26141.C[1]
1 1
.names $abc$72873$auto$simplemap.cc:309:simplemap_lut$70793[0] $auto$wreduce.cc:454:run$7244[0]
1 1
.names $abc$72873$auto$simplemap.cc:309:simplemap_lut$71021[0] $auto$wreduce.cc:454:run$7258[0]
1 1
.names $abc$72873$auto$wreduce.cc:454:run$7258[5] $auto$wreduce.cc:454:run$7258[5]
1 1
.names soc.memory.rdata[8] $techmap8546\soc.memory.mem.4.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[9] $techmap8546\soc.memory.mem.4.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[0] $techmap8547\soc.memory.mem.0.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[1] $techmap8547\soc.memory.mem.0.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[2] $techmap8548\soc.memory.mem.1.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[3] $techmap8548\soc.memory.mem.1.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[10] $techmap8549\soc.memory.mem.5.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[11] $techmap8549\soc.memory.mem.5.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[12] $techmap8550\soc.memory.mem.6.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[13] $techmap8550\soc.memory.mem.6.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[14] $techmap8551\soc.memory.mem.7.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[15] $techmap8551\soc.memory.mem.7.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[16] $techmap8552\soc.memory.mem.8.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[17] $techmap8552\soc.memory.mem.8.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[18] $techmap8553\soc.memory.mem.9.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[19] $techmap8553\soc.memory.mem.9.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[20] $techmap8554\soc.memory.mem.10.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[21] $techmap8554\soc.memory.mem.10.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[22] $techmap8555\soc.memory.mem.11.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[23] $techmap8555\soc.memory.mem.11.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[24] $techmap8557\soc.memory.mem.12.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[25] $techmap8557\soc.memory.mem.12.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[26] $techmap8558\soc.memory.mem.13.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[27] $techmap8558\soc.memory.mem.13.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[28] $techmap8559\soc.memory.mem.14.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[29] $techmap8559\soc.memory.mem.14.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[30] $techmap8560\soc.memory.mem.15.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[31] $techmap8560\soc.memory.mem.15.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[4] $techmap8563\soc.memory.mem.2.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[5] $techmap8563\soc.memory.mem.2.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[6] $techmap8564\soc.memory.mem.3.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[7] $techmap8564\soc.memory.mem.3.0.0.A1DATA_16[11]
1 1
.names $abc$72873$auto$simplemap.cc:309:simplemap_lut$70465[2] $techmap\clock.$0\counterO[31:0][0]
1 1
.names $abc$72873$auto$simplemap.cc:309:simplemap_lut$70446[2] $techmap\clock.$add$clock.v:17$1136_Y[0]
1 1
.names $abc$72873$auto$simplemap.cc:309:simplemap_lut$70750[2] $techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[0]
1 1
.names $abc$72873$auto$simplemap.cc:309:simplemap_lut$70769[2] $techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[0]
1 1
.names clk_16mhz clk
1 1
.names clk_16mhz clock.clk
1 1
.names clock.counterO[0] clock.clock_out[0]
1 1
.names clock.counterO[1] clock.clock_out[1]
1 1
.names clock.counterO[2] clock.clock_out[2]
1 1
.names clock.counterO[3] clock.clock_out[3]
1 1
.names clock.counterO[4] clock.clock_out[4]
1 1
.names clock.counterO[5] clock.clock_out[5]
1 1
.names clock.counterO[6] clock.clock_out[6]
1 1
.names clock.counterO[7] clock.clock_out[7]
1 1
.names clock.counterO[8] clock.clock_out[8]
1 1
.names clock.counterO[9] clock.clock_out[9]
1 1
.names clock.counterO[10] clock.clock_out[10]
1 1
.names clock.counterO[11] clock.clock_out[11]
1 1
.names clock.counterO[12] clock.clock_out[12]
1 1
.names clock.counterO[13] clock.clock_out[13]
1 1
.names clock.counterO[14] clock.clock_out[14]
1 1
.names clock.counterO[15] clock.clock_out[15]
1 1
.names clock.counterO[16] clock.clock_out[16]
1 1
.names clock.counterO[17] clock.clock_out[17]
1 1
.names clock.counterO[18] clock.clock_out[18]
1 1
.names clock.counterO[19] clock.clock_out[19]
1 1
.names clock.counterO[20] clock.clock_out[20]
1 1
.names clock.counterO[21] clock.clock_out[21]
1 1
.names clock.counterO[22] clock.clock_out[22]
1 1
.names clock.counterO[23] clock.clock_out[23]
1 1
.names clock.counterO[24] clock.clock_out[24]
1 1
.names clock.counterO[25] clock.clock_out[25]
1 1
.names clock.counterO[26] clock.clock_out[26]
1 1
.names clock.counterO[27] clock.clock_out[27]
1 1
.names clock.counterO[28] clock.clock_out[28]
1 1
.names clock.counterO[29] clock.clock_out[29]
1 1
.names clock.counterO[30] clock.clock_out[30]
1 1
.names clock.counterO[31] clock.clock_out[31]
1 1
.names resetn clock.resetn
1 1
.names $false clockO[0]
1 1
.names $false clockO[1]
1 1
.names $false clockO[2]
1 1
.names $false clockO[3]
1 1
.names $false clockO[4]
1 1
.names $false clockO[5]
1 1
.names $false clockO[6]
1 1
.names $false clockO[7]
1 1
.names $false clockO[8]
1 1
.names $false clockO[9]
1 1
.names $false clockO[10]
1 1
.names $false clockO[11]
1 1
.names $false clockO[12]
1 1
.names $false clockO[13]
1 1
.names $false clockO[14]
1 1
.names $false clockO[15]
1 1
.names $false clockO[16]
1 1
.names $false clockO[17]
1 1
.names $false clockO[18]
1 1
.names $false clockO[19]
1 1
.names $false clockO[20]
1 1
.names $false clockO[21]
1 1
.names $false clockO[22]
1 1
.names $false clockO[23]
1 1
.names $false clockO[24]
1 1
.names $false clockO[25]
1 1
.names $false clockO[26]
1 1
.names $false clockO[27]
1 1
.names $false clockO[28]
1 1
.names $false clockO[29]
1 1
.names $false clockO[30]
1 1
.names $false clockO[31]
1 1
.names clock.counterO[0] clock_out[0]
1 1
.names clock.counterO[1] clock_out[1]
1 1
.names clock.counterO[2] clock_out[2]
1 1
.names clock.counterO[3] clock_out[3]
1 1
.names clock.counterO[4] clock_out[4]
1 1
.names clock.counterO[5] clock_out[5]
1 1
.names clock.counterO[6] clock_out[6]
1 1
.names clock.counterO[7] clock_out[7]
1 1
.names clock.counterO[8] clock_out[8]
1 1
.names clock.counterO[9] clock_out[9]
1 1
.names clock.counterO[10] clock_out[10]
1 1
.names clock.counterO[11] clock_out[11]
1 1
.names clock.counterO[12] clock_out[12]
1 1
.names clock.counterO[13] clock_out[13]
1 1
.names clock.counterO[14] clock_out[14]
1 1
.names clock.counterO[15] clock_out[15]
1 1
.names clock.counterO[16] clock_out[16]
1 1
.names clock.counterO[17] clock_out[17]
1 1
.names clock.counterO[18] clock_out[18]
1 1
.names clock.counterO[19] clock_out[19]
1 1
.names clock.counterO[20] clock_out[20]
1 1
.names clock.counterO[21] clock_out[21]
1 1
.names clock.counterO[22] clock_out[22]
1 1
.names clock.counterO[23] clock_out[23]
1 1
.names clock.counterO[24] clock_out[24]
1 1
.names clock.counterO[25] clock_out[25]
1 1
.names clock.counterO[26] clock_out[26]
1 1
.names clock.counterO[27] clock_out[27]
1 1
.names clock.counterO[28] clock_out[28]
1 1
.names clock.counterO[29] clock_out[29]
1 1
.names clock.counterO[30] clock_out[30]
1 1
.names clock.counterO[31] clock_out[31]
1 1
.names clk_16mhz encoderL.clk
1 1
.names encoderDataI[0] encoderL.encoderData[0]
1 1
.names encoderDataI[1] encoderL.encoderData[1]
1 1
.names encoderDataI[2] encoderL.encoderData[2]
1 1
.names encoderDataI[3] encoderL.encoderData[3]
1 1
.names encoderDataI[4] encoderL.encoderData[4]
1 1
.names encoderDataI[5] encoderL.encoderData[5]
1 1
.names encoderDataI[6] encoderL.encoderData[6]
1 1
.names encoderDataI[7] encoderL.encoderData[7]
1 1
.names encoderDataI[8] encoderL.encoderData[8]
1 1
.names encoderDataI[9] encoderL.encoderData[9]
1 1
.names encoderDataI[10] encoderL.encoderData[10]
1 1
.names encoderDataI[11] encoderL.encoderData[11]
1 1
.names encoderDataI[12] encoderL.encoderData[12]
1 1
.names encoderDataI[13] encoderL.encoderData[13]
1 1
.names encoderDataI[14] encoderL.encoderData[14]
1 1
.names encoderDataI[15] encoderL.encoderData[15]
1 1
.names encoderDataI[16] encoderL.encoderData[16]
1 1
.names encoderDataI[17] encoderL.encoderData[17]
1 1
.names encoderDataI[18] encoderL.encoderData[18]
1 1
.names encoderDataI[19] encoderL.encoderData[19]
1 1
.names encoderDataI[20] encoderL.encoderData[20]
1 1
.names encoderDataI[21] encoderL.encoderData[21]
1 1
.names encoderDataI[22] encoderL.encoderData[22]
1 1
.names encoderDataI[23] encoderL.encoderData[23]
1 1
.names encoderDataI[24] encoderL.encoderData[24]
1 1
.names encoderDataI[25] encoderL.encoderData[25]
1 1
.names encoderDataI[26] encoderL.encoderData[26]
1 1
.names encoderDataI[27] encoderL.encoderData[27]
1 1
.names encoderDataI[28] encoderL.encoderData[28]
1 1
.names encoderDataI[29] encoderL.encoderData[29]
1 1
.names encoderDataI[30] encoderL.encoderData[30]
1 1
.names encoderDataI[31] encoderL.encoderData[31]
1 1
.names encoderL.encoderCount[0] encoderL.encoderValue[0]
1 1
.names encoderL.encoderCount[1] encoderL.encoderValue[1]
1 1
.names encoderL.encoderCount[2] encoderL.encoderValue[2]
1 1
.names encoderL.encoderCount[3] encoderL.encoderValue[3]
1 1
.names encoderL.encoderCount[4] encoderL.encoderValue[4]
1 1
.names encoderL.encoderCount[5] encoderL.encoderValue[5]
1 1
.names encoderL.encoderCount[6] encoderL.encoderValue[6]
1 1
.names encoderL.encoderCount[7] encoderL.encoderValue[7]
1 1
.names encoderL.encoderCount[8] encoderL.encoderValue[8]
1 1
.names encoderL.encoderCount[9] encoderL.encoderValue[9]
1 1
.names encoderL.encoderCount[10] encoderL.encoderValue[10]
1 1
.names encoderL.encoderCount[11] encoderL.encoderValue[11]
1 1
.names encoderL.encoderCount[12] encoderL.encoderValue[12]
1 1
.names encoderL.encoderCount[13] encoderL.encoderValue[13]
1 1
.names encoderL.encoderCount[14] encoderL.encoderValue[14]
1 1
.names encoderL.encoderCount[15] encoderL.encoderValue[15]
1 1
.names encoderL.encoderCount[16] encoderL.encoderValue[16]
1 1
.names encoderL.encoderCount[17] encoderL.encoderValue[17]
1 1
.names encoderL.encoderCount[18] encoderL.encoderValue[18]
1 1
.names encoderL.encoderCount[19] encoderL.encoderValue[19]
1 1
.names encoderL.encoderCount[20] encoderL.encoderValue[20]
1 1
.names encoderL.encoderCount[21] encoderL.encoderValue[21]
1 1
.names encoderL.encoderCount[22] encoderL.encoderValue[22]
1 1
.names encoderL.encoderCount[23] encoderL.encoderValue[23]
1 1
.names encoderL.encoderCount[24] encoderL.encoderValue[24]
1 1
.names encoderL.encoderCount[25] encoderL.encoderValue[25]
1 1
.names encoderL.encoderCount[26] encoderL.encoderValue[26]
1 1
.names encoderL.encoderCount[27] encoderL.encoderValue[27]
1 1
.names encoderL.encoderCount[28] encoderL.encoderValue[28]
1 1
.names encoderL.encoderCount[29] encoderL.encoderValue[29]
1 1
.names encoderL.encoderCount[30] encoderL.encoderValue[30]
1 1
.names encoderL.encoderCount[31] encoderL.encoderValue[31]
1 1
.names pinEncoderIB encoderL.pinEncoderB
1 1
.names pinEncoderIF encoderL.pinEncoderF
1 1
.names resetn encoderL.resetn
1 1
.names writeEncoderI encoderL.writeEncoder
1 1
.names clk_16mhz encoderR.clk
1 1
.names encoderDataD[0] encoderR.encoderData[0]
1 1
.names encoderDataD[1] encoderR.encoderData[1]
1 1
.names encoderDataD[2] encoderR.encoderData[2]
1 1
.names encoderDataD[3] encoderR.encoderData[3]
1 1
.names encoderDataD[4] encoderR.encoderData[4]
1 1
.names encoderDataD[5] encoderR.encoderData[5]
1 1
.names encoderDataD[6] encoderR.encoderData[6]
1 1
.names encoderDataD[7] encoderR.encoderData[7]
1 1
.names encoderDataD[8] encoderR.encoderData[8]
1 1
.names encoderDataD[9] encoderR.encoderData[9]
1 1
.names encoderDataD[10] encoderR.encoderData[10]
1 1
.names encoderDataD[11] encoderR.encoderData[11]
1 1
.names encoderDataD[12] encoderR.encoderData[12]
1 1
.names encoderDataD[13] encoderR.encoderData[13]
1 1
.names encoderDataD[14] encoderR.encoderData[14]
1 1
.names encoderDataD[15] encoderR.encoderData[15]
1 1
.names encoderDataD[16] encoderR.encoderData[16]
1 1
.names encoderDataD[17] encoderR.encoderData[17]
1 1
.names encoderDataD[18] encoderR.encoderData[18]
1 1
.names encoderDataD[19] encoderR.encoderData[19]
1 1
.names encoderDataD[20] encoderR.encoderData[20]
1 1
.names encoderDataD[21] encoderR.encoderData[21]
1 1
.names encoderDataD[22] encoderR.encoderData[22]
1 1
.names encoderDataD[23] encoderR.encoderData[23]
1 1
.names encoderDataD[24] encoderR.encoderData[24]
1 1
.names encoderDataD[25] encoderR.encoderData[25]
1 1
.names encoderDataD[26] encoderR.encoderData[26]
1 1
.names encoderDataD[27] encoderR.encoderData[27]
1 1
.names encoderDataD[28] encoderR.encoderData[28]
1 1
.names encoderDataD[29] encoderR.encoderData[29]
1 1
.names encoderDataD[30] encoderR.encoderData[30]
1 1
.names encoderDataD[31] encoderR.encoderData[31]
1 1
.names encoderR.encoderCount[0] encoderR.encoderValue[0]
1 1
.names encoderR.encoderCount[1] encoderR.encoderValue[1]
1 1
.names encoderR.encoderCount[2] encoderR.encoderValue[2]
1 1
.names encoderR.encoderCount[3] encoderR.encoderValue[3]
1 1
.names encoderR.encoderCount[4] encoderR.encoderValue[4]
1 1
.names encoderR.encoderCount[5] encoderR.encoderValue[5]
1 1
.names encoderR.encoderCount[6] encoderR.encoderValue[6]
1 1
.names encoderR.encoderCount[7] encoderR.encoderValue[7]
1 1
.names encoderR.encoderCount[8] encoderR.encoderValue[8]
1 1
.names encoderR.encoderCount[9] encoderR.encoderValue[9]
1 1
.names encoderR.encoderCount[10] encoderR.encoderValue[10]
1 1
.names encoderR.encoderCount[11] encoderR.encoderValue[11]
1 1
.names encoderR.encoderCount[12] encoderR.encoderValue[12]
1 1
.names encoderR.encoderCount[13] encoderR.encoderValue[13]
1 1
.names encoderR.encoderCount[14] encoderR.encoderValue[14]
1 1
.names encoderR.encoderCount[15] encoderR.encoderValue[15]
1 1
.names encoderR.encoderCount[16] encoderR.encoderValue[16]
1 1
.names encoderR.encoderCount[17] encoderR.encoderValue[17]
1 1
.names encoderR.encoderCount[18] encoderR.encoderValue[18]
1 1
.names encoderR.encoderCount[19] encoderR.encoderValue[19]
1 1
.names encoderR.encoderCount[20] encoderR.encoderValue[20]
1 1
.names encoderR.encoderCount[21] encoderR.encoderValue[21]
1 1
.names encoderR.encoderCount[22] encoderR.encoderValue[22]
1 1
.names encoderR.encoderCount[23] encoderR.encoderValue[23]
1 1
.names encoderR.encoderCount[24] encoderR.encoderValue[24]
1 1
.names encoderR.encoderCount[25] encoderR.encoderValue[25]
1 1
.names encoderR.encoderCount[26] encoderR.encoderValue[26]
1 1
.names encoderR.encoderCount[27] encoderR.encoderValue[27]
1 1
.names encoderR.encoderCount[28] encoderR.encoderValue[28]
1 1
.names encoderR.encoderCount[29] encoderR.encoderValue[29]
1 1
.names encoderR.encoderCount[30] encoderR.encoderValue[30]
1 1
.names encoderR.encoderCount[31] encoderR.encoderValue[31]
1 1
.names pinEncoderDB encoderR.pinEncoderB
1 1
.names pinEncoderDF encoderR.pinEncoderF
1 1
.names resetn encoderR.resetn
1 1
.names writeEncoderD encoderR.writeEncoder
1 1
.names encoderR.encoderCount[0] encoderValueD[0]
1 1
.names encoderR.encoderCount[1] encoderValueD[1]
1 1
.names encoderR.encoderCount[2] encoderValueD[2]
1 1
.names encoderR.encoderCount[3] encoderValueD[3]
1 1
.names encoderR.encoderCount[4] encoderValueD[4]
1 1
.names encoderR.encoderCount[5] encoderValueD[5]
1 1
.names encoderR.encoderCount[6] encoderValueD[6]
1 1
.names encoderR.encoderCount[7] encoderValueD[7]
1 1
.names encoderR.encoderCount[8] encoderValueD[8]
1 1
.names encoderR.encoderCount[9] encoderValueD[9]
1 1
.names encoderR.encoderCount[10] encoderValueD[10]
1 1
.names encoderR.encoderCount[11] encoderValueD[11]
1 1
.names encoderR.encoderCount[12] encoderValueD[12]
1 1
.names encoderR.encoderCount[13] encoderValueD[13]
1 1
.names encoderR.encoderCount[14] encoderValueD[14]
1 1
.names encoderR.encoderCount[15] encoderValueD[15]
1 1
.names encoderR.encoderCount[16] encoderValueD[16]
1 1
.names encoderR.encoderCount[17] encoderValueD[17]
1 1
.names encoderR.encoderCount[18] encoderValueD[18]
1 1
.names encoderR.encoderCount[19] encoderValueD[19]
1 1
.names encoderR.encoderCount[20] encoderValueD[20]
1 1
.names encoderR.encoderCount[21] encoderValueD[21]
1 1
.names encoderR.encoderCount[22] encoderValueD[22]
1 1
.names encoderR.encoderCount[23] encoderValueD[23]
1 1
.names encoderR.encoderCount[24] encoderValueD[24]
1 1
.names encoderR.encoderCount[25] encoderValueD[25]
1 1
.names encoderR.encoderCount[26] encoderValueD[26]
1 1
.names encoderR.encoderCount[27] encoderValueD[27]
1 1
.names encoderR.encoderCount[28] encoderValueD[28]
1 1
.names encoderR.encoderCount[29] encoderValueD[29]
1 1
.names encoderR.encoderCount[30] encoderValueD[30]
1 1
.names encoderR.encoderCount[31] encoderValueD[31]
1 1
.names encoderL.encoderCount[0] encoderValueI[0]
1 1
.names encoderL.encoderCount[1] encoderValueI[1]
1 1
.names encoderL.encoderCount[2] encoderValueI[2]
1 1
.names encoderL.encoderCount[3] encoderValueI[3]
1 1
.names encoderL.encoderCount[4] encoderValueI[4]
1 1
.names encoderL.encoderCount[5] encoderValueI[5]
1 1
.names encoderL.encoderCount[6] encoderValueI[6]
1 1
.names encoderL.encoderCount[7] encoderValueI[7]
1 1
.names encoderL.encoderCount[8] encoderValueI[8]
1 1
.names encoderL.encoderCount[9] encoderValueI[9]
1 1
.names encoderL.encoderCount[10] encoderValueI[10]
1 1
.names encoderL.encoderCount[11] encoderValueI[11]
1 1
.names encoderL.encoderCount[12] encoderValueI[12]
1 1
.names encoderL.encoderCount[13] encoderValueI[13]
1 1
.names encoderL.encoderCount[14] encoderValueI[14]
1 1
.names encoderL.encoderCount[15] encoderValueI[15]
1 1
.names encoderL.encoderCount[16] encoderValueI[16]
1 1
.names encoderL.encoderCount[17] encoderValueI[17]
1 1
.names encoderL.encoderCount[18] encoderValueI[18]
1 1
.names encoderL.encoderCount[19] encoderValueI[19]
1 1
.names encoderL.encoderCount[20] encoderValueI[20]
1 1
.names encoderL.encoderCount[21] encoderValueI[21]
1 1
.names encoderL.encoderCount[22] encoderValueI[22]
1 1
.names encoderL.encoderCount[23] encoderValueI[23]
1 1
.names encoderL.encoderCount[24] encoderValueI[24]
1 1
.names encoderL.encoderCount[25] encoderValueI[25]
1 1
.names encoderL.encoderCount[26] encoderValueI[26]
1 1
.names encoderL.encoderCount[27] encoderValueI[27]
1 1
.names encoderL.encoderCount[28] encoderValueI[28]
1 1
.names encoderL.encoderCount[29] encoderValueI[29]
1 1
.names encoderL.encoderCount[30] encoderValueI[30]
1 1
.names encoderL.encoderCount[31] encoderValueI[31]
1 1
.names soc.cpu.mem_addr[0] iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] iomem_wstrb[3]
1 1
.names pwmDB.pwm_counter pinPwmDerB
1 1
.names pwmDF.pwm_counter pinPwmDerF
1 1
.names pwmIB.pwm_counter pinPwmIzqB
1 1
.names pwmIF.pwm_counter pinPwmIzqF
1 1
.names pin_7 pinTest[0]
1 1
.names $false pinTest[1]
1 1
.names $false pinTest[2]
1 1
.names $false pinTest[3]
1 1
.names $false pinTest[4]
1 1
.names $false pinTest[5]
1 1
.names $false pinTest[6]
1 1
.names $false pinTest[7]
1 1
.names $false pinTest[8]
1 1
.names $false pinTest[9]
1 1
.names $false pinTest[10]
1 1
.names $false pinTest[11]
1 1
.names $false pinTest[12]
1 1
.names $false pinTest[13]
1 1
.names $false pinTest[14]
1 1
.names $false pinTest[15]
1 1
.names $false pinTest[16]
1 1
.names $false pinTest[17]
1 1
.names $false pinTest[18]
1 1
.names $false pinTest[19]
1 1
.names $false pinTest[20]
1 1
.names $false pinTest[21]
1 1
.names $false pinTest[22]
1 1
.names $false pinTest[23]
1 1
.names $false pinTest[24]
1 1
.names $false pinTest[25]
1 1
.names $false pinTest[26]
1 1
.names $false pinTest[27]
1 1
.names $false pinTest[28]
1 1
.names $false pinTest[29]
1 1
.names $false pinTest[30]
1 1
.names $false pinTest[31]
1 1
.names $true pin_pu
1 1
.names $false pin_usbn
1 1
.names $false pin_usbp
1 1
.names clk_16mhz pwmDB.clk
1 1
.names $false pwmDB.counterI[7]
1 1
.names $false pwmDB.counterI[8]
1 1
.names $false pwmDB.counterI[9]
1 1
.names $false pwmDB.counterI[10]
1 1
.names $false pwmDB.counterI[11]
1 1
.names $false pwmDB.counterI[12]
1 1
.names $false pwmDB.counterI[13]
1 1
.names $false pwmDB.counterI[14]
1 1
.names $false pwmDB.counterI[15]
1 1
.names $false pwmDB.counterI[16]
1 1
.names $false pwmDB.counterI[17]
1 1
.names $false pwmDB.counterI[18]
1 1
.names $false pwmDB.counterI[19]
1 1
.names $false pwmDB.counterI[20]
1 1
.names $false pwmDB.counterI[21]
1 1
.names $false pwmDB.counterI[22]
1 1
.names $false pwmDB.counterI[23]
1 1
.names $false pwmDB.counterI[24]
1 1
.names $false pwmDB.counterI[25]
1 1
.names $false pwmDB.counterI[26]
1 1
.names $false pwmDB.counterI[27]
1 1
.names $false pwmDB.counterI[28]
1 1
.names $false pwmDB.counterI[29]
1 1
.names $false pwmDB.counterI[30]
1 1
.names $false pwmDB.counterI[31]
1 1
.names pwm_connectorDB[0] pwmDB.pwm_in[0]
1 1
.names pwm_connectorDB[1] pwmDB.pwm_in[1]
1 1
.names pwm_connectorDB[2] pwmDB.pwm_in[2]
1 1
.names pwm_connectorDB[3] pwmDB.pwm_in[3]
1 1
.names pwm_connectorDB[4] pwmDB.pwm_in[4]
1 1
.names pwm_connectorDB[5] pwmDB.pwm_in[5]
1 1
.names pwm_connectorDB[6] pwmDB.pwm_in[6]
1 1
.names pwm_connectorDB[7] pwmDB.pwm_in[7]
1 1
.names pwm_connectorDB[8] pwmDB.pwm_in[8]
1 1
.names pwm_connectorDB[9] pwmDB.pwm_in[9]
1 1
.names pwm_connectorDB[10] pwmDB.pwm_in[10]
1 1
.names pwm_connectorDB[11] pwmDB.pwm_in[11]
1 1
.names pwm_connectorDB[12] pwmDB.pwm_in[12]
1 1
.names pwm_connectorDB[13] pwmDB.pwm_in[13]
1 1
.names pwm_connectorDB[14] pwmDB.pwm_in[14]
1 1
.names pwm_connectorDB[15] pwmDB.pwm_in[15]
1 1
.names pwm_connectorDB[16] pwmDB.pwm_in[16]
1 1
.names pwm_connectorDB[17] pwmDB.pwm_in[17]
1 1
.names pwm_connectorDB[18] pwmDB.pwm_in[18]
1 1
.names pwm_connectorDB[19] pwmDB.pwm_in[19]
1 1
.names pwm_connectorDB[20] pwmDB.pwm_in[20]
1 1
.names pwm_connectorDB[21] pwmDB.pwm_in[21]
1 1
.names pwm_connectorDB[22] pwmDB.pwm_in[22]
1 1
.names pwm_connectorDB[23] pwmDB.pwm_in[23]
1 1
.names pwm_connectorDB[24] pwmDB.pwm_in[24]
1 1
.names pwm_connectorDB[25] pwmDB.pwm_in[25]
1 1
.names pwm_connectorDB[26] pwmDB.pwm_in[26]
1 1
.names pwm_connectorDB[27] pwmDB.pwm_in[27]
1 1
.names pwm_connectorDB[28] pwmDB.pwm_in[28]
1 1
.names pwm_connectorDB[29] pwmDB.pwm_in[29]
1 1
.names pwm_connectorDB[30] pwmDB.pwm_in[30]
1 1
.names pwm_connectorDB[31] pwmDB.pwm_in[31]
1 1
.names pwmDB.pwm_counter pwmDB.pwm_out
1 1
.names resetn pwmDB.resetn
1 1
.names clk_16mhz pwmDF.clk
1 1
.names $false pwmDF.counterI[7]
1 1
.names $false pwmDF.counterI[8]
1 1
.names $false pwmDF.counterI[9]
1 1
.names $false pwmDF.counterI[10]
1 1
.names $false pwmDF.counterI[11]
1 1
.names $false pwmDF.counterI[12]
1 1
.names $false pwmDF.counterI[13]
1 1
.names $false pwmDF.counterI[14]
1 1
.names $false pwmDF.counterI[15]
1 1
.names $false pwmDF.counterI[16]
1 1
.names $false pwmDF.counterI[17]
1 1
.names $false pwmDF.counterI[18]
1 1
.names $false pwmDF.counterI[19]
1 1
.names $false pwmDF.counterI[20]
1 1
.names $false pwmDF.counterI[21]
1 1
.names $false pwmDF.counterI[22]
1 1
.names $false pwmDF.counterI[23]
1 1
.names $false pwmDF.counterI[24]
1 1
.names $false pwmDF.counterI[25]
1 1
.names $false pwmDF.counterI[26]
1 1
.names $false pwmDF.counterI[27]
1 1
.names $false pwmDF.counterI[28]
1 1
.names $false pwmDF.counterI[29]
1 1
.names $false pwmDF.counterI[30]
1 1
.names $false pwmDF.counterI[31]
1 1
.names pwm_connectorDF[0] pwmDF.pwm_in[0]
1 1
.names pwm_connectorDF[1] pwmDF.pwm_in[1]
1 1
.names pwm_connectorDF[2] pwmDF.pwm_in[2]
1 1
.names pwm_connectorDF[3] pwmDF.pwm_in[3]
1 1
.names pwm_connectorDF[4] pwmDF.pwm_in[4]
1 1
.names pwm_connectorDF[5] pwmDF.pwm_in[5]
1 1
.names pwm_connectorDF[6] pwmDF.pwm_in[6]
1 1
.names pwm_connectorDF[7] pwmDF.pwm_in[7]
1 1
.names pwm_connectorDF[8] pwmDF.pwm_in[8]
1 1
.names pwm_connectorDF[9] pwmDF.pwm_in[9]
1 1
.names pwm_connectorDF[10] pwmDF.pwm_in[10]
1 1
.names pwm_connectorDF[11] pwmDF.pwm_in[11]
1 1
.names pwm_connectorDF[12] pwmDF.pwm_in[12]
1 1
.names pwm_connectorDF[13] pwmDF.pwm_in[13]
1 1
.names pwm_connectorDF[14] pwmDF.pwm_in[14]
1 1
.names pwm_connectorDF[15] pwmDF.pwm_in[15]
1 1
.names pwm_connectorDF[16] pwmDF.pwm_in[16]
1 1
.names pwm_connectorDF[17] pwmDF.pwm_in[17]
1 1
.names pwm_connectorDF[18] pwmDF.pwm_in[18]
1 1
.names pwm_connectorDF[19] pwmDF.pwm_in[19]
1 1
.names pwm_connectorDF[20] pwmDF.pwm_in[20]
1 1
.names pwm_connectorDF[21] pwmDF.pwm_in[21]
1 1
.names pwm_connectorDF[22] pwmDF.pwm_in[22]
1 1
.names pwm_connectorDF[23] pwmDF.pwm_in[23]
1 1
.names pwm_connectorDF[24] pwmDF.pwm_in[24]
1 1
.names pwm_connectorDF[25] pwmDF.pwm_in[25]
1 1
.names pwm_connectorDF[26] pwmDF.pwm_in[26]
1 1
.names pwm_connectorDF[27] pwmDF.pwm_in[27]
1 1
.names pwm_connectorDF[28] pwmDF.pwm_in[28]
1 1
.names pwm_connectorDF[29] pwmDF.pwm_in[29]
1 1
.names pwm_connectorDF[30] pwmDF.pwm_in[30]
1 1
.names pwm_connectorDF[31] pwmDF.pwm_in[31]
1 1
.names pwmDF.pwm_counter pwmDF.pwm_out
1 1
.names resetn pwmDF.resetn
1 1
.names clk_16mhz pwmIB.clk
1 1
.names $false pwmIB.counterI[7]
1 1
.names $false pwmIB.counterI[8]
1 1
.names $false pwmIB.counterI[9]
1 1
.names $false pwmIB.counterI[10]
1 1
.names $false pwmIB.counterI[11]
1 1
.names $false pwmIB.counterI[12]
1 1
.names $false pwmIB.counterI[13]
1 1
.names $false pwmIB.counterI[14]
1 1
.names $false pwmIB.counterI[15]
1 1
.names $false pwmIB.counterI[16]
1 1
.names $false pwmIB.counterI[17]
1 1
.names $false pwmIB.counterI[18]
1 1
.names $false pwmIB.counterI[19]
1 1
.names $false pwmIB.counterI[20]
1 1
.names $false pwmIB.counterI[21]
1 1
.names $false pwmIB.counterI[22]
1 1
.names $false pwmIB.counterI[23]
1 1
.names $false pwmIB.counterI[24]
1 1
.names $false pwmIB.counterI[25]
1 1
.names $false pwmIB.counterI[26]
1 1
.names $false pwmIB.counterI[27]
1 1
.names $false pwmIB.counterI[28]
1 1
.names $false pwmIB.counterI[29]
1 1
.names $false pwmIB.counterI[30]
1 1
.names $false pwmIB.counterI[31]
1 1
.names pwm_connectorIB[0] pwmIB.pwm_in[0]
1 1
.names pwm_connectorIB[1] pwmIB.pwm_in[1]
1 1
.names pwm_connectorIB[2] pwmIB.pwm_in[2]
1 1
.names pwm_connectorIB[3] pwmIB.pwm_in[3]
1 1
.names pwm_connectorIB[4] pwmIB.pwm_in[4]
1 1
.names pwm_connectorIB[5] pwmIB.pwm_in[5]
1 1
.names pwm_connectorIB[6] pwmIB.pwm_in[6]
1 1
.names pwm_connectorIB[7] pwmIB.pwm_in[7]
1 1
.names pwm_connectorIB[8] pwmIB.pwm_in[8]
1 1
.names pwm_connectorIB[9] pwmIB.pwm_in[9]
1 1
.names pwm_connectorIB[10] pwmIB.pwm_in[10]
1 1
.names pwm_connectorIB[11] pwmIB.pwm_in[11]
1 1
.names pwm_connectorIB[12] pwmIB.pwm_in[12]
1 1
.names pwm_connectorIB[13] pwmIB.pwm_in[13]
1 1
.names pwm_connectorIB[14] pwmIB.pwm_in[14]
1 1
.names pwm_connectorIB[15] pwmIB.pwm_in[15]
1 1
.names pwm_connectorIB[16] pwmIB.pwm_in[16]
1 1
.names pwm_connectorIB[17] pwmIB.pwm_in[17]
1 1
.names pwm_connectorIB[18] pwmIB.pwm_in[18]
1 1
.names pwm_connectorIB[19] pwmIB.pwm_in[19]
1 1
.names pwm_connectorIB[20] pwmIB.pwm_in[20]
1 1
.names pwm_connectorIB[21] pwmIB.pwm_in[21]
1 1
.names pwm_connectorIB[22] pwmIB.pwm_in[22]
1 1
.names pwm_connectorIB[23] pwmIB.pwm_in[23]
1 1
.names pwm_connectorIB[24] pwmIB.pwm_in[24]
1 1
.names pwm_connectorIB[25] pwmIB.pwm_in[25]
1 1
.names pwm_connectorIB[26] pwmIB.pwm_in[26]
1 1
.names pwm_connectorIB[27] pwmIB.pwm_in[27]
1 1
.names pwm_connectorIB[28] pwmIB.pwm_in[28]
1 1
.names pwm_connectorIB[29] pwmIB.pwm_in[29]
1 1
.names pwm_connectorIB[30] pwmIB.pwm_in[30]
1 1
.names pwm_connectorIB[31] pwmIB.pwm_in[31]
1 1
.names pwmIB.pwm_counter pwmIB.pwm_out
1 1
.names resetn pwmIB.resetn
1 1
.names clk_16mhz pwmIF.clk
1 1
.names $false pwmIF.counterI[7]
1 1
.names $false pwmIF.counterI[8]
1 1
.names $false pwmIF.counterI[9]
1 1
.names $false pwmIF.counterI[10]
1 1
.names $false pwmIF.counterI[11]
1 1
.names $false pwmIF.counterI[12]
1 1
.names $false pwmIF.counterI[13]
1 1
.names $false pwmIF.counterI[14]
1 1
.names $false pwmIF.counterI[15]
1 1
.names $false pwmIF.counterI[16]
1 1
.names $false pwmIF.counterI[17]
1 1
.names $false pwmIF.counterI[18]
1 1
.names $false pwmIF.counterI[19]
1 1
.names $false pwmIF.counterI[20]
1 1
.names $false pwmIF.counterI[21]
1 1
.names $false pwmIF.counterI[22]
1 1
.names $false pwmIF.counterI[23]
1 1
.names $false pwmIF.counterI[24]
1 1
.names $false pwmIF.counterI[25]
1 1
.names $false pwmIF.counterI[26]
1 1
.names $false pwmIF.counterI[27]
1 1
.names $false pwmIF.counterI[28]
1 1
.names $false pwmIF.counterI[29]
1 1
.names $false pwmIF.counterI[30]
1 1
.names $false pwmIF.counterI[31]
1 1
.names pwm_connectorIF[0] pwmIF.pwm_in[0]
1 1
.names pwm_connectorIF[1] pwmIF.pwm_in[1]
1 1
.names pwm_connectorIF[2] pwmIF.pwm_in[2]
1 1
.names pwm_connectorIF[3] pwmIF.pwm_in[3]
1 1
.names pwm_connectorIF[4] pwmIF.pwm_in[4]
1 1
.names pwm_connectorIF[5] pwmIF.pwm_in[5]
1 1
.names pwm_connectorIF[6] pwmIF.pwm_in[6]
1 1
.names pwm_connectorIF[7] pwmIF.pwm_in[7]
1 1
.names pwm_connectorIF[8] pwmIF.pwm_in[8]
1 1
.names pwm_connectorIF[9] pwmIF.pwm_in[9]
1 1
.names pwm_connectorIF[10] pwmIF.pwm_in[10]
1 1
.names pwm_connectorIF[11] pwmIF.pwm_in[11]
1 1
.names pwm_connectorIF[12] pwmIF.pwm_in[12]
1 1
.names pwm_connectorIF[13] pwmIF.pwm_in[13]
1 1
.names pwm_connectorIF[14] pwmIF.pwm_in[14]
1 1
.names pwm_connectorIF[15] pwmIF.pwm_in[15]
1 1
.names pwm_connectorIF[16] pwmIF.pwm_in[16]
1 1
.names pwm_connectorIF[17] pwmIF.pwm_in[17]
1 1
.names pwm_connectorIF[18] pwmIF.pwm_in[18]
1 1
.names pwm_connectorIF[19] pwmIF.pwm_in[19]
1 1
.names pwm_connectorIF[20] pwmIF.pwm_in[20]
1 1
.names pwm_connectorIF[21] pwmIF.pwm_in[21]
1 1
.names pwm_connectorIF[22] pwmIF.pwm_in[22]
1 1
.names pwm_connectorIF[23] pwmIF.pwm_in[23]
1 1
.names pwm_connectorIF[24] pwmIF.pwm_in[24]
1 1
.names pwm_connectorIF[25] pwmIF.pwm_in[25]
1 1
.names pwm_connectorIF[26] pwmIF.pwm_in[26]
1 1
.names pwm_connectorIF[27] pwmIF.pwm_in[27]
1 1
.names pwm_connectorIF[28] pwmIF.pwm_in[28]
1 1
.names pwm_connectorIF[29] pwmIF.pwm_in[29]
1 1
.names pwm_connectorIF[30] pwmIF.pwm_in[30]
1 1
.names pwm_connectorIF[31] pwmIF.pwm_in[31]
1 1
.names pwmIF.pwm_counter pwmIF.pwm_out
1 1
.names resetn pwmIF.resetn
1 1
.names clk_16mhz soc.clk
1 1
.names clk_16mhz soc.cpu.clk
1 1
.names clk_16mhz soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs_waddr[5]
1 1
.names soc.cpu.cpuregs.wdata[0] soc.cpu.cpuregs_wrdata[0]
1 1
.names soc.cpu.cpuregs.wdata[1] soc.cpu.cpuregs_wrdata[1]
1 1
.names soc.cpu.cpuregs.wdata[2] soc.cpu.cpuregs_wrdata[2]
1 1
.names soc.cpu.cpuregs.wdata[3] soc.cpu.cpuregs_wrdata[3]
1 1
.names soc.cpu.cpuregs.wdata[4] soc.cpu.cpuregs_wrdata[4]
1 1
.names soc.cpu.cpuregs.wdata[5] soc.cpu.cpuregs_wrdata[5]
1 1
.names soc.cpu.cpuregs.wdata[6] soc.cpu.cpuregs_wrdata[6]
1 1
.names soc.cpu.cpuregs.wdata[7] soc.cpu.cpuregs_wrdata[7]
1 1
.names soc.cpu.cpuregs.wdata[8] soc.cpu.cpuregs_wrdata[8]
1 1
.names soc.cpu.cpuregs.wdata[9] soc.cpu.cpuregs_wrdata[9]
1 1
.names soc.cpu.cpuregs.wdata[10] soc.cpu.cpuregs_wrdata[10]
1 1
.names soc.cpu.cpuregs.wdata[11] soc.cpu.cpuregs_wrdata[11]
1 1
.names soc.cpu.cpuregs.wdata[12] soc.cpu.cpuregs_wrdata[12]
1 1
.names soc.cpu.cpuregs.wdata[13] soc.cpu.cpuregs_wrdata[13]
1 1
.names soc.cpu.cpuregs.wdata[14] soc.cpu.cpuregs_wrdata[14]
1 1
.names soc.cpu.cpuregs.wdata[15] soc.cpu.cpuregs_wrdata[15]
1 1
.names soc.cpu.cpuregs.wdata[16] soc.cpu.cpuregs_wrdata[16]
1 1
.names soc.cpu.cpuregs.wdata[17] soc.cpu.cpuregs_wrdata[17]
1 1
.names soc.cpu.cpuregs.wdata[18] soc.cpu.cpuregs_wrdata[18]
1 1
.names soc.cpu.cpuregs.wdata[19] soc.cpu.cpuregs_wrdata[19]
1 1
.names soc.cpu.cpuregs.wdata[20] soc.cpu.cpuregs_wrdata[20]
1 1
.names soc.cpu.cpuregs.wdata[21] soc.cpu.cpuregs_wrdata[21]
1 1
.names soc.cpu.cpuregs.wdata[22] soc.cpu.cpuregs_wrdata[22]
1 1
.names soc.cpu.cpuregs.wdata[23] soc.cpu.cpuregs_wrdata[23]
1 1
.names soc.cpu.cpuregs.wdata[24] soc.cpu.cpuregs_wrdata[24]
1 1
.names soc.cpu.cpuregs.wdata[25] soc.cpu.cpuregs_wrdata[25]
1 1
.names soc.cpu.cpuregs.wdata[26] soc.cpu.cpuregs_wrdata[26]
1 1
.names soc.cpu.cpuregs.wdata[27] soc.cpu.cpuregs_wrdata[27]
1 1
.names soc.cpu.cpuregs.wdata[28] soc.cpu.cpuregs_wrdata[28]
1 1
.names soc.cpu.cpuregs.wdata[29] soc.cpu.cpuregs_wrdata[29]
1 1
.names soc.cpu.cpuregs.wdata[30] soc.cpu.cpuregs_wrdata[30]
1 1
.names soc.cpu.cpuregs.wdata[31] soc.cpu.cpuregs_wrdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.cpu.dbg_mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_rdata[16] soc.cpu.dbg_mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.cpu.dbg_mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.cpu.dbg_mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.cpu.dbg_mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.cpu.dbg_mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.cpu.dbg_mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.cpu.dbg_mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.cpu.dbg_mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.cpu.dbg_mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.cpu.dbg_mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.cpu.dbg_mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.cpu.dbg_mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.cpu.dbg_mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.cpu.dbg_mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.cpu.dbg_mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.cpu.dbg_mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $undef soc.cpu.decoded_rs[0]
1 1
.names $undef soc.cpu.decoded_rs[1]
1 1
.names $undef soc.cpu.decoded_rs[2]
1 1
.names $undef soc.cpu.decoded_rs[3]
1 1
.names $undef soc.cpu.decoded_rs[4]
1 1
.names $undef soc.cpu.decoded_rs[5]
1 1
.names $false soc.cpu.irq[0]
1 1
.names $false soc.cpu.irq[1]
1 1
.names $false soc.cpu.irq[2]
1 1
.names $false soc.cpu.irq[3]
1 1
.names $false soc.cpu.irq[4]
1 1
.names $false soc.cpu.irq[5]
1 1
.names $false soc.cpu.irq[6]
1 1
.names $false soc.cpu.irq[7]
1 1
.names $false soc.cpu.irq[8]
1 1
.names $false soc.cpu.irq[9]
1 1
.names $false soc.cpu.irq[10]
1 1
.names $false soc.cpu.irq[11]
1 1
.names $false soc.cpu.irq[12]
1 1
.names $false soc.cpu.irq[13]
1 1
.names $false soc.cpu.irq[14]
1 1
.names $false soc.cpu.irq[15]
1 1
.names $false soc.cpu.irq[16]
1 1
.names $false soc.cpu.irq[17]
1 1
.names $false soc.cpu.irq[18]
1 1
.names $false soc.cpu.irq[19]
1 1
.names $false soc.cpu.irq[20]
1 1
.names $false soc.cpu.irq[21]
1 1
.names $false soc.cpu.irq[22]
1 1
.names $false soc.cpu.irq[23]
1 1
.names $false soc.cpu.irq[24]
1 1
.names $false soc.cpu.irq[25]
1 1
.names $false soc.cpu.irq[26]
1 1
.names $false soc.cpu.irq[27]
1 1
.names $false soc.cpu.irq[28]
1 1
.names $false soc.cpu.irq[29]
1 1
.names $false soc.cpu.irq[30]
1 1
.names $false soc.cpu.irq[31]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.cpu.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.cpu.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.cpu.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.cpu.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.cpu.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.cpu.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.cpu.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.cpu.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.cpu.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.cpu.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.cpu.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.cpu.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.cpu.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.cpu.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.cpu.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.cpu.mem_rdata[15]
1 1
.names $undef soc.cpu.next_pc[0]
1 1
.names clk_16mhz soc.cpu.pcpi_div.clk
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_div.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_div.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_div.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_div.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_div.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_div.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_div.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_div.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_div.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_div.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_div.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_div.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_div.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_div.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_div.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_div.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_div.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_div.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_div.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_div.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_div.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_div.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_div.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_div.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_div.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_div.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_div.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_div.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_div.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_div.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_div.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_div.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_div.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_div.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_div.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_div.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_div.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_div.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_div.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_div.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_div.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_div.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_div.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_div.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_div.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_div.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_div.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_div.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_div.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_div.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_div.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_div.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_div.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_div.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_div.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_div.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_div.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_div.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_div.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_div.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_div.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_div.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_div.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_div.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_div.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_div.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_div.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_div.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_div.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_div.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_div.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_div.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_div.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_div.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_div.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_div.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_div.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_div.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_div.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_div.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_div.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_div.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_div.resetn
1 1
.names soc.cpu.pcpi_div.pcpi_rd[0] soc.cpu.pcpi_div_rd[0]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[1] soc.cpu.pcpi_div_rd[1]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[2] soc.cpu.pcpi_div_rd[2]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[3] soc.cpu.pcpi_div_rd[3]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[4] soc.cpu.pcpi_div_rd[4]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[5] soc.cpu.pcpi_div_rd[5]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[6] soc.cpu.pcpi_div_rd[6]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[7] soc.cpu.pcpi_div_rd[7]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[8] soc.cpu.pcpi_div_rd[8]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[9] soc.cpu.pcpi_div_rd[9]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[10] soc.cpu.pcpi_div_rd[10]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[11] soc.cpu.pcpi_div_rd[11]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[12] soc.cpu.pcpi_div_rd[12]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[13] soc.cpu.pcpi_div_rd[13]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[14] soc.cpu.pcpi_div_rd[14]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[15] soc.cpu.pcpi_div_rd[15]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[16] soc.cpu.pcpi_div_rd[16]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[17] soc.cpu.pcpi_div_rd[17]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[18] soc.cpu.pcpi_div_rd[18]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[19] soc.cpu.pcpi_div_rd[19]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[20] soc.cpu.pcpi_div_rd[20]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[21] soc.cpu.pcpi_div_rd[21]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[22] soc.cpu.pcpi_div_rd[22]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[23] soc.cpu.pcpi_div_rd[23]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[24] soc.cpu.pcpi_div_rd[24]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[25] soc.cpu.pcpi_div_rd[25]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[26] soc.cpu.pcpi_div_rd[26]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[27] soc.cpu.pcpi_div_rd[27]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[28] soc.cpu.pcpi_div_rd[28]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[29] soc.cpu.pcpi_div_rd[29]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[30] soc.cpu.pcpi_div_rd[30]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[31] soc.cpu.pcpi_div_rd[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_ready
1 1
.names soc.cpu.pcpi_div.pcpi_wait soc.cpu.pcpi_div_wait
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_wr
1 1
.names $undef soc.cpu.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_insn[11]
1 1
.names $undef soc.cpu.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_insn[24]
1 1
.names $true soc.cpu.pcpi_int_wr
1 1
.names clk_16mhz soc.cpu.pcpi_mul.clk
1 1
.names $true soc.cpu.pcpi_mul.i[0]
1 1
.names $false soc.cpu.pcpi_mul.i[1]
1 1
.names $false soc.cpu.pcpi_mul.i[2]
1 1
.names $false soc.cpu.pcpi_mul.i[3]
1 1
.names $false soc.cpu.pcpi_mul.i[4]
1 1
.names $false soc.cpu.pcpi_mul.i[5]
1 1
.names $false soc.cpu.pcpi_mul.i[6]
1 1
.names $false soc.cpu.pcpi_mul.i[7]
1 1
.names $false soc.cpu.pcpi_mul.i[8]
1 1
.names $false soc.cpu.pcpi_mul.i[9]
1 1
.names $false soc.cpu.pcpi_mul.i[10]
1 1
.names $false soc.cpu.pcpi_mul.i[11]
1 1
.names $false soc.cpu.pcpi_mul.i[12]
1 1
.names $false soc.cpu.pcpi_mul.i[13]
1 1
.names $false soc.cpu.pcpi_mul.i[14]
1 1
.names $false soc.cpu.pcpi_mul.i[15]
1 1
.names $false soc.cpu.pcpi_mul.i[16]
1 1
.names $false soc.cpu.pcpi_mul.i[17]
1 1
.names $false soc.cpu.pcpi_mul.i[18]
1 1
.names $false soc.cpu.pcpi_mul.i[19]
1 1
.names $false soc.cpu.pcpi_mul.i[20]
1 1
.names $false soc.cpu.pcpi_mul.i[21]
1 1
.names $false soc.cpu.pcpi_mul.i[22]
1 1
.names $false soc.cpu.pcpi_mul.i[23]
1 1
.names $false soc.cpu.pcpi_mul.i[24]
1 1
.names $false soc.cpu.pcpi_mul.i[25]
1 1
.names $false soc.cpu.pcpi_mul.i[26]
1 1
.names $false soc.cpu.pcpi_mul.i[27]
1 1
.names $false soc.cpu.pcpi_mul.i[28]
1 1
.names $false soc.cpu.pcpi_mul.i[29]
1 1
.names $false soc.cpu.pcpi_mul.i[30]
1 1
.names $false soc.cpu.pcpi_mul.i[31]
1 1
.names soc.cpu.pcpi_mul.instr_mulh soc.cpu.pcpi_mul.instr_rs2_signed
1 1
.names $false soc.cpu.pcpi_mul.j[0]
1 1
.names $false soc.cpu.pcpi_mul.j[1]
1 1
.names $false soc.cpu.pcpi_mul.j[2]
1 1
.names $false soc.cpu.pcpi_mul.j[3]
1 1
.names $false soc.cpu.pcpi_mul.j[4]
1 1
.names $false soc.cpu.pcpi_mul.j[5]
1 1
.names $true soc.cpu.pcpi_mul.j[6]
1 1
.names $false soc.cpu.pcpi_mul.j[7]
1 1
.names $false soc.cpu.pcpi_mul.j[8]
1 1
.names $false soc.cpu.pcpi_mul.j[9]
1 1
.names $false soc.cpu.pcpi_mul.j[10]
1 1
.names $false soc.cpu.pcpi_mul.j[11]
1 1
.names $false soc.cpu.pcpi_mul.j[12]
1 1
.names $false soc.cpu.pcpi_mul.j[13]
1 1
.names $false soc.cpu.pcpi_mul.j[14]
1 1
.names $false soc.cpu.pcpi_mul.j[15]
1 1
.names $false soc.cpu.pcpi_mul.j[16]
1 1
.names $false soc.cpu.pcpi_mul.j[17]
1 1
.names $false soc.cpu.pcpi_mul.j[18]
1 1
.names $false soc.cpu.pcpi_mul.j[19]
1 1
.names $false soc.cpu.pcpi_mul.j[20]
1 1
.names $false soc.cpu.pcpi_mul.j[21]
1 1
.names $false soc.cpu.pcpi_mul.j[22]
1 1
.names $false soc.cpu.pcpi_mul.j[23]
1 1
.names $false soc.cpu.pcpi_mul.j[24]
1 1
.names $false soc.cpu.pcpi_mul.j[25]
1 1
.names $false soc.cpu.pcpi_mul.j[26]
1 1
.names $false soc.cpu.pcpi_mul.j[27]
1 1
.names $false soc.cpu.pcpi_mul.j[28]
1 1
.names $false soc.cpu.pcpi_mul.j[29]
1 1
.names $false soc.cpu.pcpi_mul.j[30]
1 1
.names $false soc.cpu.pcpi_mul.j[31]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[3]
1 1
.names soc.cpu.pcpi_mul.next_rdt[3] soc.cpu.pcpi_mul.next_rdx[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[7]
1 1
.names soc.cpu.pcpi_mul.next_rdt[7] soc.cpu.pcpi_mul.next_rdx[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[11]
1 1
.names soc.cpu.pcpi_mul.next_rdt[11] soc.cpu.pcpi_mul.next_rdx[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[15]
1 1
.names soc.cpu.pcpi_mul.next_rdt[15] soc.cpu.pcpi_mul.next_rdx[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[19]
1 1
.names soc.cpu.pcpi_mul.next_rdt[19] soc.cpu.pcpi_mul.next_rdx[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[23]
1 1
.names soc.cpu.pcpi_mul.next_rdt[23] soc.cpu.pcpi_mul.next_rdx[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[27]
1 1
.names soc.cpu.pcpi_mul.next_rdt[27] soc.cpu.pcpi_mul.next_rdx[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[31]
1 1
.names soc.cpu.pcpi_mul.next_rdt[31] soc.cpu.pcpi_mul.next_rdx[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[35]
1 1
.names soc.cpu.pcpi_mul.next_rdt[35] soc.cpu.pcpi_mul.next_rdx[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[39]
1 1
.names soc.cpu.pcpi_mul.next_rdt[39] soc.cpu.pcpi_mul.next_rdx[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[43]
1 1
.names soc.cpu.pcpi_mul.next_rdt[43] soc.cpu.pcpi_mul.next_rdx[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[47]
1 1
.names soc.cpu.pcpi_mul.next_rdt[47] soc.cpu.pcpi_mul.next_rdx[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[51]
1 1
.names soc.cpu.pcpi_mul.next_rdt[51] soc.cpu.pcpi_mul.next_rdx[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[55]
1 1
.names soc.cpu.pcpi_mul.next_rdt[55] soc.cpu.pcpi_mul.next_rdx[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[59]
1 1
.names soc.cpu.pcpi_mul.next_rdt[59] soc.cpu.pcpi_mul.next_rdx[60]
1 1
.names soc.cpu.pcpi_mul.rs1[1] soc.cpu.pcpi_mul.next_rs1[0]
1 1
.names soc.cpu.pcpi_mul.rs1[2] soc.cpu.pcpi_mul.next_rs1[1]
1 1
.names soc.cpu.pcpi_mul.rs1[3] soc.cpu.pcpi_mul.next_rs1[2]
1 1
.names soc.cpu.pcpi_mul.rs1[4] soc.cpu.pcpi_mul.next_rs1[3]
1 1
.names soc.cpu.pcpi_mul.rs1[5] soc.cpu.pcpi_mul.next_rs1[4]
1 1
.names soc.cpu.pcpi_mul.rs1[6] soc.cpu.pcpi_mul.next_rs1[5]
1 1
.names soc.cpu.pcpi_mul.rs1[7] soc.cpu.pcpi_mul.next_rs1[6]
1 1
.names soc.cpu.pcpi_mul.rs1[8] soc.cpu.pcpi_mul.next_rs1[7]
1 1
.names soc.cpu.pcpi_mul.rs1[9] soc.cpu.pcpi_mul.next_rs1[8]
1 1
.names soc.cpu.pcpi_mul.rs1[10] soc.cpu.pcpi_mul.next_rs1[9]
1 1
.names soc.cpu.pcpi_mul.rs1[11] soc.cpu.pcpi_mul.next_rs1[10]
1 1
.names soc.cpu.pcpi_mul.rs1[12] soc.cpu.pcpi_mul.next_rs1[11]
1 1
.names soc.cpu.pcpi_mul.rs1[13] soc.cpu.pcpi_mul.next_rs1[12]
1 1
.names soc.cpu.pcpi_mul.rs1[14] soc.cpu.pcpi_mul.next_rs1[13]
1 1
.names soc.cpu.pcpi_mul.rs1[15] soc.cpu.pcpi_mul.next_rs1[14]
1 1
.names soc.cpu.pcpi_mul.rs1[16] soc.cpu.pcpi_mul.next_rs1[15]
1 1
.names soc.cpu.pcpi_mul.rs1[17] soc.cpu.pcpi_mul.next_rs1[16]
1 1
.names soc.cpu.pcpi_mul.rs1[18] soc.cpu.pcpi_mul.next_rs1[17]
1 1
.names soc.cpu.pcpi_mul.rs1[19] soc.cpu.pcpi_mul.next_rs1[18]
1 1
.names soc.cpu.pcpi_mul.rs1[20] soc.cpu.pcpi_mul.next_rs1[19]
1 1
.names soc.cpu.pcpi_mul.rs1[21] soc.cpu.pcpi_mul.next_rs1[20]
1 1
.names soc.cpu.pcpi_mul.rs1[22] soc.cpu.pcpi_mul.next_rs1[21]
1 1
.names soc.cpu.pcpi_mul.rs1[23] soc.cpu.pcpi_mul.next_rs1[22]
1 1
.names soc.cpu.pcpi_mul.rs1[24] soc.cpu.pcpi_mul.next_rs1[23]
1 1
.names soc.cpu.pcpi_mul.rs1[25] soc.cpu.pcpi_mul.next_rs1[24]
1 1
.names soc.cpu.pcpi_mul.rs1[26] soc.cpu.pcpi_mul.next_rs1[25]
1 1
.names soc.cpu.pcpi_mul.rs1[27] soc.cpu.pcpi_mul.next_rs1[26]
1 1
.names soc.cpu.pcpi_mul.rs1[28] soc.cpu.pcpi_mul.next_rs1[27]
1 1
.names soc.cpu.pcpi_mul.rs1[29] soc.cpu.pcpi_mul.next_rs1[28]
1 1
.names soc.cpu.pcpi_mul.rs1[30] soc.cpu.pcpi_mul.next_rs1[29]
1 1
.names soc.cpu.pcpi_mul.rs1[31] soc.cpu.pcpi_mul.next_rs1[30]
1 1
.names soc.cpu.pcpi_mul.rs1[32] soc.cpu.pcpi_mul.next_rs1[31]
1 1
.names soc.cpu.pcpi_mul.rs1[33] soc.cpu.pcpi_mul.next_rs1[32]
1 1
.names soc.cpu.pcpi_mul.rs1[34] soc.cpu.pcpi_mul.next_rs1[33]
1 1
.names soc.cpu.pcpi_mul.rs1[35] soc.cpu.pcpi_mul.next_rs1[34]
1 1
.names soc.cpu.pcpi_mul.rs1[36] soc.cpu.pcpi_mul.next_rs1[35]
1 1
.names soc.cpu.pcpi_mul.rs1[37] soc.cpu.pcpi_mul.next_rs1[36]
1 1
.names soc.cpu.pcpi_mul.rs1[38] soc.cpu.pcpi_mul.next_rs1[37]
1 1
.names soc.cpu.pcpi_mul.rs1[39] soc.cpu.pcpi_mul.next_rs1[38]
1 1
.names soc.cpu.pcpi_mul.rs1[40] soc.cpu.pcpi_mul.next_rs1[39]
1 1
.names soc.cpu.pcpi_mul.rs1[41] soc.cpu.pcpi_mul.next_rs1[40]
1 1
.names soc.cpu.pcpi_mul.rs1[42] soc.cpu.pcpi_mul.next_rs1[41]
1 1
.names soc.cpu.pcpi_mul.rs1[43] soc.cpu.pcpi_mul.next_rs1[42]
1 1
.names soc.cpu.pcpi_mul.rs1[44] soc.cpu.pcpi_mul.next_rs1[43]
1 1
.names soc.cpu.pcpi_mul.rs1[45] soc.cpu.pcpi_mul.next_rs1[44]
1 1
.names soc.cpu.pcpi_mul.rs1[46] soc.cpu.pcpi_mul.next_rs1[45]
1 1
.names soc.cpu.pcpi_mul.rs1[47] soc.cpu.pcpi_mul.next_rs1[46]
1 1
.names soc.cpu.pcpi_mul.rs1[48] soc.cpu.pcpi_mul.next_rs1[47]
1 1
.names soc.cpu.pcpi_mul.rs1[49] soc.cpu.pcpi_mul.next_rs1[48]
1 1
.names soc.cpu.pcpi_mul.rs1[50] soc.cpu.pcpi_mul.next_rs1[49]
1 1
.names soc.cpu.pcpi_mul.rs1[51] soc.cpu.pcpi_mul.next_rs1[50]
1 1
.names soc.cpu.pcpi_mul.rs1[52] soc.cpu.pcpi_mul.next_rs1[51]
1 1
.names soc.cpu.pcpi_mul.rs1[53] soc.cpu.pcpi_mul.next_rs1[52]
1 1
.names soc.cpu.pcpi_mul.rs1[54] soc.cpu.pcpi_mul.next_rs1[53]
1 1
.names soc.cpu.pcpi_mul.rs1[55] soc.cpu.pcpi_mul.next_rs1[54]
1 1
.names soc.cpu.pcpi_mul.rs1[56] soc.cpu.pcpi_mul.next_rs1[55]
1 1
.names soc.cpu.pcpi_mul.rs1[57] soc.cpu.pcpi_mul.next_rs1[56]
1 1
.names soc.cpu.pcpi_mul.rs1[58] soc.cpu.pcpi_mul.next_rs1[57]
1 1
.names soc.cpu.pcpi_mul.rs1[59] soc.cpu.pcpi_mul.next_rs1[58]
1 1
.names soc.cpu.pcpi_mul.rs1[60] soc.cpu.pcpi_mul.next_rs1[59]
1 1
.names soc.cpu.pcpi_mul.rs1[61] soc.cpu.pcpi_mul.next_rs1[60]
1 1
.names soc.cpu.pcpi_mul.rs1[62] soc.cpu.pcpi_mul.next_rs1[61]
1 1
.names soc.cpu.pcpi_mul.rs1[63] soc.cpu.pcpi_mul.next_rs1[62]
1 1
.names $false soc.cpu.pcpi_mul.next_rs2[0]
1 1
.names soc.cpu.pcpi_mul.rs2[0] soc.cpu.pcpi_mul.next_rs2[1]
1 1
.names soc.cpu.pcpi_mul.rs2[1] soc.cpu.pcpi_mul.next_rs2[2]
1 1
.names soc.cpu.pcpi_mul.rs2[2] soc.cpu.pcpi_mul.next_rs2[3]
1 1
.names soc.cpu.pcpi_mul.rs2[3] soc.cpu.pcpi_mul.next_rs2[4]
1 1
.names soc.cpu.pcpi_mul.rs2[4] soc.cpu.pcpi_mul.next_rs2[5]
1 1
.names soc.cpu.pcpi_mul.rs2[5] soc.cpu.pcpi_mul.next_rs2[6]
1 1
.names soc.cpu.pcpi_mul.rs2[6] soc.cpu.pcpi_mul.next_rs2[7]
1 1
.names soc.cpu.pcpi_mul.rs2[7] soc.cpu.pcpi_mul.next_rs2[8]
1 1
.names soc.cpu.pcpi_mul.rs2[8] soc.cpu.pcpi_mul.next_rs2[9]
1 1
.names soc.cpu.pcpi_mul.rs2[9] soc.cpu.pcpi_mul.next_rs2[10]
1 1
.names soc.cpu.pcpi_mul.rs2[10] soc.cpu.pcpi_mul.next_rs2[11]
1 1
.names soc.cpu.pcpi_mul.rs2[11] soc.cpu.pcpi_mul.next_rs2[12]
1 1
.names soc.cpu.pcpi_mul.rs2[12] soc.cpu.pcpi_mul.next_rs2[13]
1 1
.names soc.cpu.pcpi_mul.rs2[13] soc.cpu.pcpi_mul.next_rs2[14]
1 1
.names soc.cpu.pcpi_mul.rs2[14] soc.cpu.pcpi_mul.next_rs2[15]
1 1
.names soc.cpu.pcpi_mul.rs2[15] soc.cpu.pcpi_mul.next_rs2[16]
1 1
.names soc.cpu.pcpi_mul.rs2[16] soc.cpu.pcpi_mul.next_rs2[17]
1 1
.names soc.cpu.pcpi_mul.rs2[17] soc.cpu.pcpi_mul.next_rs2[18]
1 1
.names soc.cpu.pcpi_mul.rs2[18] soc.cpu.pcpi_mul.next_rs2[19]
1 1
.names soc.cpu.pcpi_mul.rs2[19] soc.cpu.pcpi_mul.next_rs2[20]
1 1
.names soc.cpu.pcpi_mul.rs2[20] soc.cpu.pcpi_mul.next_rs2[21]
1 1
.names soc.cpu.pcpi_mul.rs2[21] soc.cpu.pcpi_mul.next_rs2[22]
1 1
.names soc.cpu.pcpi_mul.rs2[22] soc.cpu.pcpi_mul.next_rs2[23]
1 1
.names soc.cpu.pcpi_mul.rs2[23] soc.cpu.pcpi_mul.next_rs2[24]
1 1
.names soc.cpu.pcpi_mul.rs2[24] soc.cpu.pcpi_mul.next_rs2[25]
1 1
.names soc.cpu.pcpi_mul.rs2[25] soc.cpu.pcpi_mul.next_rs2[26]
1 1
.names soc.cpu.pcpi_mul.rs2[26] soc.cpu.pcpi_mul.next_rs2[27]
1 1
.names soc.cpu.pcpi_mul.rs2[27] soc.cpu.pcpi_mul.next_rs2[28]
1 1
.names soc.cpu.pcpi_mul.rs2[28] soc.cpu.pcpi_mul.next_rs2[29]
1 1
.names soc.cpu.pcpi_mul.rs2[29] soc.cpu.pcpi_mul.next_rs2[30]
1 1
.names soc.cpu.pcpi_mul.rs2[30] soc.cpu.pcpi_mul.next_rs2[31]
1 1
.names soc.cpu.pcpi_mul.rs2[31] soc.cpu.pcpi_mul.next_rs2[32]
1 1
.names soc.cpu.pcpi_mul.rs2[32] soc.cpu.pcpi_mul.next_rs2[33]
1 1
.names soc.cpu.pcpi_mul.rs2[33] soc.cpu.pcpi_mul.next_rs2[34]
1 1
.names soc.cpu.pcpi_mul.rs2[34] soc.cpu.pcpi_mul.next_rs2[35]
1 1
.names soc.cpu.pcpi_mul.rs2[35] soc.cpu.pcpi_mul.next_rs2[36]
1 1
.names soc.cpu.pcpi_mul.rs2[36] soc.cpu.pcpi_mul.next_rs2[37]
1 1
.names soc.cpu.pcpi_mul.rs2[37] soc.cpu.pcpi_mul.next_rs2[38]
1 1
.names soc.cpu.pcpi_mul.rs2[38] soc.cpu.pcpi_mul.next_rs2[39]
1 1
.names soc.cpu.pcpi_mul.rs2[39] soc.cpu.pcpi_mul.next_rs2[40]
1 1
.names soc.cpu.pcpi_mul.rs2[40] soc.cpu.pcpi_mul.next_rs2[41]
1 1
.names soc.cpu.pcpi_mul.rs2[41] soc.cpu.pcpi_mul.next_rs2[42]
1 1
.names soc.cpu.pcpi_mul.rs2[42] soc.cpu.pcpi_mul.next_rs2[43]
1 1
.names soc.cpu.pcpi_mul.rs2[43] soc.cpu.pcpi_mul.next_rs2[44]
1 1
.names soc.cpu.pcpi_mul.rs2[44] soc.cpu.pcpi_mul.next_rs2[45]
1 1
.names soc.cpu.pcpi_mul.rs2[45] soc.cpu.pcpi_mul.next_rs2[46]
1 1
.names soc.cpu.pcpi_mul.rs2[46] soc.cpu.pcpi_mul.next_rs2[47]
1 1
.names soc.cpu.pcpi_mul.rs2[47] soc.cpu.pcpi_mul.next_rs2[48]
1 1
.names soc.cpu.pcpi_mul.rs2[48] soc.cpu.pcpi_mul.next_rs2[49]
1 1
.names soc.cpu.pcpi_mul.rs2[49] soc.cpu.pcpi_mul.next_rs2[50]
1 1
.names soc.cpu.pcpi_mul.rs2[50] soc.cpu.pcpi_mul.next_rs2[51]
1 1
.names soc.cpu.pcpi_mul.rs2[51] soc.cpu.pcpi_mul.next_rs2[52]
1 1
.names soc.cpu.pcpi_mul.rs2[52] soc.cpu.pcpi_mul.next_rs2[53]
1 1
.names soc.cpu.pcpi_mul.rs2[53] soc.cpu.pcpi_mul.next_rs2[54]
1 1
.names soc.cpu.pcpi_mul.rs2[54] soc.cpu.pcpi_mul.next_rs2[55]
1 1
.names soc.cpu.pcpi_mul.rs2[55] soc.cpu.pcpi_mul.next_rs2[56]
1 1
.names soc.cpu.pcpi_mul.rs2[56] soc.cpu.pcpi_mul.next_rs2[57]
1 1
.names soc.cpu.pcpi_mul.rs2[57] soc.cpu.pcpi_mul.next_rs2[58]
1 1
.names soc.cpu.pcpi_mul.rs2[58] soc.cpu.pcpi_mul.next_rs2[59]
1 1
.names soc.cpu.pcpi_mul.rs2[59] soc.cpu.pcpi_mul.next_rs2[60]
1 1
.names soc.cpu.pcpi_mul.rs2[60] soc.cpu.pcpi_mul.next_rs2[61]
1 1
.names soc.cpu.pcpi_mul.rs2[61] soc.cpu.pcpi_mul.next_rs2[62]
1 1
.names soc.cpu.pcpi_mul.rs2[62] soc.cpu.pcpi_mul.next_rs2[63]
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_mul.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_mul.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_mul.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_mul.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_mul.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_mul.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_mul.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_mul.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_mul.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_mul.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_mul.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_mul.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_mul.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_mul.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_mul.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_mul.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_mul.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_mul.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_mul.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_mul.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_mul.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_mul.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_mul.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_mul.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_mul.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_mul.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_mul.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_mul.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_mul.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_mul.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_mul.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_mul.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_mul.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_mul.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_mul.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_mul.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_mul.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_mul.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_mul.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_mul.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_mul.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_mul.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_mul.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_mul.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_mul.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_mul.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_mul.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_mul.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_mul.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_mul.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_mul.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_mul.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_mul.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_mul.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_mul.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_mul.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_mul.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_mul.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_mul.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_mul.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_mul.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_mul.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_mul.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_mul.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_mul.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_mul.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_mul.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_mul.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_mul.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_mul.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_mul.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_mul.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_mul.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_mul.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_mul.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_mul.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_mul.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_mul.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_mul.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_mul.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_mul.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_mul.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_mul.resetn
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[0] soc.cpu.pcpi_mul_rd[0]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[1] soc.cpu.pcpi_mul_rd[1]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[2] soc.cpu.pcpi_mul_rd[2]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[3] soc.cpu.pcpi_mul_rd[3]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[4] soc.cpu.pcpi_mul_rd[4]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[5] soc.cpu.pcpi_mul_rd[5]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[6] soc.cpu.pcpi_mul_rd[6]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[7] soc.cpu.pcpi_mul_rd[7]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[8] soc.cpu.pcpi_mul_rd[8]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[9] soc.cpu.pcpi_mul_rd[9]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[10] soc.cpu.pcpi_mul_rd[10]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[11] soc.cpu.pcpi_mul_rd[11]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[12] soc.cpu.pcpi_mul_rd[12]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[13] soc.cpu.pcpi_mul_rd[13]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[14] soc.cpu.pcpi_mul_rd[14]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[15] soc.cpu.pcpi_mul_rd[15]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[16] soc.cpu.pcpi_mul_rd[16]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[17] soc.cpu.pcpi_mul_rd[17]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[18] soc.cpu.pcpi_mul_rd[18]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[19] soc.cpu.pcpi_mul_rd[19]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[20] soc.cpu.pcpi_mul_rd[20]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[21] soc.cpu.pcpi_mul_rd[21]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[22] soc.cpu.pcpi_mul_rd[22]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[23] soc.cpu.pcpi_mul_rd[23]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[24] soc.cpu.pcpi_mul_rd[24]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[25] soc.cpu.pcpi_mul_rd[25]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[26] soc.cpu.pcpi_mul_rd[26]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[27] soc.cpu.pcpi_mul_rd[27]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[28] soc.cpu.pcpi_mul_rd[28]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[29] soc.cpu.pcpi_mul_rd[29]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[30] soc.cpu.pcpi_mul_rd[30]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[31] soc.cpu.pcpi_mul_rd[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_ready
1 1
.names soc.cpu.pcpi_mul.pcpi_wait soc.cpu.pcpi_mul_wait
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_wr
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names resetn soc.cpu.resetn
1 1
.names flash_clk soc.flash_clk
1 1
.names flash_csb soc.flash_csb
1 1
.names flash_io0_di soc.flash_io0_di
1 1
.names flash_io0_do soc.flash_io0_do
1 1
.names flash_io0_oe soc.flash_io0_oe
1 1
.names flash_io1_di soc.flash_io1_di
1 1
.names flash_io1_do soc.flash_io1_do
1 1
.names flash_io1_oe soc.flash_io1_oe
1 1
.names flash_io2_di soc.flash_io2_di
1 1
.names flash_io2_do soc.flash_io2_do
1 1
.names flash_io2_oe soc.flash_io2_oe
1 1
.names flash_io3_di soc.flash_io3_di
1 1
.names flash_io3_do soc.flash_io3_do
1 1
.names flash_io3_oe soc.flash_io3_oe
1 1
.names soc.cpu.mem_addr[0] soc.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.iomem_addr[31]
1 1
.names iomem_rdata[0] soc.iomem_rdata[0]
1 1
.names iomem_rdata[1] soc.iomem_rdata[1]
1 1
.names iomem_rdata[2] soc.iomem_rdata[2]
1 1
.names iomem_rdata[3] soc.iomem_rdata[3]
1 1
.names iomem_rdata[4] soc.iomem_rdata[4]
1 1
.names iomem_rdata[5] soc.iomem_rdata[5]
1 1
.names iomem_rdata[6] soc.iomem_rdata[6]
1 1
.names iomem_rdata[7] soc.iomem_rdata[7]
1 1
.names iomem_rdata[8] soc.iomem_rdata[8]
1 1
.names iomem_rdata[9] soc.iomem_rdata[9]
1 1
.names iomem_rdata[10] soc.iomem_rdata[10]
1 1
.names iomem_rdata[11] soc.iomem_rdata[11]
1 1
.names iomem_rdata[12] soc.iomem_rdata[12]
1 1
.names iomem_rdata[13] soc.iomem_rdata[13]
1 1
.names iomem_rdata[14] soc.iomem_rdata[14]
1 1
.names iomem_rdata[15] soc.iomem_rdata[15]
1 1
.names iomem_rdata[16] soc.iomem_rdata[16]
1 1
.names iomem_rdata[17] soc.iomem_rdata[17]
1 1
.names iomem_rdata[18] soc.iomem_rdata[18]
1 1
.names iomem_rdata[19] soc.iomem_rdata[19]
1 1
.names iomem_rdata[20] soc.iomem_rdata[20]
1 1
.names iomem_rdata[21] soc.iomem_rdata[21]
1 1
.names iomem_rdata[22] soc.iomem_rdata[22]
1 1
.names iomem_rdata[23] soc.iomem_rdata[23]
1 1
.names iomem_rdata[24] soc.iomem_rdata[24]
1 1
.names iomem_rdata[25] soc.iomem_rdata[25]
1 1
.names iomem_rdata[26] soc.iomem_rdata[26]
1 1
.names iomem_rdata[27] soc.iomem_rdata[27]
1 1
.names iomem_rdata[28] soc.iomem_rdata[28]
1 1
.names iomem_rdata[29] soc.iomem_rdata[29]
1 1
.names iomem_rdata[30] soc.iomem_rdata[30]
1 1
.names iomem_rdata[31] soc.iomem_rdata[31]
1 1
.names iomem_ready soc.iomem_ready
1 1
.names soc.cpu.mem_wdata[0] soc.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.iomem_wstrb[3]
1 1
.names $false soc.irq[0]
1 1
.names $false soc.irq[1]
1 1
.names $false soc.irq[2]
1 1
.names $false soc.irq[3]
1 1
.names $false soc.irq[4]
1 1
.names $false soc.irq[5]
1 1
.names $false soc.irq[6]
1 1
.names $false soc.irq[7]
1 1
.names $false soc.irq[8]
1 1
.names $false soc.irq[9]
1 1
.names $false soc.irq[10]
1 1
.names $false soc.irq[11]
1 1
.names $false soc.irq[12]
1 1
.names $false soc.irq[13]
1 1
.names $false soc.irq[14]
1 1
.names $false soc.irq[15]
1 1
.names $false soc.irq[16]
1 1
.names $false soc.irq[17]
1 1
.names $false soc.irq[18]
1 1
.names $false soc.irq[19]
1 1
.names $false soc.irq[20]
1 1
.names $false soc.irq[21]
1 1
.names $false soc.irq[22]
1 1
.names $false soc.irq[23]
1 1
.names $false soc.irq[24]
1 1
.names $false soc.irq[25]
1 1
.names $false soc.irq[26]
1 1
.names $false soc.irq[27]
1 1
.names $false soc.irq[28]
1 1
.names $false soc.irq[29]
1 1
.names $false soc.irq[30]
1 1
.names $false soc.irq[31]
1 1
.names $false soc.irq_5
1 1
.names $false soc.irq_6
1 1
.names $false soc.irq_7
1 1
.names $false soc.irq_stall
1 1
.names $false soc.irq_uart
1 1
.names soc.cpu.mem_addr[0] soc.mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr[31]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.mem_rdata[15]
1 1
.names soc.cpu.mem_rdata[16] soc.mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb[3]
1 1
.names soc.cpu.mem_addr[2] soc.memory.addr[0]
1 1
.names soc.cpu.mem_addr[3] soc.memory.addr[1]
1 1
.names soc.cpu.mem_addr[4] soc.memory.addr[2]
1 1
.names soc.cpu.mem_addr[5] soc.memory.addr[3]
1 1
.names soc.cpu.mem_addr[6] soc.memory.addr[4]
1 1
.names soc.cpu.mem_addr[7] soc.memory.addr[5]
1 1
.names soc.cpu.mem_addr[8] soc.memory.addr[6]
1 1
.names soc.cpu.mem_addr[9] soc.memory.addr[7]
1 1
.names soc.cpu.mem_addr[10] soc.memory.addr[8]
1 1
.names soc.cpu.mem_addr[11] soc.memory.addr[9]
1 1
.names soc.cpu.mem_addr[12] soc.memory.addr[10]
1 1
.names soc.cpu.mem_addr[13] soc.memory.addr[11]
1 1
.names soc.cpu.mem_addr[14] soc.memory.addr[12]
1 1
.names soc.cpu.mem_addr[15] soc.memory.addr[13]
1 1
.names soc.cpu.mem_addr[16] soc.memory.addr[14]
1 1
.names soc.cpu.mem_addr[17] soc.memory.addr[15]
1 1
.names soc.cpu.mem_addr[18] soc.memory.addr[16]
1 1
.names soc.cpu.mem_addr[19] soc.memory.addr[17]
1 1
.names soc.cpu.mem_addr[20] soc.memory.addr[18]
1 1
.names soc.cpu.mem_addr[21] soc.memory.addr[19]
1 1
.names soc.cpu.mem_addr[22] soc.memory.addr[20]
1 1
.names soc.cpu.mem_addr[23] soc.memory.addr[21]
1 1
.names clk_16mhz soc.memory.clk
1 1
.names soc.cpu.mem_wdata[0] soc.memory.wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.memory.wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.memory.wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.memory.wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.memory.wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.memory.wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.memory.wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.memory.wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.memory.wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.memory.wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.memory.wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.memory.wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.memory.wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.memory.wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.memory.wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.memory.wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.memory.wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.memory.wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.memory.wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.memory.wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.memory.wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.memory.wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.memory.wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.memory.wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.memory.wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.memory.wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.memory.wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.memory.wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.memory.wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.memory.wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.memory.wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.memory.wdata[31]
1 1
.names soc.memory.rdata[0] soc.ram_rdata[0]
1 1
.names soc.memory.rdata[1] soc.ram_rdata[1]
1 1
.names soc.memory.rdata[2] soc.ram_rdata[2]
1 1
.names soc.memory.rdata[3] soc.ram_rdata[3]
1 1
.names soc.memory.rdata[4] soc.ram_rdata[4]
1 1
.names soc.memory.rdata[5] soc.ram_rdata[5]
1 1
.names soc.memory.rdata[6] soc.ram_rdata[6]
1 1
.names soc.memory.rdata[7] soc.ram_rdata[7]
1 1
.names soc.memory.rdata[8] soc.ram_rdata[8]
1 1
.names soc.memory.rdata[9] soc.ram_rdata[9]
1 1
.names soc.memory.rdata[10] soc.ram_rdata[10]
1 1
.names soc.memory.rdata[11] soc.ram_rdata[11]
1 1
.names soc.memory.rdata[12] soc.ram_rdata[12]
1 1
.names soc.memory.rdata[13] soc.ram_rdata[13]
1 1
.names soc.memory.rdata[14] soc.ram_rdata[14]
1 1
.names soc.memory.rdata[15] soc.ram_rdata[15]
1 1
.names soc.memory.rdata[16] soc.ram_rdata[16]
1 1
.names soc.memory.rdata[17] soc.ram_rdata[17]
1 1
.names soc.memory.rdata[18] soc.ram_rdata[18]
1 1
.names soc.memory.rdata[19] soc.ram_rdata[19]
1 1
.names soc.memory.rdata[20] soc.ram_rdata[20]
1 1
.names soc.memory.rdata[21] soc.ram_rdata[21]
1 1
.names soc.memory.rdata[22] soc.ram_rdata[22]
1 1
.names soc.memory.rdata[23] soc.ram_rdata[23]
1 1
.names soc.memory.rdata[24] soc.ram_rdata[24]
1 1
.names soc.memory.rdata[25] soc.ram_rdata[25]
1 1
.names soc.memory.rdata[26] soc.ram_rdata[26]
1 1
.names soc.memory.rdata[27] soc.ram_rdata[27]
1 1
.names soc.memory.rdata[28] soc.ram_rdata[28]
1 1
.names soc.memory.rdata[29] soc.ram_rdata[29]
1 1
.names soc.memory.rdata[30] soc.ram_rdata[30]
1 1
.names soc.memory.rdata[31] soc.ram_rdata[31]
1 1
.names resetn soc.resetn
1 1
.names uart_in soc.ser_rx
1 1
.names uart_out soc.ser_tx
1 1
.names clk_16mhz soc.simpleuart.clk
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_dat_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_dat_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_dat_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_dat_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_dat_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_dat_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_dat_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_dat_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_dat_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_dat_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_dat_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_dat_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_dat_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_dat_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_dat_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_dat_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_dat_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_dat_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_dat_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_dat_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_dat_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_dat_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_dat_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_dat_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_dat_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_dat_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_dat_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_dat_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_dat_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_dat_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_dat_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_dat_di[31]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[30]
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_div_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_div_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_div_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_div_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_div_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_div_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_div_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_div_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_div_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_div_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_div_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_div_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_div_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_div_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_div_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_div_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_div_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_div_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_div_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_div_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_div_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_div_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_div_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_div_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_div_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_div_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_div_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_div_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_div_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_div_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_div_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_div_di[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names resetn soc.simpleuart.resetn
1 1
.names uart_out soc.simpleuart.send_pattern[0]
1 1
.names uart_in soc.simpleuart.ser_rx
1 1
.names uart_out soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.reg_dat_do[0] soc.simpleuart_reg_dat_do[0]
1 1
.names soc.simpleuart.reg_dat_do[1] soc.simpleuart_reg_dat_do[1]
1 1
.names soc.simpleuart.reg_dat_do[2] soc.simpleuart_reg_dat_do[2]
1 1
.names soc.simpleuart.reg_dat_do[3] soc.simpleuart_reg_dat_do[3]
1 1
.names soc.simpleuart.reg_dat_do[4] soc.simpleuart_reg_dat_do[4]
1 1
.names soc.simpleuart.reg_dat_do[5] soc.simpleuart_reg_dat_do[5]
1 1
.names soc.simpleuart.reg_dat_do[6] soc.simpleuart_reg_dat_do[6]
1 1
.names soc.simpleuart.reg_dat_do[7] soc.simpleuart_reg_dat_do[7]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[30]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.names soc.spimemio.rdata[0] soc.spimem_rdata[0]
1 1
.names soc.spimemio.rdata[1] soc.spimem_rdata[1]
1 1
.names soc.spimemio.rdata[2] soc.spimem_rdata[2]
1 1
.names soc.spimemio.rdata[3] soc.spimem_rdata[3]
1 1
.names soc.spimemio.rdata[4] soc.spimem_rdata[4]
1 1
.names soc.spimemio.rdata[5] soc.spimem_rdata[5]
1 1
.names soc.spimemio.rdata[6] soc.spimem_rdata[6]
1 1
.names soc.spimemio.rdata[7] soc.spimem_rdata[7]
1 1
.names soc.spimemio.rdata[8] soc.spimem_rdata[8]
1 1
.names soc.spimemio.rdata[9] soc.spimem_rdata[9]
1 1
.names soc.spimemio.rdata[10] soc.spimem_rdata[10]
1 1
.names soc.spimemio.rdata[11] soc.spimem_rdata[11]
1 1
.names soc.spimemio.rdata[12] soc.spimem_rdata[12]
1 1
.names soc.spimemio.rdata[13] soc.spimem_rdata[13]
1 1
.names soc.spimemio.rdata[14] soc.spimem_rdata[14]
1 1
.names soc.spimemio.rdata[15] soc.spimem_rdata[15]
1 1
.names soc.spimemio.rdata[16] soc.spimem_rdata[16]
1 1
.names soc.spimemio.rdata[17] soc.spimem_rdata[17]
1 1
.names soc.spimemio.rdata[18] soc.spimem_rdata[18]
1 1
.names soc.spimemio.rdata[19] soc.spimem_rdata[19]
1 1
.names soc.spimemio.rdata[20] soc.spimem_rdata[20]
1 1
.names soc.spimemio.rdata[21] soc.spimem_rdata[21]
1 1
.names soc.spimemio.rdata[22] soc.spimem_rdata[22]
1 1
.names soc.spimemio.rdata[23] soc.spimem_rdata[23]
1 1
.names soc.spimemio.rdata[24] soc.spimem_rdata[24]
1 1
.names soc.spimemio.rdata[25] soc.spimem_rdata[25]
1 1
.names soc.spimemio.rdata[26] soc.spimem_rdata[26]
1 1
.names soc.spimemio.rdata[27] soc.spimem_rdata[27]
1 1
.names soc.spimemio.rdata[28] soc.spimem_rdata[28]
1 1
.names soc.spimemio.rdata[29] soc.spimem_rdata[29]
1 1
.names soc.spimemio.rdata[30] soc.spimem_rdata[30]
1 1
.names soc.spimemio.rdata[31] soc.spimem_rdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.spimemio.addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.spimemio.addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.spimemio.addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.spimemio.addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.spimemio.addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.spimemio.addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.spimemio.addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.spimemio.addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.spimemio.addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.spimemio.addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.spimemio.addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.spimemio.addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.spimemio.addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.spimemio.addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.spimemio.addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.spimemio.addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.spimemio.addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.spimemio.addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.spimemio.addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.spimemio.addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.spimemio.addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.spimemio.addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.spimemio.addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.spimemio.addr[23]
1 1
.names soc.cpu.mem_wdata[0] soc.spimemio.cfgreg_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.spimemio.cfgreg_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.spimemio.cfgreg_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.spimemio.cfgreg_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.spimemio.cfgreg_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.spimemio.cfgreg_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.spimemio.cfgreg_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.spimemio.cfgreg_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.spimemio.cfgreg_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.spimemio.cfgreg_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.spimemio.cfgreg_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.spimemio.cfgreg_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.spimemio.cfgreg_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.spimemio.cfgreg_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.spimemio.cfgreg_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.spimemio.cfgreg_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.spimemio.cfgreg_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.spimemio.cfgreg_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.spimemio.cfgreg_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.spimemio.cfgreg_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.spimemio.cfgreg_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.spimemio.cfgreg_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.spimemio.cfgreg_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.spimemio.cfgreg_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.spimemio.cfgreg_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.spimemio.cfgreg_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.spimemio.cfgreg_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.spimemio.cfgreg_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.spimemio.cfgreg_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.spimemio.cfgreg_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.spimemio.cfgreg_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.spimemio.cfgreg_di[31]
1 1
.names flash_io0_di soc.spimemio.cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio.cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio.cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio.cfgreg_do[3]
1 1
.names flash_clk soc.spimemio.cfgreg_do[4]
1 1
.names flash_csb soc.spimemio.cfgreg_do[5]
1 1
.names $false soc.spimemio.cfgreg_do[6]
1 1
.names $false soc.spimemio.cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio.cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio.cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio.cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio.cfgreg_do[11]
1 1
.names clk_16mhz soc.spimemio.clk
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.dout_tag[3]
1 1
.names flash_clk soc.spimemio.flash_clk
1 1
.names flash_csb soc.spimemio.flash_csb
1 1
.names flash_io0_di soc.spimemio.flash_io0_di
1 1
.names flash_io0_do soc.spimemio.flash_io0_do
1 1
.names flash_io0_oe soc.spimemio.flash_io0_oe
1 1
.names flash_io1_di soc.spimemio.flash_io1_di
1 1
.names flash_io1_do soc.spimemio.flash_io1_do
1 1
.names flash_io1_oe soc.spimemio.flash_io1_oe
1 1
.names flash_io2_di soc.spimemio.flash_io2_di
1 1
.names flash_io2_do soc.spimemio.flash_io2_do
1 1
.names flash_io2_oe soc.spimemio.flash_io2_oe
1 1
.names flash_io3_di soc.spimemio.flash_io3_di
1 1
.names flash_io3_do soc.spimemio.flash_io3_do
1 1
.names flash_io3_oe soc.spimemio.flash_io3_oe
1 1
.names resetn soc.spimemio.resetn
1 1
.names clk_16mhz soc.spimemio.xfer.clk
1 1
.names soc.spimemio.din_data[0] soc.spimemio.xfer.din_data[0]
1 1
.names soc.spimemio.din_data[1] soc.spimemio.xfer.din_data[1]
1 1
.names soc.spimemio.din_data[2] soc.spimemio.xfer.din_data[2]
1 1
.names soc.spimemio.din_data[3] soc.spimemio.xfer.din_data[3]
1 1
.names soc.spimemio.din_data[4] soc.spimemio.xfer.din_data[4]
1 1
.names soc.spimemio.din_data[5] soc.spimemio.xfer.din_data[5]
1 1
.names soc.spimemio.din_data[6] soc.spimemio.xfer.din_data[6]
1 1
.names soc.spimemio.din_data[7] soc.spimemio.xfer.din_data[7]
1 1
.names soc.spimemio.din_qspi soc.spimemio.xfer.din_qspi
1 1
.names soc.spimemio.din_rd soc.spimemio.xfer.din_rd
1 1
.names soc.spimemio.din_tag[0] soc.spimemio.xfer.din_tag[0]
1 1
.names soc.spimemio.din_tag[1] soc.spimemio.xfer.din_tag[1]
1 1
.names soc.spimemio.din_tag[2] soc.spimemio.xfer.din_tag[2]
1 1
.names soc.spimemio.din_tag[3] soc.spimemio.xfer.din_tag[3]
1 1
.names soc.spimemio.din_valid soc.spimemio.xfer.din_valid
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.xfer.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.xfer.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.xfer.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.xfer.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.xfer.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.xfer.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.xfer.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.xfer.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.xfer.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.xfer.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.xfer.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.xfer.dout_tag[3]
1 1
.names flash_io0_di soc.spimemio.xfer.flash_io0_di
1 1
.names flash_io1_di soc.spimemio.xfer.flash_io1_di
1 1
.names flash_io2_di soc.spimemio.xfer.flash_io2_di
1 1
.names flash_io3_di soc.spimemio.xfer.flash_io3_di
1 1
.names soc.spimemio.xfer_resetn soc.spimemio.xfer.resetn
1 1
.names soc.spimemio.xfer.flash_clk soc.spimemio.xfer_clk
1 1
.names soc.spimemio.xfer.flash_csb soc.spimemio.xfer_csb
1 1
.names soc.spimemio.xfer.din_ddr soc.spimemio.xfer_ddr
1 1
.names soc.spimemio.xfer.din_dspi soc.spimemio.xfer_dspi
1 1
.names flash_io0_di soc.spimemio_cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio_cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio_cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio_cfgreg_do[3]
1 1
.names flash_clk soc.spimemio_cfgreg_do[4]
1 1
.names flash_csb soc.spimemio_cfgreg_do[5]
1 1
.names $false soc.spimemio_cfgreg_do[6]
1 1
.names $false soc.spimemio_cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio_cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio_cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio_cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio_cfgreg_do[11]
1 1
.end
