

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Thu Nov 28 18:17:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4721|     4721| 47.210 us | 47.210 us |  4721|  4721|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     4720|     4720|       590|          -|          -|     8|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       96|       96|         2|          -|          -|    48|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    186|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      72|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      72|    246|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_273_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln203_2_fu_283_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_3_fu_314_p2  |     +    |      0|  0|  13|          13|          13|
    |add_ln203_fu_222_p2    |     +    |      0|  0|  15|           9|           9|
    |i_fu_128_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_208_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_259_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln203_1_fu_192_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_2_fu_247_p2  |     -    |      0|  0|  17|          13|          13|
    |sub_ln203_3_fu_308_p2  |     -    |      0|  0|  13|          13|          13|
    |sub_ln203_fu_158_p2    |     -    |      0|  0|  15|           8|           8|
    |icmp_ln250_fu_122_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln251_fu_202_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln252_fu_253_p2   |   icmp   |      0|  0|  11|           6|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 186|         118|         109|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_89   |   9|          2|    4|          8|
    |j_0_reg_100  |   9|          2|    3|          6|
    |k_0_reg_111  |   9|          2|    6|         12|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   14|         32|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln203_3_reg_372   |  13|   0|   13|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_0_reg_89            |   4|   0|    4|          0|
    |i_reg_326             |   4|   0|    4|          0|
    |j_0_reg_100           |   3|   0|    3|          0|
    |j_reg_344             |   3|   0|    3|          0|
    |k_0_reg_111           |   6|   0|    6|          0|
    |k_reg_362             |   6|   0|    6|          0|
    |sext_ln203_1_reg_336  |   8|   0|   12|          4|
    |sext_ln203_reg_331    |   8|   0|    9|          1|
    |sub_ln203_2_reg_354   |   9|   0|   13|          4|
    |zext_ln203_4_reg_349  |   3|   0|   13|         10|
    +----------------------+----+----+-----+-----------+
    |Total                 |  72|   0|   91|         19|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_start           |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_done            | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_idle            | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_ready           | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|input_V_address0   | out |   12|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |   40|  ap_memory |        input_V       |     array    |
|output_V_address0  | out |   12|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |   40|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

