{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632584591889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632584591896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 25 12:43:11 2021 " "Processing started: Sat Sep 25 12:43:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632584591896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584591896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions " "Command: quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584591896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632584592369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial " "Found entity 1: Parallel2Serial" {  } { { "Parallel2Serial.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctions " "Found entity 1: basicfunctions" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnter.v 1 1 " "Found 1 design units, including 1 entities, in source file cnter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnter " "Found entity 1: cnter" {  } { { "cnter.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctionstest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctionstest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctionstest " "Found entity 1: basicfunctionstest" {  } { { "basicfunctionstest.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctionstest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnter8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cnter8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnter8Bits " "Found entity 1: cnter8Bits" {  } { { "cnter8Bits.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 2 2 " "Found 2 design units, including 2 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_altufm_osc_7v7 " "Found entity 1: osc_altufm_osc_7v7" {  } { { "osc.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601313 ""} { "Info" "ISGN_ENTITY_NAME" "2 osc " "Found entity 2: osc" {  } { { "osc.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7864drv.v 1 1 " "Found 1 design units, including 1 entities, in source file ad7864drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7864Drv " "Found entity 1: ad7864Drv" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4boot.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4boot " "Found entity 1: mux4boot" {  } { { "mux4boot.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux4boot.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootgpio.v 0 0 " "Found 0 design units, including 0 entities, in source file bootgpio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbsample.v 1 1 " "Found 1 design units, including 1 entities, in source file dbsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 DbSampleTruthTable " "Found entity 1: DbSampleTruthTable" {  } { { "DbSample.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/DbSample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basicfunctions " "Elaborating entity \"basicfunctions\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632584601392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst12\"" {  } { { "basicfunctions.bdf" "inst12" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { -24 160 240 56 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst12\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst12\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst12\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst12\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601444 ""}  } { { "mux2.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632584601444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c mux2:inst12\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"mux2:inst12\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc osc:inst5 " "Elaborating entity \"osc\" for hierarchy \"osc:inst5\"" {  } { { "basicfunctions.bdf" "inst5" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { -24 -32 128 56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_altufm_osc_7v7 osc:inst5\|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component " "Elaborating entity \"osc_altufm_osc_7v7\" for hierarchy \"osc:inst5\|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component\"" {  } { { "osc.v" "osc_altufm_osc_7v7_component" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnter8Bits cnter8Bits:inst3 " "Elaborating entity \"cnter8Bits\" for hierarchy \"cnter8Bits:inst3\"" {  } { { "basicfunctions.bdf" "inst3" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 352 288 432 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnter8Bits.v" "LPM_COUNTER_component" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnter8Bits.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632584601576 ""}  } { { "cnter8Bits.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632584601576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p4h " "Found entity 1: cntr_p4h" {  } { { "db/cntr_p4h.tdf" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/cntr_p4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p4h cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated " "Elaborating entity \"cntr_p4h\" for hierarchy \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7864Drv ad7864Drv:inst13 " "Elaborating entity \"ad7864Drv\" for hierarchy \"ad7864Drv:inst13\"" {  } { { "basicfunctions.bdf" "inst13" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 528 184 400 640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601660 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dsp_conv_bar ad7864Drv.v(46) " "Verilog HDL Always Construct warning at ad7864Drv.v(46): variable \"dsp_conv_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(53) " "Verilog HDL Always Construct warning at ad7864Drv.v(53): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adcen ad7864Drv.v(57) " "Verilog HDL Always Construct warning at ad7864Drv.v(57): variable \"adcen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(58) " "Verilog HDL Always Construct warning at ad7864Drv.v(58): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(64) " "Verilog HDL Always Construct warning at ad7864Drv.v(64): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(68) " "Verilog HDL Always Construct warning at ad7864Drv.v(68): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(72) " "Verilog HDL Always Construct warning at ad7864Drv.v(72): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnter ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"cnter\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcen ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"adcen\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clken ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"clken\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "db_rdy ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"db_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_rdy ad7864Drv.v(44) " "Inferred latch for \"db_rdy\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clken ad7864Drv.v(44) " "Inferred latch for \"clken\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcen ad7864Drv.v(44) " "Inferred latch for \"adcen\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[0\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[0\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[1\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[1\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[2\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[2\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[3\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[3\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601661 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[4\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[4\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601662 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[5\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[5\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601662 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[6\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[6\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601662 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADC_CHIP_NO Parallel2Serial.v 8 parallel2serial4onead7265.v(8) " "Verilog HDL macro warning at parallel2serial4onead7265.v(8): overriding existing definition for macro \"ADC_CHIP_NO\", which was defined in \"Parallel2Serial.v\", line 8" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632584601676 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SPI_CLK_NO Parallel2Serial.v 9 parallel2serial4onead7265.v(9) " "Verilog HDL macro warning at parallel2serial4onead7265.v(9): overriding existing definition for macro \"SPI_CLK_NO\", which was defined in \"Parallel2Serial.v\", line 9" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632584601676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parallel2serial4onead7265.v 1 1 " "Using design file parallel2serial4onead7265.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial4OneAD7265 " "Found entity 1: Parallel2Serial4OneAD7265" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632584601677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632584601677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel2Serial4OneAD7265 Parallel2Serial4OneAD7265:inst18 " "Elaborating entity \"Parallel2Serial4OneAD7265\" for hierarchy \"Parallel2Serial4OneAD7265:inst18\"" {  } { { "basicfunctions.bdf" "inst18" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 696 192 352 840 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632584601678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 parallel2serial4onead7265.v(46) " "Verilog HDL assignment warning at parallel2serial4onead7265.v(46): truncated value with size 4 to match size of target (1)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632584601679 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable parallel2serial4onead7265.v(54) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(54): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601679 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter parallel2serial4onead7265.v(60) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(60): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601679 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_bar parallel2serial4onead7265.v(100) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(100): variable \"rd_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601679 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter parallel2serial4onead7265.v(108) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(108): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601679 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter parallel2serial4onead7265.v(109) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(109): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter parallel2serial4onead7265.v(110) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(110): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter parallel2serial4onead7265.v(111) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(111): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en parallel2serial4onead7265.v(51) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(51): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnter parallel2serial4onead7265.v(51) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(51): inferring latch(es) for variable \"cnter\", which holds its previous value in one or more paths through the always construct" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_bar parallel2serial4onead7265.v(51) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(51): inferring latch(es) for variable \"rd_bar\", which holds its previous value in one or more paths through the always construct" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enspi parallel2serial4onead7265.v(51) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(51): inferring latch(es) for variable \"enspi\", which holds its previous value in one or more paths through the always construct" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dbrdy parallel2serial4onead7265.v(51) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(51): inferring latch(es) for variable \"dbrdy\", which holds its previous value in one or more paths through the always construct" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_cs_bar parallel2serial4onead7265.v(123) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(123): variable \"reg_cs_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_cs_bar parallel2serial4onead7265.v(121) " "Verilog HDL Always Construct warning at parallel2serial4onead7265.v(121): inferring latch(es) for variable \"reg_cs_bar\", which holds its previous value in one or more paths through the always construct" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632584601680 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parallel2serial4onead7265.v(154) " "Verilog HDL assignment warning at parallel2serial4onead7265.v(154): truncated value with size 32 to match size of target (4)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632584601681 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbrdy parallel2serial4onead7265.v(100) " "Inferred latch for \"dbrdy\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enspi parallel2serial4onead7265.v(100) " "Inferred latch for \"enspi\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_bar parallel2serial4onead7265.v(100) " "Inferred latch for \"rd_bar\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[0\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[0\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[1\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[1\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[2\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[2\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[3\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[3\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[4\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[4\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601682 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[5\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[5\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601683 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[6\] parallel2serial4onead7265.v(100) " "Inferred latch for \"cnter\[6\]\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601683 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en parallel2serial4onead7265.v(100) " "Inferred latch for \"en\" at parallel2serial4onead7265.v(100)" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584601683 "|basicfunctions|Parallel2Serial4OneAD7265:inst18"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cs_bar " "Latch Parallel2Serial4OneAD7265:inst18\|cs_bar has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|always0~synth " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601952 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad7864Drv:inst13\|adcen " "Latch ad7864Drv:inst13\|adcen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad7864Drv:inst13\|adcen " "Ports D and ENA on the latch are fed by the same signal ad7864Drv:inst13\|adcen" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601952 ""}  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|en " "Latch Parallel2Serial4OneAD7265:inst18\|en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601952 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601952 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[1\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601952 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[2\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601952 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[3\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601953 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[4\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601953 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[5\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601953 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|cnter\[6\] " "Latch Parallel2Serial4OneAD7265:inst18\|cnter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Parallel2Serial4OneAD7265:inst18\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal Parallel2Serial4OneAD7265:inst18\|cnter\[0\]" {  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601953 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad7864Drv:inst13\|db_rdy " "Latch ad7864Drv:inst13\|db_rdy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad7864Drv:inst13\|cnter\[0\] " "Ports D and ENA on the latch are fed by the same signal ad7864Drv:inst13\|cnter\[0\]" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601953 ""}  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Parallel2Serial4OneAD7265:inst18\|enspi " "Latch Parallel2Serial4OneAD7265:inst18\|enspi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLOCKPIN " "Ports D and ENA on the latch are fed by the same signal CLOCKPIN" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 96 -40 136 112 "CLOCKPIN" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632584601953 ""}  } { { "parallel2serial4onead7265.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parallel2serial4onead7265.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632584601953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_PWR_EN VCC " "Pin \"DSP_PWR_EN\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 64 1296 1472 80 "DSP_PWR_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|DSP_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_RST VCC " "Pin \"DSP_RST\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 224 1224 1400 240 "DSP_RST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|DSP_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0 VCC " "Pin \"GPIO0\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 376 1056 1232 392 "GPIO0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|GPIO0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1 VCC " "Pin \"GPIO1\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 400 1056 1232 416 "GPIO1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|GPIO1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO2 GND " "Pin \"GPIO2\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 424 1056 1232 440 "GPIO2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|GPIO2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO3 GND " "Pin \"GPIO3\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 448 1056 1232 464 "GPIO3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|GPIO3"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_CS\[3\] GND " "Pin \"AD_CS\[3\]\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 720 408 584 736 "AD_CS\[3..0\]" "" } { 656 376 464 673 "AD_CS\[3..0\]" "" } { 656 304 368 673 "AD_CS\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|AD_CS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_CS\[2\] GND " "Pin \"AD_CS\[2\]\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 720 408 584 736 "AD_CS\[3..0\]" "" } { 656 376 464 673 "AD_CS\[3..0\]" "" } { 656 304 368 673 "AD_CS\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|AD_CS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_CS\[1\] GND " "Pin \"AD_CS\[1\]\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 720 408 584 736 "AD_CS\[3..0\]" "" } { 656 376 464 673 "AD_CS\[3..0\]" "" } { 656 304 368 673 "AD_CS\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632584602018 "|basicfunctions|AD_CS[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632584602018 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632584602139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632584602148 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632584602148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632584602148 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1632584602148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632584602148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632584602288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 25 12:43:22 2021 " "Processing ended: Sat Sep 25 12:43:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632584602288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632584602288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632584602288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632584602288 ""}
