// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln160,
        C_1_address0,
        C_1_ce0,
        C_1_q0,
        C_2_address0,
        C_2_ce0,
        C_2_q0,
        C_3_address0,
        C_3_ce0,
        C_3_q0,
        C_4_address0,
        C_4_ce0,
        C_4_q0,
        C_5_address0,
        C_5_ce0,
        C_5_q0,
        C_6_address0,
        C_6_ce0,
        C_6_q0,
        C_7_address0,
        C_7_ce0,
        C_7_q0,
        C_8_address0,
        C_8_ce0,
        C_8_q0,
        C_9_address0,
        C_9_ce0,
        C_9_q0,
        C_10_address0,
        C_10_ce0,
        C_10_q0,
        C_11_address0,
        C_11_ce0,
        C_11_q0,
        C_12_address0,
        C_12_ce0,
        C_12_q0,
        C_13_address0,
        C_13_ce0,
        C_13_q0,
        C_14_address0,
        C_14_ce0,
        C_14_q0,
        C_15_address0,
        C_15_ce0,
        C_15_q0,
        C_16_address0,
        C_16_ce0,
        C_16_q0,
        C_17_address0,
        C_17_ce0,
        C_17_q0,
        C_18_address0,
        C_18_ce0,
        C_18_q0,
        C_19_address0,
        C_19_ce0,
        C_19_q0,
        C_20_address0,
        C_20_ce0,
        C_20_q0,
        C_21_address0,
        C_21_ce0,
        C_21_q0,
        C_22_address0,
        C_22_ce0,
        C_22_q0,
        C_23_address0,
        C_23_ce0,
        C_23_q0,
        C_24_address0,
        C_24_ce0,
        C_24_q0,
        C_25_address0,
        C_25_ce0,
        C_25_q0,
        C_26_address0,
        C_26_ce0,
        C_26_q0,
        C_27_address0,
        C_27_ce0,
        C_27_q0,
        C_28_address0,
        C_28_ce0,
        C_28_q0,
        C_29_address0,
        C_29_ce0,
        C_29_q0,
        C_30_address0,
        C_30_ce0,
        C_30_q0,
        C_31_address0,
        C_31_ce0,
        C_31_q0,
        C_32_address0,
        C_32_ce0,
        C_32_q0,
        C_33_address0,
        C_33_ce0,
        C_33_q0,
        C_34_address0,
        C_34_ce0,
        C_34_q0,
        C_35_address0,
        C_35_ce0,
        C_35_q0,
        C_36_address0,
        C_36_ce0,
        C_36_q0,
        C_37_address0,
        C_37_ce0,
        C_37_q0,
        C_38_address0,
        C_38_ce0,
        C_38_q0,
        C_39_address0,
        C_39_ce0,
        C_39_q0,
        C_40_address0,
        C_40_ce0,
        C_40_q0,
        C_41_address0,
        C_41_ce0,
        C_41_q0,
        C_42_address0,
        C_42_ce0,
        C_42_q0,
        C_43_address0,
        C_43_ce0,
        C_43_q0,
        C_44_address0,
        C_44_ce0,
        C_44_q0,
        C_45_address0,
        C_45_ce0,
        C_45_q0,
        C_46_address0,
        C_46_ce0,
        C_46_q0,
        C_47_address0,
        C_47_ce0,
        C_47_q0,
        C_48_address0,
        C_48_ce0,
        C_48_q0,
        C_49_address0,
        C_49_ce0,
        C_49_q0,
        C_50_address0,
        C_50_ce0,
        C_50_q0,
        C_51_address0,
        C_51_ce0,
        C_51_q0,
        C_52_address0,
        C_52_ce0,
        C_52_q0,
        C_53_address0,
        C_53_ce0,
        C_53_q0,
        C_54_address0,
        C_54_ce0,
        C_54_q0,
        C_55_address0,
        C_55_ce0,
        C_55_q0,
        C_56_address0,
        C_56_ce0,
        C_56_q0,
        C_57_address0,
        C_57_ce0,
        C_57_q0,
        C_58_address0,
        C_58_ce0,
        C_58_q0,
        C_59_address0,
        C_59_ce0,
        C_59_q0,
        C_60_address0,
        C_60_ce0,
        C_60_q0,
        C_61_address0,
        C_61_ce0,
        C_61_q0,
        C_62_address0,
        C_62_ce0,
        C_62_q0,
        C_63_address0,
        C_63_ce0,
        C_63_q0,
        C_64_address0,
        C_64_ce0,
        C_64_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln160;
output  [7:0] C_1_address0;
output   C_1_ce0;
input  [23:0] C_1_q0;
output  [7:0] C_2_address0;
output   C_2_ce0;
input  [23:0] C_2_q0;
output  [7:0] C_3_address0;
output   C_3_ce0;
input  [23:0] C_3_q0;
output  [7:0] C_4_address0;
output   C_4_ce0;
input  [23:0] C_4_q0;
output  [7:0] C_5_address0;
output   C_5_ce0;
input  [23:0] C_5_q0;
output  [7:0] C_6_address0;
output   C_6_ce0;
input  [23:0] C_6_q0;
output  [7:0] C_7_address0;
output   C_7_ce0;
input  [23:0] C_7_q0;
output  [7:0] C_8_address0;
output   C_8_ce0;
input  [23:0] C_8_q0;
output  [7:0] C_9_address0;
output   C_9_ce0;
input  [23:0] C_9_q0;
output  [7:0] C_10_address0;
output   C_10_ce0;
input  [23:0] C_10_q0;
output  [7:0] C_11_address0;
output   C_11_ce0;
input  [23:0] C_11_q0;
output  [7:0] C_12_address0;
output   C_12_ce0;
input  [23:0] C_12_q0;
output  [7:0] C_13_address0;
output   C_13_ce0;
input  [23:0] C_13_q0;
output  [7:0] C_14_address0;
output   C_14_ce0;
input  [23:0] C_14_q0;
output  [7:0] C_15_address0;
output   C_15_ce0;
input  [23:0] C_15_q0;
output  [7:0] C_16_address0;
output   C_16_ce0;
input  [23:0] C_16_q0;
output  [7:0] C_17_address0;
output   C_17_ce0;
input  [23:0] C_17_q0;
output  [7:0] C_18_address0;
output   C_18_ce0;
input  [23:0] C_18_q0;
output  [7:0] C_19_address0;
output   C_19_ce0;
input  [23:0] C_19_q0;
output  [7:0] C_20_address0;
output   C_20_ce0;
input  [23:0] C_20_q0;
output  [7:0] C_21_address0;
output   C_21_ce0;
input  [23:0] C_21_q0;
output  [7:0] C_22_address0;
output   C_22_ce0;
input  [23:0] C_22_q0;
output  [7:0] C_23_address0;
output   C_23_ce0;
input  [23:0] C_23_q0;
output  [7:0] C_24_address0;
output   C_24_ce0;
input  [23:0] C_24_q0;
output  [7:0] C_25_address0;
output   C_25_ce0;
input  [23:0] C_25_q0;
output  [7:0] C_26_address0;
output   C_26_ce0;
input  [23:0] C_26_q0;
output  [7:0] C_27_address0;
output   C_27_ce0;
input  [23:0] C_27_q0;
output  [7:0] C_28_address0;
output   C_28_ce0;
input  [23:0] C_28_q0;
output  [7:0] C_29_address0;
output   C_29_ce0;
input  [23:0] C_29_q0;
output  [7:0] C_30_address0;
output   C_30_ce0;
input  [23:0] C_30_q0;
output  [7:0] C_31_address0;
output   C_31_ce0;
input  [23:0] C_31_q0;
output  [7:0] C_32_address0;
output   C_32_ce0;
input  [23:0] C_32_q0;
output  [7:0] C_33_address0;
output   C_33_ce0;
input  [23:0] C_33_q0;
output  [7:0] C_34_address0;
output   C_34_ce0;
input  [23:0] C_34_q0;
output  [7:0] C_35_address0;
output   C_35_ce0;
input  [23:0] C_35_q0;
output  [7:0] C_36_address0;
output   C_36_ce0;
input  [23:0] C_36_q0;
output  [7:0] C_37_address0;
output   C_37_ce0;
input  [23:0] C_37_q0;
output  [7:0] C_38_address0;
output   C_38_ce0;
input  [23:0] C_38_q0;
output  [7:0] C_39_address0;
output   C_39_ce0;
input  [23:0] C_39_q0;
output  [7:0] C_40_address0;
output   C_40_ce0;
input  [23:0] C_40_q0;
output  [7:0] C_41_address0;
output   C_41_ce0;
input  [23:0] C_41_q0;
output  [7:0] C_42_address0;
output   C_42_ce0;
input  [23:0] C_42_q0;
output  [7:0] C_43_address0;
output   C_43_ce0;
input  [23:0] C_43_q0;
output  [7:0] C_44_address0;
output   C_44_ce0;
input  [23:0] C_44_q0;
output  [7:0] C_45_address0;
output   C_45_ce0;
input  [23:0] C_45_q0;
output  [7:0] C_46_address0;
output   C_46_ce0;
input  [23:0] C_46_q0;
output  [7:0] C_47_address0;
output   C_47_ce0;
input  [23:0] C_47_q0;
output  [7:0] C_48_address0;
output   C_48_ce0;
input  [23:0] C_48_q0;
output  [7:0] C_49_address0;
output   C_49_ce0;
input  [23:0] C_49_q0;
output  [7:0] C_50_address0;
output   C_50_ce0;
input  [23:0] C_50_q0;
output  [7:0] C_51_address0;
output   C_51_ce0;
input  [23:0] C_51_q0;
output  [7:0] C_52_address0;
output   C_52_ce0;
input  [23:0] C_52_q0;
output  [7:0] C_53_address0;
output   C_53_ce0;
input  [23:0] C_53_q0;
output  [7:0] C_54_address0;
output   C_54_ce0;
input  [23:0] C_54_q0;
output  [7:0] C_55_address0;
output   C_55_ce0;
input  [23:0] C_55_q0;
output  [7:0] C_56_address0;
output   C_56_ce0;
input  [23:0] C_56_q0;
output  [7:0] C_57_address0;
output   C_57_ce0;
input  [23:0] C_57_q0;
output  [7:0] C_58_address0;
output   C_58_ce0;
input  [23:0] C_58_q0;
output  [7:0] C_59_address0;
output   C_59_ce0;
input  [23:0] C_59_q0;
output  [7:0] C_60_address0;
output   C_60_ce0;
input  [23:0] C_60_q0;
output  [7:0] C_61_address0;
output   C_61_ce0;
input  [23:0] C_61_q0;
output  [7:0] C_62_address0;
output   C_62_ce0;
input  [23:0] C_62_q0;
output  [7:0] C_63_address0;
output   C_63_ce0;
input  [23:0] C_63_q0;
output  [7:0] C_64_address0;
output   C_64_ce0;
input  [23:0] C_64_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln160_fu_1124_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln160_fu_1170_p1;
reg   [1:0] trunc_ln160_reg_1642;
wire   [3:0] trunc_ln161_fu_1174_p1;
reg   [3:0] trunc_ln161_reg_1647;
wire   [23:0] tmp_6_fu_1579_p11;
reg   [23:0] tmp_6_reg_1975;
wire   [63:0] zext_ln163_1_fu_1206_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_01001_grp1;
reg   [6:0] j_fu_244;
wire   [6:0] add_ln161_fu_1274_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_248;
wire   [8:0] select_ln160_1_fu_1162_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten14_fu_252;
wire   [14:0] add_ln160_1_fu_1130_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten14_load;
reg    C_1_ce0_local;
reg    C_2_ce0_local;
reg    C_3_ce0_local;
reg    C_4_ce0_local;
reg    C_5_ce0_local;
reg    C_6_ce0_local;
reg    C_7_ce0_local;
reg    C_8_ce0_local;
reg    C_9_ce0_local;
reg    C_10_ce0_local;
reg    C_11_ce0_local;
reg    C_12_ce0_local;
reg    C_13_ce0_local;
reg    C_14_ce0_local;
reg    C_15_ce0_local;
reg    C_16_ce0_local;
reg    C_17_ce0_local;
reg    C_18_ce0_local;
reg    C_19_ce0_local;
reg    C_20_ce0_local;
reg    C_21_ce0_local;
reg    C_22_ce0_local;
reg    C_23_ce0_local;
reg    C_24_ce0_local;
reg    C_25_ce0_local;
reg    C_26_ce0_local;
reg    C_27_ce0_local;
reg    C_28_ce0_local;
reg    C_29_ce0_local;
reg    C_30_ce0_local;
reg    C_31_ce0_local;
reg    C_32_ce0_local;
reg    C_33_ce0_local;
reg    C_34_ce0_local;
reg    C_35_ce0_local;
reg    C_36_ce0_local;
reg    C_37_ce0_local;
reg    C_38_ce0_local;
reg    C_39_ce0_local;
reg    C_40_ce0_local;
reg    C_41_ce0_local;
reg    C_42_ce0_local;
reg    C_43_ce0_local;
reg    C_44_ce0_local;
reg    C_45_ce0_local;
reg    C_46_ce0_local;
reg    C_47_ce0_local;
reg    C_48_ce0_local;
reg    C_49_ce0_local;
reg    C_50_ce0_local;
reg    C_51_ce0_local;
reg    C_52_ce0_local;
reg    C_53_ce0_local;
reg    C_54_ce0_local;
reg    C_55_ce0_local;
reg    C_56_ce0_local;
reg    C_57_ce0_local;
reg    C_58_ce0_local;
reg    C_59_ce0_local;
reg    C_60_ce0_local;
reg    C_61_ce0_local;
reg    C_62_ce0_local;
reg    C_63_ce0_local;
reg    C_64_ce0_local;
wire   [0:0] icmp_ln161_fu_1148_p2;
wire   [8:0] add_ln160_fu_1142_p2;
wire   [6:0] select_ln160_fu_1154_p3;
wire   [5:0] tmp_s_fu_1188_p4;
wire   [1:0] lshr_ln9_fu_1178_p4;
wire   [7:0] tmp_1_fu_1198_p3;
wire   [23:0] tmp_2_fu_1295_p33;
wire   [23:0] tmp_3_fu_1366_p33;
wire   [23:0] tmp_4_fu_1437_p33;
wire   [23:0] tmp_5_fu_1508_p33;
wire   [23:0] tmp_2_fu_1295_p35;
wire   [23:0] tmp_3_fu_1366_p35;
wire   [23:0] tmp_4_fu_1437_p35;
wire   [23:0] tmp_5_fu_1508_p35;
wire   [23:0] tmp_6_fu_1579_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_2_fu_1295_p1;
wire   [3:0] tmp_2_fu_1295_p3;
wire   [3:0] tmp_2_fu_1295_p5;
wire   [3:0] tmp_2_fu_1295_p7;
wire   [3:0] tmp_2_fu_1295_p9;
wire   [3:0] tmp_2_fu_1295_p11;
wire   [3:0] tmp_2_fu_1295_p13;
wire   [3:0] tmp_2_fu_1295_p15;
wire  signed [3:0] tmp_2_fu_1295_p17;
wire  signed [3:0] tmp_2_fu_1295_p19;
wire  signed [3:0] tmp_2_fu_1295_p21;
wire  signed [3:0] tmp_2_fu_1295_p23;
wire  signed [3:0] tmp_2_fu_1295_p25;
wire  signed [3:0] tmp_2_fu_1295_p27;
wire  signed [3:0] tmp_2_fu_1295_p29;
wire  signed [3:0] tmp_2_fu_1295_p31;
wire   [3:0] tmp_3_fu_1366_p1;
wire   [3:0] tmp_3_fu_1366_p3;
wire   [3:0] tmp_3_fu_1366_p5;
wire   [3:0] tmp_3_fu_1366_p7;
wire   [3:0] tmp_3_fu_1366_p9;
wire   [3:0] tmp_3_fu_1366_p11;
wire   [3:0] tmp_3_fu_1366_p13;
wire   [3:0] tmp_3_fu_1366_p15;
wire  signed [3:0] tmp_3_fu_1366_p17;
wire  signed [3:0] tmp_3_fu_1366_p19;
wire  signed [3:0] tmp_3_fu_1366_p21;
wire  signed [3:0] tmp_3_fu_1366_p23;
wire  signed [3:0] tmp_3_fu_1366_p25;
wire  signed [3:0] tmp_3_fu_1366_p27;
wire  signed [3:0] tmp_3_fu_1366_p29;
wire  signed [3:0] tmp_3_fu_1366_p31;
wire   [3:0] tmp_4_fu_1437_p1;
wire   [3:0] tmp_4_fu_1437_p3;
wire   [3:0] tmp_4_fu_1437_p5;
wire   [3:0] tmp_4_fu_1437_p7;
wire   [3:0] tmp_4_fu_1437_p9;
wire   [3:0] tmp_4_fu_1437_p11;
wire   [3:0] tmp_4_fu_1437_p13;
wire   [3:0] tmp_4_fu_1437_p15;
wire  signed [3:0] tmp_4_fu_1437_p17;
wire  signed [3:0] tmp_4_fu_1437_p19;
wire  signed [3:0] tmp_4_fu_1437_p21;
wire  signed [3:0] tmp_4_fu_1437_p23;
wire  signed [3:0] tmp_4_fu_1437_p25;
wire  signed [3:0] tmp_4_fu_1437_p27;
wire  signed [3:0] tmp_4_fu_1437_p29;
wire  signed [3:0] tmp_4_fu_1437_p31;
wire   [3:0] tmp_5_fu_1508_p1;
wire   [3:0] tmp_5_fu_1508_p3;
wire   [3:0] tmp_5_fu_1508_p5;
wire   [3:0] tmp_5_fu_1508_p7;
wire   [3:0] tmp_5_fu_1508_p9;
wire   [3:0] tmp_5_fu_1508_p11;
wire   [3:0] tmp_5_fu_1508_p13;
wire   [3:0] tmp_5_fu_1508_p15;
wire  signed [3:0] tmp_5_fu_1508_p17;
wire  signed [3:0] tmp_5_fu_1508_p19;
wire  signed [3:0] tmp_5_fu_1508_p21;
wire  signed [3:0] tmp_5_fu_1508_p23;
wire  signed [3:0] tmp_5_fu_1508_p25;
wire  signed [3:0] tmp_5_fu_1508_p27;
wire  signed [3:0] tmp_5_fu_1508_p29;
wire  signed [3:0] tmp_5_fu_1508_p31;
wire   [1:0] tmp_6_fu_1579_p1;
wire   [1:0] tmp_6_fu_1579_p3;
wire  signed [1:0] tmp_6_fu_1579_p5;
wire  signed [1:0] tmp_6_fu_1579_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_244 = 7'd0;
#0 i_fu_248 = 9'd0;
#0 indvar_flatten14_fu_252 = 15'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U816(
    .din0(C_1_q0),
    .din1(C_2_q0),
    .din2(C_3_q0),
    .din3(C_4_q0),
    .din4(C_5_q0),
    .din5(C_6_q0),
    .din6(C_7_q0),
    .din7(C_8_q0),
    .din8(C_9_q0),
    .din9(C_10_q0),
    .din10(C_11_q0),
    .din11(C_12_q0),
    .din12(C_13_q0),
    .din13(C_14_q0),
    .din14(C_15_q0),
    .din15(C_16_q0),
    .def(tmp_2_fu_1295_p33),
    .sel(trunc_ln161_reg_1647),
    .dout(tmp_2_fu_1295_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U817(
    .din0(C_17_q0),
    .din1(C_18_q0),
    .din2(C_19_q0),
    .din3(C_20_q0),
    .din4(C_21_q0),
    .din5(C_22_q0),
    .din6(C_23_q0),
    .din7(C_24_q0),
    .din8(C_25_q0),
    .din9(C_26_q0),
    .din10(C_27_q0),
    .din11(C_28_q0),
    .din12(C_29_q0),
    .din13(C_30_q0),
    .din14(C_31_q0),
    .din15(C_32_q0),
    .def(tmp_3_fu_1366_p33),
    .sel(trunc_ln161_reg_1647),
    .dout(tmp_3_fu_1366_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U818(
    .din0(C_33_q0),
    .din1(C_34_q0),
    .din2(C_35_q0),
    .din3(C_36_q0),
    .din4(C_37_q0),
    .din5(C_38_q0),
    .din6(C_39_q0),
    .din7(C_40_q0),
    .din8(C_41_q0),
    .din9(C_42_q0),
    .din10(C_43_q0),
    .din11(C_44_q0),
    .din12(C_45_q0),
    .din13(C_46_q0),
    .din14(C_47_q0),
    .din15(C_48_q0),
    .def(tmp_4_fu_1437_p33),
    .sel(trunc_ln161_reg_1647),
    .dout(tmp_4_fu_1437_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U819(
    .din0(C_49_q0),
    .din1(C_50_q0),
    .din2(C_51_q0),
    .din3(C_52_q0),
    .din4(C_53_q0),
    .din5(C_54_q0),
    .din6(C_55_q0),
    .din7(C_56_q0),
    .din8(C_57_q0),
    .din9(C_58_q0),
    .din10(C_59_q0),
    .din11(C_60_q0),
    .din12(C_61_q0),
    .din13(C_62_q0),
    .din14(C_63_q0),
    .din15(C_64_q0),
    .def(tmp_5_fu_1508_p33),
    .sel(trunc_ln161_reg_1647),
    .dout(tmp_5_fu_1508_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U820(
    .din0(tmp_2_fu_1295_p35),
    .din1(tmp_3_fu_1366_p35),
    .din2(tmp_4_fu_1437_p35),
    .din3(tmp_5_fu_1508_p35),
    .def(tmp_6_fu_1579_p9),
    .sel(trunc_ln160_reg_1642),
    .dout(tmp_6_fu_1579_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln160_fu_1124_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_248 <= select_ln160_1_fu_1162_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_248 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln160_fu_1124_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten14_fu_252 <= add_ln160_1_fu_1130_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten14_fu_252 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln160_fu_1124_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_244 <= add_ln161_fu_1274_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_244 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_6_reg_1975 <= tmp_6_fu_1579_p11;
        trunc_ln160_reg_1642 <= trunc_ln160_fu_1170_p1;
        trunc_ln161_reg_1647 <= trunc_ln161_fu_1174_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_10_ce0_local = 1'b1;
    end else begin
        C_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_11_ce0_local = 1'b1;
    end else begin
        C_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_12_ce0_local = 1'b1;
    end else begin
        C_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_13_ce0_local = 1'b1;
    end else begin
        C_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_14_ce0_local = 1'b1;
    end else begin
        C_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_15_ce0_local = 1'b1;
    end else begin
        C_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_16_ce0_local = 1'b1;
    end else begin
        C_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_17_ce0_local = 1'b1;
    end else begin
        C_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_18_ce0_local = 1'b1;
    end else begin
        C_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_19_ce0_local = 1'b1;
    end else begin
        C_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_20_ce0_local = 1'b1;
    end else begin
        C_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_21_ce0_local = 1'b1;
    end else begin
        C_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_22_ce0_local = 1'b1;
    end else begin
        C_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_23_ce0_local = 1'b1;
    end else begin
        C_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_24_ce0_local = 1'b1;
    end else begin
        C_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_25_ce0_local = 1'b1;
    end else begin
        C_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_26_ce0_local = 1'b1;
    end else begin
        C_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_27_ce0_local = 1'b1;
    end else begin
        C_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_28_ce0_local = 1'b1;
    end else begin
        C_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_29_ce0_local = 1'b1;
    end else begin
        C_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_30_ce0_local = 1'b1;
    end else begin
        C_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_31_ce0_local = 1'b1;
    end else begin
        C_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_32_ce0_local = 1'b1;
    end else begin
        C_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_33_ce0_local = 1'b1;
    end else begin
        C_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_34_ce0_local = 1'b1;
    end else begin
        C_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_35_ce0_local = 1'b1;
    end else begin
        C_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_36_ce0_local = 1'b1;
    end else begin
        C_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_37_ce0_local = 1'b1;
    end else begin
        C_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_38_ce0_local = 1'b1;
    end else begin
        C_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_39_ce0_local = 1'b1;
    end else begin
        C_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_40_ce0_local = 1'b1;
    end else begin
        C_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_41_ce0_local = 1'b1;
    end else begin
        C_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_42_ce0_local = 1'b1;
    end else begin
        C_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_43_ce0_local = 1'b1;
    end else begin
        C_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_44_ce0_local = 1'b1;
    end else begin
        C_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_45_ce0_local = 1'b1;
    end else begin
        C_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_46_ce0_local = 1'b1;
    end else begin
        C_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_47_ce0_local = 1'b1;
    end else begin
        C_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_48_ce0_local = 1'b1;
    end else begin
        C_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_49_ce0_local = 1'b1;
    end else begin
        C_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_4_ce0_local = 1'b1;
    end else begin
        C_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_50_ce0_local = 1'b1;
    end else begin
        C_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_51_ce0_local = 1'b1;
    end else begin
        C_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_52_ce0_local = 1'b1;
    end else begin
        C_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_53_ce0_local = 1'b1;
    end else begin
        C_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_54_ce0_local = 1'b1;
    end else begin
        C_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_55_ce0_local = 1'b1;
    end else begin
        C_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_56_ce0_local = 1'b1;
    end else begin
        C_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_57_ce0_local = 1'b1;
    end else begin
        C_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_58_ce0_local = 1'b1;
    end else begin
        C_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_59_ce0_local = 1'b1;
    end else begin
        C_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_5_ce0_local = 1'b1;
    end else begin
        C_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_60_ce0_local = 1'b1;
    end else begin
        C_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_61_ce0_local = 1'b1;
    end else begin
        C_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_62_ce0_local = 1'b1;
    end else begin
        C_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_63_ce0_local = 1'b1;
    end else begin
        C_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_64_ce0_local = 1'b1;
    end else begin
        C_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_6_ce0_local = 1'b1;
    end else begin
        C_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_7_ce0_local = 1'b1;
    end else begin
        C_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_8_ce0_local = 1'b1;
    end else begin
        C_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_9_ce0_local = 1'b1;
    end else begin
        C_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln160_fu_1124_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten14_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten14_load = indvar_flatten14_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_10_address0 = zext_ln163_1_fu_1206_p1;

assign C_10_ce0 = C_10_ce0_local;

assign C_11_address0 = zext_ln163_1_fu_1206_p1;

assign C_11_ce0 = C_11_ce0_local;

assign C_12_address0 = zext_ln163_1_fu_1206_p1;

assign C_12_ce0 = C_12_ce0_local;

assign C_13_address0 = zext_ln163_1_fu_1206_p1;

assign C_13_ce0 = C_13_ce0_local;

assign C_14_address0 = zext_ln163_1_fu_1206_p1;

assign C_14_ce0 = C_14_ce0_local;

assign C_15_address0 = zext_ln163_1_fu_1206_p1;

assign C_15_ce0 = C_15_ce0_local;

assign C_16_address0 = zext_ln163_1_fu_1206_p1;

assign C_16_ce0 = C_16_ce0_local;

assign C_17_address0 = zext_ln163_1_fu_1206_p1;

assign C_17_ce0 = C_17_ce0_local;

assign C_18_address0 = zext_ln163_1_fu_1206_p1;

assign C_18_ce0 = C_18_ce0_local;

assign C_19_address0 = zext_ln163_1_fu_1206_p1;

assign C_19_ce0 = C_19_ce0_local;

assign C_1_address0 = zext_ln163_1_fu_1206_p1;

assign C_1_ce0 = C_1_ce0_local;

assign C_20_address0 = zext_ln163_1_fu_1206_p1;

assign C_20_ce0 = C_20_ce0_local;

assign C_21_address0 = zext_ln163_1_fu_1206_p1;

assign C_21_ce0 = C_21_ce0_local;

assign C_22_address0 = zext_ln163_1_fu_1206_p1;

assign C_22_ce0 = C_22_ce0_local;

assign C_23_address0 = zext_ln163_1_fu_1206_p1;

assign C_23_ce0 = C_23_ce0_local;

assign C_24_address0 = zext_ln163_1_fu_1206_p1;

assign C_24_ce0 = C_24_ce0_local;

assign C_25_address0 = zext_ln163_1_fu_1206_p1;

assign C_25_ce0 = C_25_ce0_local;

assign C_26_address0 = zext_ln163_1_fu_1206_p1;

assign C_26_ce0 = C_26_ce0_local;

assign C_27_address0 = zext_ln163_1_fu_1206_p1;

assign C_27_ce0 = C_27_ce0_local;

assign C_28_address0 = zext_ln163_1_fu_1206_p1;

assign C_28_ce0 = C_28_ce0_local;

assign C_29_address0 = zext_ln163_1_fu_1206_p1;

assign C_29_ce0 = C_29_ce0_local;

assign C_2_address0 = zext_ln163_1_fu_1206_p1;

assign C_2_ce0 = C_2_ce0_local;

assign C_30_address0 = zext_ln163_1_fu_1206_p1;

assign C_30_ce0 = C_30_ce0_local;

assign C_31_address0 = zext_ln163_1_fu_1206_p1;

assign C_31_ce0 = C_31_ce0_local;

assign C_32_address0 = zext_ln163_1_fu_1206_p1;

assign C_32_ce0 = C_32_ce0_local;

assign C_33_address0 = zext_ln163_1_fu_1206_p1;

assign C_33_ce0 = C_33_ce0_local;

assign C_34_address0 = zext_ln163_1_fu_1206_p1;

assign C_34_ce0 = C_34_ce0_local;

assign C_35_address0 = zext_ln163_1_fu_1206_p1;

assign C_35_ce0 = C_35_ce0_local;

assign C_36_address0 = zext_ln163_1_fu_1206_p1;

assign C_36_ce0 = C_36_ce0_local;

assign C_37_address0 = zext_ln163_1_fu_1206_p1;

assign C_37_ce0 = C_37_ce0_local;

assign C_38_address0 = zext_ln163_1_fu_1206_p1;

assign C_38_ce0 = C_38_ce0_local;

assign C_39_address0 = zext_ln163_1_fu_1206_p1;

assign C_39_ce0 = C_39_ce0_local;

assign C_3_address0 = zext_ln163_1_fu_1206_p1;

assign C_3_ce0 = C_3_ce0_local;

assign C_40_address0 = zext_ln163_1_fu_1206_p1;

assign C_40_ce0 = C_40_ce0_local;

assign C_41_address0 = zext_ln163_1_fu_1206_p1;

assign C_41_ce0 = C_41_ce0_local;

assign C_42_address0 = zext_ln163_1_fu_1206_p1;

assign C_42_ce0 = C_42_ce0_local;

assign C_43_address0 = zext_ln163_1_fu_1206_p1;

assign C_43_ce0 = C_43_ce0_local;

assign C_44_address0 = zext_ln163_1_fu_1206_p1;

assign C_44_ce0 = C_44_ce0_local;

assign C_45_address0 = zext_ln163_1_fu_1206_p1;

assign C_45_ce0 = C_45_ce0_local;

assign C_46_address0 = zext_ln163_1_fu_1206_p1;

assign C_46_ce0 = C_46_ce0_local;

assign C_47_address0 = zext_ln163_1_fu_1206_p1;

assign C_47_ce0 = C_47_ce0_local;

assign C_48_address0 = zext_ln163_1_fu_1206_p1;

assign C_48_ce0 = C_48_ce0_local;

assign C_49_address0 = zext_ln163_1_fu_1206_p1;

assign C_49_ce0 = C_49_ce0_local;

assign C_4_address0 = zext_ln163_1_fu_1206_p1;

assign C_4_ce0 = C_4_ce0_local;

assign C_50_address0 = zext_ln163_1_fu_1206_p1;

assign C_50_ce0 = C_50_ce0_local;

assign C_51_address0 = zext_ln163_1_fu_1206_p1;

assign C_51_ce0 = C_51_ce0_local;

assign C_52_address0 = zext_ln163_1_fu_1206_p1;

assign C_52_ce0 = C_52_ce0_local;

assign C_53_address0 = zext_ln163_1_fu_1206_p1;

assign C_53_ce0 = C_53_ce0_local;

assign C_54_address0 = zext_ln163_1_fu_1206_p1;

assign C_54_ce0 = C_54_ce0_local;

assign C_55_address0 = zext_ln163_1_fu_1206_p1;

assign C_55_ce0 = C_55_ce0_local;

assign C_56_address0 = zext_ln163_1_fu_1206_p1;

assign C_56_ce0 = C_56_ce0_local;

assign C_57_address0 = zext_ln163_1_fu_1206_p1;

assign C_57_ce0 = C_57_ce0_local;

assign C_58_address0 = zext_ln163_1_fu_1206_p1;

assign C_58_ce0 = C_58_ce0_local;

assign C_59_address0 = zext_ln163_1_fu_1206_p1;

assign C_59_ce0 = C_59_ce0_local;

assign C_5_address0 = zext_ln163_1_fu_1206_p1;

assign C_5_ce0 = C_5_ce0_local;

assign C_60_address0 = zext_ln163_1_fu_1206_p1;

assign C_60_ce0 = C_60_ce0_local;

assign C_61_address0 = zext_ln163_1_fu_1206_p1;

assign C_61_ce0 = C_61_ce0_local;

assign C_62_address0 = zext_ln163_1_fu_1206_p1;

assign C_62_ce0 = C_62_ce0_local;

assign C_63_address0 = zext_ln163_1_fu_1206_p1;

assign C_63_ce0 = C_63_ce0_local;

assign C_64_address0 = zext_ln163_1_fu_1206_p1;

assign C_64_ce0 = C_64_ce0_local;

assign C_6_address0 = zext_ln163_1_fu_1206_p1;

assign C_6_ce0 = C_6_ce0_local;

assign C_7_address0 = zext_ln163_1_fu_1206_p1;

assign C_7_ce0 = C_7_ce0_local;

assign C_8_address0 = zext_ln163_1_fu_1206_p1;

assign C_8_ce0 = C_8_ce0_local;

assign C_9_address0 = zext_ln163_1_fu_1206_p1;

assign C_9_ce0 = C_9_ce0_local;

assign add_ln160_1_fu_1130_p2 = (ap_sig_allocacmp_indvar_flatten14_load + 15'd1);

assign add_ln160_fu_1142_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln161_fu_1274_p2 = (select_ln160_fu_1154_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln160_fu_1124_p2 = ((ap_sig_allocacmp_indvar_flatten14_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_1148_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln9_fu_1178_p4 = {{select_ln160_fu_1154_p3[5:4]}};

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WDATA = tmp_6_reg_1975;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign select_ln160_1_fu_1162_p3 = ((icmp_ln161_fu_1148_p2[0:0] == 1'b1) ? add_ln160_fu_1142_p2 : ap_sig_allocacmp_i_load);

assign select_ln160_fu_1154_p3 = ((icmp_ln161_fu_1148_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign tmp_1_fu_1198_p3 = {{tmp_s_fu_1188_p4}, {lshr_ln9_fu_1178_p4}};

assign tmp_2_fu_1295_p33 = 'bx;

assign tmp_3_fu_1366_p33 = 'bx;

assign tmp_4_fu_1437_p33 = 'bx;

assign tmp_5_fu_1508_p33 = 'bx;

assign tmp_6_fu_1579_p9 = 'bx;

assign tmp_s_fu_1188_p4 = {{select_ln160_1_fu_1162_p3[7:2]}};

assign trunc_ln160_fu_1170_p1 = select_ln160_1_fu_1162_p3[1:0];

assign trunc_ln161_fu_1174_p1 = select_ln160_fu_1154_p3[3:0];

assign zext_ln163_1_fu_1206_p1 = tmp_1_fu_1198_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12
