# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../asg1.srcs/sources_1/ip/vio_0/hdl" \
"../../../../asg1.srcs/sources_1/new/seq_mult.v" \
"../../../../asg1.srcs/sim_1/new/seq_mult_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
