---
layout: manual
title: Introduction to the manual
nextpage: manual-2
---

This manual is intended primarily for students in ECE 491: Basic Digital Design offered at Johns Hopkins University. Basic knowledge of how CMOS transistors operate is required. The main goal of this manual is to teach you to use the Cadence Design Environment to design and test digital CMOS circuits. This manual will walk you through all the necessary steps for designing and testing an inverter using the NSCU toolkit. First, we are going to create a schematic for the inverter. We, then, create a symbol for the inverter and test the transient and DC characteristics of this inverter using Analog Artist Simulator. Next, we are going to create a layout for the inverter and test the transient and DC characteristics on the layout of the inverter. Finally, we are going to create a behavioral view for the inverter in Verilog XL and simulate its behavior.

-   [Conventions Used in this manual][2]
-   [Starting the Cadence software][3]
-   [Opening and Using the Library Manager][4]
-   [Design Hierarchy][5]
-   [Quitting the Session][6]
-   [Creating a new library][7]
-   [Creating a new Cell: Inverter][8]
-   [Printing your Schematic][9]
-   [Creating Symbols: Inverter Symbol][10]
-   [Schematic Simulation: Creating a Test File for a Simulating an Inverter][11]
-   [Spice simulation: DC Analysis of The Inverter][12]
-   [Schematic Simulation: Transient Analyses of The Inverter][13]
-   [Layout: Creating Layout for an Inverter][14]
-   [Design Rule Check (DRC)][15]
-   [Layout Extraction][16]
-   [Layout Versus Schematic (LVS)][17]
-   [Layout Simulation: Transient Analysis][18]
-   [Another method for Layout Simulation][19]
-   [Verilog Hardware Description Language][20]
-   [Creating a Behavioral Model for an Inverter][21]
-   [Verilog Simulation][22]

------------------------------------------------------------------------

*"Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk - and any attempt to use this information is at your own risk - we recommend using it on a copy of your data to be sure you understand what it does and under what conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment."*

------------------------------------------------------------------------

**Cadence** is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134

------------------------------------------------------------------------
<!--
***[For web related questions contact: Viktor
[Gruev]]{style="font-size:10.0pt"}***\
***[<vgruev@ece.jhu.edu>]{style="font-size:10.0pt"}***\
***[Modified: September 20, 2000 by]{style="font-size:7.5pt"}***\
[***[Bharath]{style="font-size:10.0pt"}***]***[ Reddy,
<vbharath@jhu.edu>]{style="font-size:10.0pt"}***\
***[Modified September 17, 2001 by]{style="font-size:7.5pt"}***\
***[Ralf Philipp, <rphilipp@jhu.edu>]{style="font-size:10.0pt"}***

***[Modified September 13, 2005 by]{style="font-size:7.5pt"}***\
***[Francesco [Tenore] and Mike
Chi]{style="font-size:10.0pt"}***

***[Updated March 7, 2006 by]{style="font-size:7.5pt"}***\
***[Mike Chi]{style="font-size:10.0pt"}***

***[Modified September 12, 2007 by]{style="font-size:10.0pt"}*\
*[Andre Harrison, <aharri68@jhu.edu>]{style="font-size:10.0pt"}***

***[Modified March 17, 2008 by]{style="font-size:10.0pt"}*\
**[***[Ndubuisi]{style="font-size:10.0pt"}***]***[
[Ekekwe], <nekekwe1@jhu.edu>]{style="font-size:10.0pt"}***

***[Modified September 19, 2008 by]{style="font-size:10.0pt"}*\
*[Garrick Orchard,
<garrickorchard@jhu.edu>]{style="font-size:10.0pt"}***

***[Modified September 19, 2014 by]{style="font-size:10.0pt"}*\
*[Jack Zhang,
[jzhang41\@jhu.edu](mailto:garrickorchard@jhu.edu)]{style="font-size:10.0pt"}***
-->
[1]: {{ site.baseurl }}{% post_url 2019-02-11-manual-1 %}
[2]: {{ site.baseurl }}{% post_url 2019-02-11-manual-2 %}
[3]: {{ site.baseurl }}{% post_url 2019-02-11-manual-3 %}
[4]: {{ site.baseurl }}{% post_url 2019-02-11-manual-4 %}
[5]: {{ site.baseurl }}{% post_url 2019-02-11-manual-5 %}
[6]: {{ site.baseurl }}{% post_url 2019-02-11-manual-6 %}
[7]: {{ site.baseurl }}{% post_url 2019-02-11-manual-7 %}
[8]: {{ site.baseurl }}{% post_url 2019-02-11-manual-8 %}
[9]: {{ site.baseurl }}{% post_url 2019-02-11-manual-9 %}
[10]: {{ site.baseurl }}{% post_url 2019-02-11-manual-10 %}
[11]: {{ site.baseurl }}{% post_url 2019-02-11-manual-11 %}
[12]: {{ site.baseurl }}{% post_url 2019-02-11-manual-12 %}
[13]: {{ site.baseurl }}{% post_url 2019-02-11-manual-13 %}
[14]: {{ site.baseurl }}{% post_url 2019-02-11-manual-14 %}
[15]: {{ site.baseurl }}{% post_url 2019-02-11-manual-15 %}
[16]: {{ site.baseurl }}{% post_url 2019-02-11-manual-16 %}
[17]: {{ site.baseurl }}{% post_url 2019-02-11-manual-17 %}
[18]: {{ site.baseurl }}{% post_url 2019-02-11-manual-18 %}
[19]: {{ site.baseurl }}{% post_url 2019-02-11-manual-19 %}
[20]: {{ site.baseurl }}{% post_url 2019-02-11-manual-20 %}
[21]: {{ site.baseurl }}{% post_url 2019-02-11-manual-21 %}
[22]: {{ site.baseurl }}{% post_url 2019-02-11-manual-22 %}
