INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 14:44:51 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 Buffer_2/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_3/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.855ns (33.137%)  route 3.743ns (66.863%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=754, unset)          0.672     0.672    Buffer_2/oehb1/clk
                         FDCE                                         r  Buffer_2/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_2/oehb1/data_reg_reg[4]/Q
                         net (fo=4, unplaced)         0.605     1.486    add_10/data_reg_reg[30][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.855 r  add_10/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     1.863    add_10/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.923 r  add_10/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.923    add_10/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.983 r  add_10/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.983    add_10/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.043 r  add_10/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.043    add_10/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.103 r  add_10/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.103    add_10/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.163 r  add_10/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.163    add_10/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.383 f  add_10/dataOutArray[0]_carry__5/O[1]
                         net (fo=5, unplaced)         0.480     2.863    Buffer_3/oehb1/add_10_dataOutArray_0[25]
                         LUT4 (Prop_lut4_I1_O)        0.170     3.033 r  Buffer_3/oehb1/dataOutArray[0]0_carry__2_i_3__1/O
                         net (fo=1, unplaced)         0.000     3.033    icmp_11/data_reg_reg[0][1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.322     3.355 r  icmp_11/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=26, unplaced)        0.584     3.939    phiC_3/oehb1/CO[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     3.992 f  phiC_3/oehb1/data_reg[31]_i_3__2/O
                         net (fo=44, unplaced)        0.389     4.381    phiC_3/fork_C1/generateBlocks[1].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.053     4.434 f  phiC_3/fork_C1/generateBlocks[1].regblock/full_reg_i_7/O
                         net (fo=1, unplaced)         0.521     4.955    fork_8/generateBlocks[2].regblock/reg_value_i_2__3_1
                         LUT6 (Prop_lut6_I3_O)        0.053     5.008 f  fork_8/generateBlocks[2].regblock/full_reg_i_4__1/O
                         net (fo=5, unplaced)         0.368     5.376    fork_5/generateBlocks[0].regblock/reg_value_reg_9
                         LUT5 (Prop_lut5_I1_O)        0.053     5.429 f  fork_5/generateBlocks[0].regblock/full_reg_i_3__3/O
                         net (fo=6, unplaced)         0.372     5.801    Buffer_3/oehb1/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I3_O)        0.053     5.854 r  Buffer_3/oehb1/data_reg[31]_i_1__10/O
                         net (fo=32, unplaced)        0.416     6.270    Buffer_3/oehb1/reg_en
                         FDCE                                         r  Buffer_3/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=754, unset)          0.638     4.638    Buffer_3/oehb1/clk
                         FDCE                                         r  Buffer_3/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_3/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                 -1.966    




