Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 10 14:46:42 2023
| Host         : ARGE-GF5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_top_methodology_drc_routed.rpt -pb uart_top_methodology_drc_routed.pb -rpx uart_top_methodology_drc_routed.rpx
| Design       : uart_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+----------+------------------+------------------------------------------------+------------+
| Rule     | Severity         | Description                                    | Violations |
+----------+------------------+------------------------------------------------+------------+
| TIMING-6 | Critical Warning | No common primary clock between related clocks | 2          |
| LUTAR-1  | Warning          | LUT drives async reset alert                   | 1          |
+----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uart_tx_port_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_rx_port/clk_count_reg[0]/CLR, uart_rx_port/clk_count_reg[10]/CLR, uart_rx_port/clk_count_reg[11]/CLR, uart_rx_port/clk_count_reg[12]/CLR, uart_rx_port/clk_count_reg[13]/CLR, uart_rx_port/clk_count_reg[14]/CLR, uart_rx_port/clk_count_reg[15]/CLR, uart_rx_port/clk_count_reg[16]/CLR, uart_rx_port/clk_count_reg[17]/CLR, uart_rx_port/clk_count_reg[18]/CLR, uart_rx_port/clk_count_reg[19]/CLR, uart_rx_port/clk_count_reg[1]/CLR, uart_rx_port/clk_count_reg[20]/CLR, uart_rx_port/clk_count_reg[21]/CLR, uart_rx_port/clk_count_reg[22]/CLR (the first 15 of 85 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


