# Verilog Practice Project

本项目包含一系列精炼的 Verilog 练习模块，涵盖组合逻辑、时序逻辑、有限状态机 (FSM)、存储器设计及常用架构模式。旨在通过基础与进阶电路的实现，巩固 Verilog 编码与数字电路设计能力。

## 模块索引 (Module Index)

### Combinational (组合逻辑)

- **4x1 Multiplexer** (4选1多路选择器): [Combinational/4x1_Mux](Combinational/4x1_Mux)
- **Full Adder** (全加器): [Combinational/Full_Adder](Combinational/Full_Adder)
- **Priority Encoder** (优先编码器): [Combinational/Priority_Encoder](Combinational/Priority_Encoder)

### Sequential (时序逻辑)

- **D Flip-Flop** (D 触发器): [Sequentical/D_Flip_Flop](Sequentical/D_Flip_Flop)
- **Mod-N Counter** (模 N 计数器): [Sequentical/ModN_counter](Sequentical/ModN_counter)
- **N-bit Shift Register** (N 位移位寄存器): [Sequentical/n_shift_reg](Sequentical/n_shift_reg)

### FSM (有限状态机)

- **Sequence Detector** (序列检测器): [FSM/Seq_Detect](FSM/Seq_Detect)
- **Traffic Button Control** (交通灯控制): [FSM/Traffic_Button_Ctrl](FSM/Traffic_Button_Ctrl)

### Memory (存储器)

- **Async FIFO** (异步 FIFO): [Memory/Async_FIFO](Memory/Async_FIFO)
- **Single Port RAM** (单端口 RAM): [Memory/Single_Port_RAM](Memory/Single_Port_RAM)
- **Sync FIFO** (同步 FIFO): [Memory/Sync_FIFO](Memory/Sync_FIFO)

### Architecture (架构设计)

- **Async Reset Sync Release** (异步复位同步释放): [Architecture/Async_Rst_Sync_Rel](Architecture/Async_Rst_Sync_Rel)
- **Edge Detector** (边沿检测): [Architecture/Edge_Detector](Architecture/Edge_Detector)
- **Handshake Buffer** (握手缓冲): [Architecture/Handshake_Buffer](Architecture/Handshake_Buffer)
- **Pipeline Multiplier** (流水线乘法器): [Architecture/Pipeline_Mult](Architecture/Pipeline_Mult)
- **Pulse Synchronizer** (脉冲同步器): [Architecture/Pulse_Synchronizer](Architecture/Pulse_Synchronizer)
