===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.4260 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8852 ( 18.9%)    3.8852 ( 23.7%)  FIR Parser
    9.0313 ( 43.9%)    6.3941 ( 38.9%)  'firrtl.circuit' Pipeline
    0.5284 (  2.6%)    0.5284 (  3.2%)    CreateSiFiveMetadata
    1.6573 (  8.1%)    0.8296 (  5.1%)    'firrtl.module' Pipeline
    1.4772 (  7.2%)    0.7419 (  4.5%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1758 (  0.9%)    0.0920 (  0.6%)      LowerCHIRRTL
    0.1294 (  0.6%)    0.1294 (  0.8%)    InferWidths
    0.6628 (  3.2%)    0.6628 (  4.0%)    InferResets
    0.0432 (  0.2%)    0.0432 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0868 (  0.4%)    0.0868 (  0.5%)    PrefixModules
    0.0419 (  0.2%)    0.0419 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5329 (  2.6%)    0.5329 (  3.2%)    LowerFIRRTLTypes
    2.4320 ( 11.8%)    1.2189 (  7.4%)    'firrtl.module' Pipeline
    0.8988 (  4.4%)    0.4579 (  2.8%)      ExpandWhens
    1.5290 (  7.4%)    0.7758 (  4.7%)      Canonicalizer
    0.3928 (  1.9%)    0.3928 (  2.4%)    Inliner
    1.4098 (  6.9%)    1.4098 (  8.6%)    IMConstProp
    0.0415 (  0.2%)    0.0415 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.1913 (  5.8%)    0.5968 (  3.6%)    'firrtl.module' Pipeline
    1.1890 (  5.8%)    0.5955 (  3.6%)      Canonicalizer
    1.1389 (  5.5%)    1.1389 (  6.9%)  LowerFIRRTLToHW
    0.2627 (  1.3%)    0.2627 (  1.6%)  HWMemSimImpl
    2.5293 ( 12.3%)    1.2648 (  7.7%)  'hw.module' Pipeline
    0.0823 (  0.4%)    0.0434 (  0.3%)    HWCleanup
    0.8046 (  3.9%)    0.4093 (  2.5%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.6174 (  7.9%)    0.8135 (  5.0%)    Canonicalizer
    0.0157 (  0.1%)    0.0087 (  0.1%)    HWLegalizeModules
    0.4794 (  2.3%)    0.4794 (  2.9%)  HWLegalizeNames
    0.5028 (  2.4%)    0.2515 (  1.5%)  'hw.module' Pipeline
    0.4995 (  2.4%)    0.2498 (  1.5%)    PrettifyVerilog
    2.7404 ( 13.3%)    2.7404 ( 16.7%)  ExportVerilog emission
    0.0049 (  0.0%)    0.0049 (  0.0%)  Rest
   20.5794 (100.0%)   16.4260 (100.0%)  Total

{
  totalTime: 16.461,
  maxMemory: 798752768
}
