{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761617026308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761617026314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 10:03:46 2025 " "Processing started: Tue Oct 28 10:03:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761617026314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617026314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_colorbar_top -c hdmi_colorbar_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_colorbar_top -c hdmi_colorbar_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617026314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761617026575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761617026576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/video_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/video_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "../rtl/video_driver.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_driver.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/video_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/video_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_display " "Found entity 1: video_display" {  } { { "../rtl/video_display.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/serializer_10_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/serializer_10_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_10_to_1 " "Found entity 1: serializer_10_to_1" {  } { { "../rtl/serializer_10_to_1.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/serializer_10_to_1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/hdmi_colorbar_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/hdmi_colorbar_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_colorbar_top " "Found entity 1: hdmi_colorbar_top" {  } { { "../rtl/hdmi_colorbar_top.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/hdmi_colorbar_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/dvi_transmitter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/dvi_transmitter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_transmitter_top " "Found entity 1: dvi_transmitter_top" {  } { { "../rtl/dvi_transmitter_top.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/dvi_transmitter_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/dvi_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "../rtl/dvi_encoder.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/dvi_encoder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/asyn_rst_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_1_hdmi/rtl/asyn_rst_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_rst_syn " "Found entity 1: asyn_rst_syn" {  } { { "../rtl/asyn_rst_syn.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/asyn_rst_syn.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_colorbar_top " "Elaborating entity \"hdmi_colorbar_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761617032189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_pll_clk" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/hdmi_colorbar_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk/pll_clk.v" "altpll_component" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 15 " "Parameter \"clk1_multiply_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032225 ""}  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761617032225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:u_video_driver " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:u_video_driver\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_video_driver" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/hdmi_colorbar_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 video_driver.v(95) " "Verilog HDL assignment warning at video_driver.v(95): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/video_driver.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761617032258 "|hdmi_colorbar_top|video_driver:u_video_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 video_driver.v(105) " "Verilog HDL assignment warning at video_driver.v(105): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/video_driver.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_driver.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761617032258 "|hdmi_colorbar_top|video_driver:u_video_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_display video_display:u_video_display " "Elaborating entity \"video_display\" for hierarchy \"video_display:u_video_display\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_video_display" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/hdmi_colorbar_top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_transmitter_top dvi_transmitter_top:u_rgb2dvi_0 " "Elaborating entity \"dvi_transmitter_top\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_rgb2dvi_0" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/hdmi_colorbar_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_rst_syn dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn " "Elaborating entity \"asyn_rst_syn\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn\"" {  } { { "../rtl/dvi_transmitter_top.v" "reset_syn" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/dvi_transmitter_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b " "Elaborating entity \"dvi_encoder\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\"" {  } { { "../rtl/dvi_transmitter_top.v" "encoder_b" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/dvi_transmitter_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_10_to_1 dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b " "Elaborating entity \"serializer_10_to_1\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\"" {  } { { "../rtl/dvi_transmitter_top.v" "serializer_b" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/dvi_transmitter_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p " "Elaborating entity \"ddio_out\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\"" {  } { { "../rtl/serializer_10_to_1.v" "u_ddio_out_p" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/serializer_10_to_1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761617032301 ""}  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761617032301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_i9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_i9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_i9j " "Found entity 1: ddio_out_i9j" {  } { { "db/ddio_out_i9j.tdf" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/ddio_out_i9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761617032325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617032325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_i9j dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_i9j:auto_generated " "Elaborating entity \"ddio_out_i9j\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_i9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617032326 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/asyn_rst_syn.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/asyn_rst_syn.v" 46 -1 0 } } { "../rtl/asyn_rst_syn.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/asyn_rst_syn.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761617032744 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761617032744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761617032829 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761617033107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761617033223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761617033223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761617033264 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761617033264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761617033264 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761617033264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761617033264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761617033278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 10:03:53 2025 " "Processing ended: Tue Oct 28 10:03:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761617033278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761617033278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761617033278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761617033278 ""}
