

================================================================
== Vitis HLS Report for 'bnn'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.471 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20701|    41101|  0.104 ms|  0.206 ms|  20702|  41102|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74   |bnn_Pipeline_VITIS_LOOP_15_1   |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
        |grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88  |bnn_Pipeline_VITIS_LOOP_15_11  |      203|      203|  1.015 us|  1.015 us|  203|  203|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    20700|    41100|  207 ~ 411|          -|          -|   100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      65|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      590|     763|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     114|    -|
|Register             |        -|     -|       50|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      640|     942|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74   |bnn_Pipeline_VITIS_LOOP_15_1   |        0|   3|  402|  383|    0|
    |grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88  |bnn_Pipeline_VITIS_LOOP_15_11  |        0|   0|  188|  380|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   3|  590|  763|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_127_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_115_p2               |         +|   0|  0|  21|          14|           7|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_121_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln24_fu_133_p2              |      icmp|   0|  0|  14|           7|           6|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  65|          36|          21|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |data_address0  |  14|          3|   14|         42|
    |data_ce0       |  14|          3|    1|          3|
    |data_ce1       |   9|          2|    1|          2|
    |data_d0        |  14|          3|   32|         96|
    |data_we0       |  14|          3|    1|          3|
    |i_fu_64        |   9|          2|    7|         14|
    |phi_mul_fu_60  |   9|          2|   14|         28|
    +---------------+----+-----------+-----+-----------+
    |Total          | 114|         24|   71|        194|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add_ln16_1_reg_177                                    |   7|   0|    7|          0|
    |add_ln16_reg_169                                      |  14|   0|   14|          0|
    |ap_CS_fsm                                             |   5|   0|    5|          0|
    |grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_64                                               |   7|   0|    7|          0|
    |icmp_ln24_reg_182                                     |   1|   0|    1|          0|
    |phi_mul_fu_60                                         |  14|   0|   14|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  50|   0|   50|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|addr_in_address0   |  out|   14|   ap_memory|       addr_in|         array|
|addr_in_ce0        |  out|    1|   ap_memory|       addr_in|         array|
|addr_in_q0         |   in|   32|   ap_memory|       addr_in|         array|
|alpha              |   in|   32|     ap_none|         alpha|        scalar|
|w_address0         |  out|   14|   ap_memory|             w|         array|
|w_ce0              |  out|    1|   ap_memory|             w|         array|
|w_q0               |   in|   32|   ap_memory|             w|         array|
|addr_out_address0  |  out|   14|   ap_memory|      addr_out|         array|
|addr_out_ce0       |  out|    1|   ap_memory|      addr_out|         array|
|addr_out_q0        |   in|   32|   ap_memory|      addr_out|         array|
|data_address0      |  out|   14|   ap_memory|          data|         array|
|data_ce0           |  out|    1|   ap_memory|          data|         array|
|data_we0           |  out|    1|   ap_memory|          data|         array|
|data_d0            |  out|   32|   ap_memory|          data|         array|
|data_q0            |   in|   32|   ap_memory|          data|         array|
|data_address1      |  out|   14|   ap_memory|          data|         array|
|data_ce1           |  out|    1|   ap_memory|          data|         array|
|data_q1            |   in|   32|   ap_memory|          data|         array|
|in_r_address0      |  out|   14|   ap_memory|          in_r|         array|
|in_r_ce0           |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0            |   in|   32|   ap_memory|          in_r|         array|
|mean_address0      |  out|   14|   ap_memory|          mean|         array|
|mean_ce0           |  out|    1|   ap_memory|          mean|         array|
|mean_q0            |   in|   32|   ap_memory|          mean|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:12]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_in"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_out"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mean, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mean"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:12]   --->   Operation 23 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln10 = store i7 0, i7 %i" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 24 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 26 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 27 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %phi_mul_load, i14 100" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 29 'add' 'add_ln16' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_1, i7 100" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 30 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%add_ln16_1 = add i7 %i_1, i7 1" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 31 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.split, void %for.end" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 32 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.35ns)   --->   "%call_ln16 = call void @bnn_Pipeline_VITIS_LOOP_15_1, i14 %phi_mul_load, i32 %in_r, i32 %w, i32 %addr_in, i32 %data, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 33 'call' 'call_ln16' <Predicate = (!icmp_ln16)> <Delay = 2.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i_1, i7 99" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln16)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:42]   --->   Operation 35 'ret' 'ret_ln42' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:14]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 37 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln16 = call void @bnn_Pipeline_VITIS_LOOP_15_1, i14 %phi_mul_load, i32 %in_r, i32 %w, i32 %addr_in, i32 %data, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 38 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc, void %for.body.i.preheader" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:24]   --->   Operation 39 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_Pipeline_VITIS_LOOP_15_11, i32 %mean, i32 %addr_out, i32 %data"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_Pipeline_VITIS_LOOP_15_11, i32 %mean, i32 %addr_out, i32 %data"   --->   Operation 41 'call' 'call_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln10 = store i7 %add_ln16_1, i7 %i" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 43 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln16 = store i14 %add_ln16, i14 %phi_mul" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 44 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 011111]
i                      (alloca           ) [ 011111]
spectopmodule_ln12     (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
alpha_read             (read             ) [ 001111]
store_ln10             (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln16                (br               ) [ 000000]
phi_mul_load           (load             ) [ 000100]
i_1                    (load             ) [ 000000]
add_ln16               (add              ) [ 000111]
icmp_ln16              (icmp             ) [ 001111]
add_ln16_1             (add              ) [ 000111]
br_ln16                (br               ) [ 000000]
icmp_ln24              (icmp             ) [ 000111]
ret_ln42               (ret              ) [ 000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000]
specloopname_ln16      (specloopname     ) [ 000000]
call_ln16              (call             ) [ 000000]
br_ln24                (br               ) [ 000000]
call_ln0               (call             ) [ 000000]
br_ln0                 (br               ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln16             (store            ) [ 000000]
br_ln16                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addr_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="alpha">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mean">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bnn_Pipeline_VITIS_LOOP_15_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bnn_Pipeline_VITIS_LOOP_15_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="phi_mul_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="alpha_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="0" index="6" bw="32" slack="1"/>
<pin id="82" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="32" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln10_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="14" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="phi_mul_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="1"/>
<pin id="110" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln16_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln16_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln16_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln24_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln10_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="3"/>
<pin id="141" dir="0" index="1" bw="7" slack="4"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln16_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="3"/>
<pin id="145" dir="0" index="1" bw="14" slack="4"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="phi_mul_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="161" class="1005" name="alpha_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="add_ln16_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="3"/>
<pin id="171" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="177" class="1005" name="add_ln16_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="3"/>
<pin id="179" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln24_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="108" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="119"><net_src comp="108" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="112" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="150"><net_src comp="60" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="157"><net_src comp="64" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="164"><net_src comp="68" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="74" pin=6"/></net>

<net id="172"><net_src comp="115" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="180"><net_src comp="127" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="185"><net_src comp="133" pin="2"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {2 3 4 5 }
 - Input state : 
	Port: bnn : addr_in | {2 3 }
	Port: bnn : alpha | {1 }
	Port: bnn : w | {2 3 }
	Port: bnn : addr_out | {4 5 }
	Port: bnn : data | {2 3 4 5 }
	Port: bnn : in_r | {2 3 }
	Port: bnn : mean | {4 5 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln0 : 1
	State 2
		add_ln16 : 1
		icmp_ln16 : 1
		add_ln16_1 : 1
		br_ln16 : 2
		call_ln16 : 1
		icmp_ln24 : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   |  grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74 |    3    |   1.84  |   454   |   308   |
|          | grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88 |    0    |   1.38  |   211   |   328   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln16_fu_115             |    0    |    0    |    0    |    21   |
|          |            add_ln16_1_fu_127            |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln16_fu_121            |    0    |    0    |    0    |    14   |
|          |             icmp_ln24_fu_133            |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |          alpha_read_read_fu_68          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    3    |   3.22  |   665   |   699   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln16_1_reg_177|    7   |
| add_ln16_reg_169 |   14   |
|alpha_read_reg_161|   32   |
|     i_reg_154    |    7   |
| icmp_ln24_reg_182|    1   |
|  phi_mul_reg_147 |   14   |
+------------------+--------+
|       Total      |   75   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    3   |   665  |   699  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   75   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   740  |   699  |
+-----------+--------+--------+--------+--------+
