// Seed: 2617271848
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4[-1  &  -1 : 1],
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input uwire id_10
);
  parameter id_12 = -1;
  assign module_1.id_5 = 0;
endmodule
program module_1 #(
    parameter id_21 = 32'd25
) (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    output tri0 id_16,
    input wire id_17,
    input tri0 id_18,
    output supply0 id_19,
    input tri1 id_20,
    input wand _id_21,
    input uwire id_22,
    output tri0 id_23,
    output wor id_24[-1 : id_21  +  1],
    output supply1 id_25
);
  struct packed {logic id_27;} id_28 = id_14, id_29;
  parameter id_30 = "";
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_20,
      id_11,
      id_22,
      id_14,
      id_17,
      id_23,
      id_8,
      id_5
  );
endprogram
