#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e23660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1de2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dea440 .functor NOT 1, L_0x1e55c20, C4<0>, C4<0>, C4<0>;
L_0x1e55a00 .functor XOR 2, L_0x1e558c0, L_0x1e55960, C4<00>, C4<00>;
L_0x1e55b10 .functor XOR 2, L_0x1e55a00, L_0x1e55a70, C4<00>, C4<00>;
v0x1e4dee0_0 .net *"_ivl_10", 1 0, L_0x1e55a70;  1 drivers
v0x1e4dfe0_0 .net *"_ivl_12", 1 0, L_0x1e55b10;  1 drivers
v0x1e4e0c0_0 .net *"_ivl_2", 1 0, L_0x1e55820;  1 drivers
v0x1e4e180_0 .net *"_ivl_4", 1 0, L_0x1e558c0;  1 drivers
v0x1e4e260_0 .net *"_ivl_6", 1 0, L_0x1e55960;  1 drivers
v0x1e4e390_0 .net *"_ivl_8", 1 0, L_0x1e55a00;  1 drivers
v0x1e4e470_0 .net "a", 0 0, v0x1e48de0_0;  1 drivers
v0x1e4e510_0 .net "b", 0 0, v0x1e48e80_0;  1 drivers
v0x1e4e5b0_0 .net "c", 0 0, v0x1e48f20_0;  1 drivers
v0x1e4e650_0 .var "clk", 0 0;
v0x1e4e6f0_0 .net "d", 0 0, v0x1e49060_0;  1 drivers
v0x1e4e790_0 .net "out_pos_dut", 0 0, L_0x1e556c0;  1 drivers
v0x1e4e830_0 .net "out_pos_ref", 0 0, L_0x1e4fd60;  1 drivers
v0x1e4e8d0_0 .net "out_sop_dut", 0 0, L_0x1e54680;  1 drivers
v0x1e4e970_0 .net "out_sop_ref", 0 0, L_0x1e24b70;  1 drivers
v0x1e4ea10_0 .var/2u "stats1", 223 0;
v0x1e4eab0_0 .var/2u "strobe", 0 0;
v0x1e4eb50_0 .net "tb_match", 0 0, L_0x1e55c20;  1 drivers
v0x1e4ec20_0 .net "tb_mismatch", 0 0, L_0x1dea440;  1 drivers
v0x1e4ecc0_0 .net "wavedrom_enable", 0 0, v0x1e49330_0;  1 drivers
v0x1e4ed90_0 .net "wavedrom_title", 511 0, v0x1e493d0_0;  1 drivers
L_0x1e55820 .concat [ 1 1 0 0], L_0x1e4fd60, L_0x1e24b70;
L_0x1e558c0 .concat [ 1 1 0 0], L_0x1e4fd60, L_0x1e24b70;
L_0x1e55960 .concat [ 1 1 0 0], L_0x1e556c0, L_0x1e54680;
L_0x1e55a70 .concat [ 1 1 0 0], L_0x1e4fd60, L_0x1e24b70;
L_0x1e55c20 .cmp/eeq 2, L_0x1e55820, L_0x1e55b10;
S_0x1de7170 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1de2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dea820 .functor AND 1, v0x1e48f20_0, v0x1e49060_0, C4<1>, C4<1>;
L_0x1deac00 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1deafe0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1deb260 .functor AND 1, L_0x1deac00, L_0x1deafe0, C4<1>, C4<1>;
L_0x1e04b80 .functor AND 1, L_0x1deb260, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e24b70 .functor OR 1, L_0x1dea820, L_0x1e04b80, C4<0>, C4<0>;
L_0x1e4f1e0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f250 .functor OR 1, L_0x1e4f1e0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4f360 .functor AND 1, v0x1e48f20_0, L_0x1e4f250, C4<1>, C4<1>;
L_0x1e4f420 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f4f0 .functor OR 1, L_0x1e4f420, v0x1e48e80_0, C4<0>, C4<0>;
L_0x1e4f560 .functor AND 1, L_0x1e4f360, L_0x1e4f4f0, C4<1>, C4<1>;
L_0x1e4f6e0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f750 .functor OR 1, L_0x1e4f6e0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4f670 .functor AND 1, v0x1e48f20_0, L_0x1e4f750, C4<1>, C4<1>;
L_0x1e4f8e0 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f9e0 .functor OR 1, L_0x1e4f8e0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4faa0 .functor AND 1, L_0x1e4f670, L_0x1e4f9e0, C4<1>, C4<1>;
L_0x1e4fc50 .functor XNOR 1, L_0x1e4f560, L_0x1e4faa0, C4<0>, C4<0>;
v0x1de9d70_0 .net *"_ivl_0", 0 0, L_0x1dea820;  1 drivers
v0x1dea170_0 .net *"_ivl_12", 0 0, L_0x1e4f1e0;  1 drivers
v0x1dea550_0 .net *"_ivl_14", 0 0, L_0x1e4f250;  1 drivers
v0x1dea930_0 .net *"_ivl_16", 0 0, L_0x1e4f360;  1 drivers
v0x1dead10_0 .net *"_ivl_18", 0 0, L_0x1e4f420;  1 drivers
v0x1deb0f0_0 .net *"_ivl_2", 0 0, L_0x1deac00;  1 drivers
v0x1deb370_0 .net *"_ivl_20", 0 0, L_0x1e4f4f0;  1 drivers
v0x1e47350_0 .net *"_ivl_24", 0 0, L_0x1e4f6e0;  1 drivers
v0x1e47430_0 .net *"_ivl_26", 0 0, L_0x1e4f750;  1 drivers
v0x1e47510_0 .net *"_ivl_28", 0 0, L_0x1e4f670;  1 drivers
v0x1e475f0_0 .net *"_ivl_30", 0 0, L_0x1e4f8e0;  1 drivers
v0x1e476d0_0 .net *"_ivl_32", 0 0, L_0x1e4f9e0;  1 drivers
v0x1e477b0_0 .net *"_ivl_36", 0 0, L_0x1e4fc50;  1 drivers
L_0x7fbcaf838018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e47870_0 .net *"_ivl_38", 0 0, L_0x7fbcaf838018;  1 drivers
v0x1e47950_0 .net *"_ivl_4", 0 0, L_0x1deafe0;  1 drivers
v0x1e47a30_0 .net *"_ivl_6", 0 0, L_0x1deb260;  1 drivers
v0x1e47b10_0 .net *"_ivl_8", 0 0, L_0x1e04b80;  1 drivers
v0x1e47bf0_0 .net "a", 0 0, v0x1e48de0_0;  alias, 1 drivers
v0x1e47cb0_0 .net "b", 0 0, v0x1e48e80_0;  alias, 1 drivers
v0x1e47d70_0 .net "c", 0 0, v0x1e48f20_0;  alias, 1 drivers
v0x1e47e30_0 .net "d", 0 0, v0x1e49060_0;  alias, 1 drivers
v0x1e47ef0_0 .net "out_pos", 0 0, L_0x1e4fd60;  alias, 1 drivers
v0x1e47fb0_0 .net "out_sop", 0 0, L_0x1e24b70;  alias, 1 drivers
v0x1e48070_0 .net "pos0", 0 0, L_0x1e4f560;  1 drivers
v0x1e48130_0 .net "pos1", 0 0, L_0x1e4faa0;  1 drivers
L_0x1e4fd60 .functor MUXZ 1, L_0x7fbcaf838018, L_0x1e4f560, L_0x1e4fc50, C4<>;
S_0x1e482b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1de2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e48de0_0 .var "a", 0 0;
v0x1e48e80_0 .var "b", 0 0;
v0x1e48f20_0 .var "c", 0 0;
v0x1e48fc0_0 .net "clk", 0 0, v0x1e4e650_0;  1 drivers
v0x1e49060_0 .var "d", 0 0;
v0x1e49150_0 .var/2u "fail", 0 0;
v0x1e491f0_0 .var/2u "fail1", 0 0;
v0x1e49290_0 .net "tb_match", 0 0, L_0x1e55c20;  alias, 1 drivers
v0x1e49330_0 .var "wavedrom_enable", 0 0;
v0x1e493d0_0 .var "wavedrom_title", 511 0;
E_0x1df8630/0 .event negedge, v0x1e48fc0_0;
E_0x1df8630/1 .event posedge, v0x1e48fc0_0;
E_0x1df8630 .event/or E_0x1df8630/0, E_0x1df8630/1;
S_0x1e485e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e482b0;
 .timescale -12 -12;
v0x1e48820_0 .var/2s "i", 31 0;
E_0x1df84d0 .event posedge, v0x1e48fc0_0;
S_0x1e48920 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e482b0;
 .timescale -12 -12;
v0x1e48b20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e48c00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e482b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e495b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1de2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e4ff10 .functor AND 1, v0x1e48de0_0, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e500b0 .functor AND 1, L_0x1e4ff10, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e502a0 .functor AND 1, L_0x1e500b0, v0x1e49060_0, C4<1>, C4<1>;
L_0x1e50470 .functor AND 1, v0x1e48de0_0, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e50620 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e50690 .functor AND 1, L_0x1e50470, L_0x1e50620, C4<1>, C4<1>;
L_0x1e507e0 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e50850 .functor AND 1, L_0x1e50690, L_0x1e507e0, C4<1>, C4<1>;
L_0x1e509b0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e50a20 .functor AND 1, v0x1e48de0_0, L_0x1e509b0, C4<1>, C4<1>;
L_0x1e50b40 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e50bb0 .functor AND 1, L_0x1e50a20, L_0x1e50b40, C4<1>, C4<1>;
L_0x1e50ce0 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e50d50 .functor AND 1, L_0x1e50bb0, L_0x1e50ce0, C4<1>, C4<1>;
L_0x1e50c70 .functor OR 1, v0x1e48de0_0, v0x1e48e80_0, C4<0>, C4<0>;
L_0x1e50ee0 .functor OR 1, L_0x1e50c70, v0x1e48f20_0, C4<0>, C4<0>;
L_0x1e51030 .functor OR 1, L_0x1e50ee0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e510f0 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e51200 .functor AND 1, L_0x1e510f0, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e512c0 .functor AND 1, L_0x1e51200, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e51430 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e514a0 .functor AND 1, L_0x1e512c0, L_0x1e51430, C4<1>, C4<1>;
L_0x1e51670 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e516e0 .functor AND 1, L_0x1e51670, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e51870 .functor AND 1, L_0x1e516e0, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e51930 .functor AND 1, L_0x1e51870, v0x1e49060_0, C4<1>, C4<1>;
L_0x1e51ad0 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e51b40 .functor AND 1, L_0x1e51ad0, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e51cf0 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e51d60 .functor AND 1, L_0x1e51b40, L_0x1e51cf0, C4<1>, C4<1>;
L_0x1e51fa0 .functor AND 1, L_0x1e51d60, v0x1e49060_0, C4<1>, C4<1>;
L_0x1e52060 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e521e0 .functor AND 1, L_0x1e52060, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e522a0 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e52430 .functor AND 1, L_0x1e521e0, L_0x1e522a0, C4<1>, C4<1>;
L_0x1e52570 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e52710 .functor AND 1, L_0x1e52430, L_0x1e52570, C4<1>, C4<1>;
L_0x1e52820 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e525e0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e52650 .functor AND 1, L_0x1e52820, L_0x1e525e0, C4<1>, C4<1>;
L_0x1e52bc0 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e52e40 .functor AND 1, L_0x1e52650, L_0x1e52bc0, C4<1>, C4<1>;
L_0x1e530b0 .functor AND 1, L_0x1e52e40, v0x1e49060_0, C4<1>, C4<1>;
L_0x1e534c0 .functor AND 1, L_0x1e51160, L_0x1e533d0, C4<1>, C4<1>;
L_0x1e53830 .functor AND 1, L_0x1e534c0, L_0x1e53740, C4<1>, C4<1>;
L_0x1e53a60 .functor AND 1, L_0x1e53830, L_0x1e53940, C4<1>, C4<1>;
L_0x1e53de0 .functor AND 1, L_0x1e53a60, L_0x1e53cf0, C4<1>, C4<1>;
L_0x1e54020 .functor AND 1, L_0x1e53de0, L_0x1e53ef0, C4<1>, C4<1>;
L_0x1e542c0 .functor AND 1, L_0x1e54020, L_0x1e502a0, C4<1>, C4<1>;
L_0x1e543d0 .functor AND 1, L_0x1e542c0, L_0x1e50850, C4<1>, C4<1>;
L_0x1e54680 .functor AND 1, L_0x1e543d0, L_0x1e50d50, C4<1>, C4<1>;
L_0x1e547e0 .functor OR 1, L_0x1e51030, L_0x1e514a0, C4<0>, C4<0>;
L_0x1e54a00 .functor OR 1, L_0x1e547e0, L_0x1e51930, C4<0>, C4<0>;
L_0x1e54ac0 .functor OR 1, L_0x1e54a00, L_0x1e51fa0, C4<0>, C4<0>;
L_0x1e54d40 .functor OR 1, L_0x1e54ac0, L_0x1e52710, C4<0>, C4<0>;
L_0x1e54e00 .functor OR 1, L_0x1e54d40, L_0x1e530b0, C4<0>, C4<0>;
L_0x1e55130 .functor OR 1, L_0x1e54e00, L_0x1e55090, C4<0>, C4<0>;
L_0x1e55330 .functor OR 1, L_0x1e55130, L_0x1e55240, C4<0>, C4<0>;
L_0x1e556c0 .functor OR 1, L_0x1e55330, L_0x1e55620, C4<0>, C4<0>;
v0x1e49770_0 .net *"_ivl_0", 0 0, L_0x1e4ff10;  1 drivers
v0x1e49850_0 .net *"_ivl_10", 0 0, L_0x1e50690;  1 drivers
v0x1e49930_0 .net *"_ivl_101", 0 0, L_0x1e53cf0;  1 drivers
v0x1e49a00_0 .net *"_ivl_102", 0 0, L_0x1e53de0;  1 drivers
v0x1e49ae0_0 .net *"_ivl_105", 0 0, L_0x1e53ef0;  1 drivers
v0x1e49bf0_0 .net *"_ivl_106", 0 0, L_0x1e54020;  1 drivers
v0x1e49cd0_0 .net *"_ivl_108", 0 0, L_0x1e542c0;  1 drivers
v0x1e49db0_0 .net *"_ivl_110", 0 0, L_0x1e543d0;  1 drivers
v0x1e49e90_0 .net *"_ivl_114", 0 0, L_0x1e547e0;  1 drivers
v0x1e4a000_0 .net *"_ivl_116", 0 0, L_0x1e54a00;  1 drivers
v0x1e4a0e0_0 .net *"_ivl_118", 0 0, L_0x1e54ac0;  1 drivers
v0x1e4a1c0_0 .net *"_ivl_12", 0 0, L_0x1e507e0;  1 drivers
v0x1e4a2a0_0 .net *"_ivl_120", 0 0, L_0x1e54d40;  1 drivers
v0x1e4a380_0 .net *"_ivl_122", 0 0, L_0x1e54e00;  1 drivers
v0x1e4a460_0 .net *"_ivl_125", 0 0, L_0x1e55090;  1 drivers
v0x1e4a520_0 .net *"_ivl_126", 0 0, L_0x1e55130;  1 drivers
v0x1e4a600_0 .net *"_ivl_129", 0 0, L_0x1e55240;  1 drivers
v0x1e4a7d0_0 .net *"_ivl_130", 0 0, L_0x1e55330;  1 drivers
v0x1e4a8b0_0 .net *"_ivl_133", 0 0, L_0x1e55620;  1 drivers
v0x1e4a970_0 .net *"_ivl_16", 0 0, L_0x1e509b0;  1 drivers
v0x1e4aa50_0 .net *"_ivl_18", 0 0, L_0x1e50a20;  1 drivers
v0x1e4ab30_0 .net *"_ivl_2", 0 0, L_0x1e500b0;  1 drivers
v0x1e4ac10_0 .net *"_ivl_20", 0 0, L_0x1e50b40;  1 drivers
v0x1e4acf0_0 .net *"_ivl_22", 0 0, L_0x1e50bb0;  1 drivers
v0x1e4add0_0 .net *"_ivl_24", 0 0, L_0x1e50ce0;  1 drivers
v0x1e4aeb0_0 .net *"_ivl_28", 0 0, L_0x1e50c70;  1 drivers
v0x1e4af90_0 .net *"_ivl_30", 0 0, L_0x1e50ee0;  1 drivers
v0x1e4b070_0 .net *"_ivl_34", 0 0, L_0x1e510f0;  1 drivers
v0x1e4b150_0 .net *"_ivl_36", 0 0, L_0x1e51200;  1 drivers
v0x1e4b230_0 .net *"_ivl_38", 0 0, L_0x1e512c0;  1 drivers
v0x1e4b310_0 .net *"_ivl_40", 0 0, L_0x1e51430;  1 drivers
v0x1e4b3f0_0 .net *"_ivl_44", 0 0, L_0x1e51670;  1 drivers
v0x1e4b4d0_0 .net *"_ivl_46", 0 0, L_0x1e516e0;  1 drivers
v0x1e4b7c0_0 .net *"_ivl_48", 0 0, L_0x1e51870;  1 drivers
v0x1e4b8a0_0 .net *"_ivl_52", 0 0, L_0x1e51ad0;  1 drivers
v0x1e4b980_0 .net *"_ivl_54", 0 0, L_0x1e51b40;  1 drivers
v0x1e4ba60_0 .net *"_ivl_56", 0 0, L_0x1e51cf0;  1 drivers
v0x1e4bb40_0 .net *"_ivl_58", 0 0, L_0x1e51d60;  1 drivers
v0x1e4bc20_0 .net *"_ivl_6", 0 0, L_0x1e50470;  1 drivers
v0x1e4bd00_0 .net *"_ivl_62", 0 0, L_0x1e52060;  1 drivers
v0x1e4bde0_0 .net *"_ivl_64", 0 0, L_0x1e521e0;  1 drivers
v0x1e4bec0_0 .net *"_ivl_66", 0 0, L_0x1e522a0;  1 drivers
v0x1e4bfa0_0 .net *"_ivl_68", 0 0, L_0x1e52430;  1 drivers
v0x1e4c080_0 .net *"_ivl_70", 0 0, L_0x1e52570;  1 drivers
v0x1e4c160_0 .net *"_ivl_74", 0 0, L_0x1e52820;  1 drivers
v0x1e4c240_0 .net *"_ivl_76", 0 0, L_0x1e525e0;  1 drivers
v0x1e4c320_0 .net *"_ivl_78", 0 0, L_0x1e52650;  1 drivers
v0x1e4c400_0 .net *"_ivl_8", 0 0, L_0x1e50620;  1 drivers
v0x1e4c4e0_0 .net *"_ivl_80", 0 0, L_0x1e52bc0;  1 drivers
v0x1e4c5c0_0 .net *"_ivl_82", 0 0, L_0x1e52e40;  1 drivers
v0x1e4c6a0_0 .net *"_ivl_87", 0 0, L_0x1e51160;  1 drivers
v0x1e4c760_0 .net *"_ivl_89", 0 0, L_0x1e533d0;  1 drivers
v0x1e4c820_0 .net *"_ivl_90", 0 0, L_0x1e534c0;  1 drivers
v0x1e4c900_0 .net *"_ivl_93", 0 0, L_0x1e53740;  1 drivers
v0x1e4c9c0_0 .net *"_ivl_94", 0 0, L_0x1e53830;  1 drivers
v0x1e4caa0_0 .net *"_ivl_97", 0 0, L_0x1e53940;  1 drivers
v0x1e4cb60_0 .net *"_ivl_98", 0 0, L_0x1e53a60;  1 drivers
v0x1e4cc40_0 .net "a", 0 0, v0x1e48de0_0;  alias, 1 drivers
v0x1e4cce0_0 .net "b", 0 0, v0x1e48e80_0;  alias, 1 drivers
v0x1e4cdd0_0 .net "c", 0 0, v0x1e48f20_0;  alias, 1 drivers
v0x1e4cec0_0 .net "d", 0 0, v0x1e49060_0;  alias, 1 drivers
v0x1e4cfb0_0 .net "out_pos", 0 0, L_0x1e556c0;  alias, 1 drivers
v0x1e4d070_0 .net "out_sop", 0 0, L_0x1e54680;  alias, 1 drivers
v0x1e4d130_0 .net "w1", 0 0, L_0x1e502a0;  1 drivers
v0x1e4d1f0_0 .net "w2", 0 0, L_0x1e50850;  1 drivers
v0x1e4d6c0_0 .net "w3", 0 0, L_0x1e50d50;  1 drivers
v0x1e4d780_0 .net "w4", 0 0, L_0x1e51030;  1 drivers
v0x1e4d840_0 .net "w5", 0 0, L_0x1e514a0;  1 drivers
v0x1e4d900_0 .net "w6", 0 0, L_0x1e51930;  1 drivers
v0x1e4d9c0_0 .net "w7", 0 0, L_0x1e51fa0;  1 drivers
v0x1e4da80_0 .net "w8", 0 0, L_0x1e52710;  1 drivers
v0x1e4db40_0 .net "w9", 0 0, L_0x1e530b0;  1 drivers
L_0x1e51160 .reduce/nor L_0x1e51030;
L_0x1e533d0 .reduce/nor L_0x1e514a0;
L_0x1e53740 .reduce/nor L_0x1e51930;
L_0x1e53940 .reduce/nor L_0x1e51fa0;
L_0x1e53cf0 .reduce/nor L_0x1e52710;
L_0x1e53ef0 .reduce/nor L_0x1e530b0;
L_0x1e55090 .reduce/nor L_0x1e502a0;
L_0x1e55240 .reduce/nor L_0x1e50850;
L_0x1e55620 .reduce/nor L_0x1e50d50;
S_0x1e4dcc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1de2320;
 .timescale -12 -12;
E_0x1dde9f0 .event anyedge, v0x1e4eab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e4eab0_0;
    %nor/r;
    %assign/vec4 v0x1e4eab0_0, 0;
    %wait E_0x1dde9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e482b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e49150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e491f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e482b0;
T_4 ;
    %wait E_0x1df8630;
    %load/vec4 v0x1e49290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e49150_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e482b0;
T_5 ;
    %wait E_0x1df84d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1df84d0;
    %load/vec4 v0x1e49150_0;
    %store/vec4 v0x1e491f0_0, 0, 1;
    %fork t_1, S_0x1e485e0;
    %jmp t_0;
    .scope S_0x1e485e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e48820_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e48820_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1df84d0;
    %load/vec4 v0x1e48820_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e48820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e48820_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e482b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e49150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e491f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1de2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4e650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4eab0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1de2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e4e650_0;
    %inv;
    %store/vec4 v0x1e4e650_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1de2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e48fc0_0, v0x1e4ec20_0, v0x1e4e470_0, v0x1e4e510_0, v0x1e4e5b0_0, v0x1e4e6f0_0, v0x1e4e970_0, v0x1e4e8d0_0, v0x1e4e830_0, v0x1e4e790_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1de2320;
T_9 ;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1de2320;
T_10 ;
    %wait E_0x1df8630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4ea10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
    %load/vec4 v0x1e4eb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4ea10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e4e970_0;
    %load/vec4 v0x1e4e970_0;
    %load/vec4 v0x1e4e8d0_0;
    %xor;
    %load/vec4 v0x1e4e970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e4e830_0;
    %load/vec4 v0x1e4e830_0;
    %load/vec4 v0x1e4e790_0;
    %xor;
    %load/vec4 v0x1e4e830_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e4ea10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ea10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
