// Seed: 1620641541
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wire id_3,
    output logic id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    output wor id_8,
    output tri0 id_9
);
  logic id_11 = 1;
  wire  id_12;
  initial begin : LABEL_0
    $unsigned(34);
    ;
    id_4 <= id_6#(.id_0(1));
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
