[16:31:54.763] <TB1>     INFO: *** Welcome to pxar ***
[16:31:54.763] <TB1>     INFO: *** Today: 2016/04/14
[16:31:54.770] <TB1>     INFO: *** Version: b2a7-dirty
[16:31:54.770] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:31:54.770] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:31:54.771] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//defaultMaskFile.dat
[16:31:54.771] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C15.dat
[16:31:54.847] <TB1>     INFO:         clk: 4
[16:31:54.847] <TB1>     INFO:         ctr: 4
[16:31:54.847] <TB1>     INFO:         sda: 19
[16:31:54.847] <TB1>     INFO:         tin: 9
[16:31:54.847] <TB1>     INFO:         level: 15
[16:31:54.847] <TB1>     INFO:         triggerdelay: 0
[16:31:54.847] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:31:54.847] <TB1>     INFO: Log level: DEBUG
[16:31:54.858] <TB1>     INFO: Found DTB DTB_WRECOM
[16:31:54.867] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[16:31:54.870] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[16:31:54.873] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[16:31:56.432] <TB1>     INFO: DUT info: 
[16:31:56.432] <TB1>     INFO: The DUT currently contains the following objects:
[16:31:56.432] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:31:56.432] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[16:31:56.432] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[16:31:56.432] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:31:56.432] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.432] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.433] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:31:56.433] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:56.434] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:31:56.435] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:31:56.437] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[16:31:56.437] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1465f90
[16:31:56.437] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x13dc770
[16:31:56.437] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f72d5d94010
[16:31:56.437] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f72dbfff510
[16:31:56.437] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7f72d5d94010
[16:31:56.438] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[16:31:56.440] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 473.5mA
[16:31:56.440] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[16:31:56.440] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:31:56.841] <TB1>     INFO: enter 'restricted' command line mode
[16:31:56.841] <TB1>     INFO: enter test to run
[16:31:56.841] <TB1>     INFO:   test: FPIXTest no parameter change
[16:31:56.841] <TB1>     INFO:   running: fpixtest
[16:31:56.841] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:31:56.844] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:31:56.844] <TB1>     INFO: ######################################################################
[16:31:56.844] <TB1>     INFO: PixTestFPIXTest::doTest()
[16:31:56.844] <TB1>     INFO: ######################################################################
[16:31:56.848] <TB1>     INFO: ######################################################################
[16:31:56.848] <TB1>     INFO: PixTestPretest::doTest()
[16:31:56.848] <TB1>     INFO: ######################################################################
[16:31:56.851] <TB1>     INFO:    ----------------------------------------------------------------------
[16:31:56.851] <TB1>     INFO:    PixTestPretest::programROC() 
[16:31:56.851] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:14.867] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:32:14.867] <TB1>     INFO: IA differences per ROC:  19.3 20.1 17.7 17.7 17.7 17.7 19.3 20.9 22.5 18.5 18.5 19.3 19.3 19.3 18.5 19.3
[16:32:14.934] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:14.934] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:32:14.934] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:15.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[16:32:15.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[16:32:15.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  74 Ia 23.1688 mA
[16:32:15.340] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 24.7687 mA
[16:32:15.441] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  75 Ia 23.9688 mA
[16:32:15.542] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.7687 mA
[16:32:15.643] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  74 Ia 23.9688 mA
[16:32:15.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.3687 mA
[16:32:15.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 23.9688 mA
[16:32:15.948] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.3687 mA
[16:32:16.049] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 23.9688 mA
[16:32:16.150] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3687 mA
[16:32:16.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.7687 mA
[16:32:16.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 23.9688 mA
[16:32:16.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.3687 mA
[16:32:16.555] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.7687 mA
[16:32:16.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  84 Ia 24.7687 mA
[16:32:16.755] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 23.1688 mA
[16:32:16.857] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  85 Ia 24.7687 mA
[16:32:16.957] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 23.9688 mA
[16:32:17.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9688 mA
[16:32:17.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.7687 mA
[16:32:17.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 23.9688 mA
[16:32:17.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 27.1687 mA
[16:32:17.462] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  60 Ia 22.3687 mA
[16:32:17.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  70 Ia 24.7687 mA
[16:32:17.663] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  66 Ia 23.9688 mA
[16:32:17.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[16:32:17.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[16:32:17.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.9688 mA
[16:32:18.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1688 mA
[16:32:18.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 24.7687 mA
[16:32:18.271] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  79 Ia 23.1688 mA
[16:32:18.372] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  84 Ia 24.7687 mA
[16:32:18.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  80 Ia 24.7687 mA
[16:32:18.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  76 Ia 23.1688 mA
[16:32:18.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  81 Ia 23.9688 mA
[16:32:18.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1688 mA
[16:32:18.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7687 mA
[16:32:18.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.1688 mA
[16:32:19.080] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  84 Ia 24.7687 mA
[16:32:19.180] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  80 Ia 24.7687 mA
[16:32:19.282] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  76 Ia 22.3687 mA
[16:32:19.382] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  86 Ia 25.5688 mA
[16:32:19.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  78 Ia 23.1688 mA
[16:32:19.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.7687 mA
[16:32:19.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  79 Ia 23.1688 mA
[16:32:19.786] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  84 Ia 24.7687 mA
[16:32:19.887] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 23.9688 mA
[16:32:19.988] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.7687 mA
[16:32:20.089] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  74 Ia 23.1688 mA
[16:32:20.190] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 24.7687 mA
[16:32:20.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  75 Ia 23.9688 mA
[16:32:20.392] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[16:32:20.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[16:32:20.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7687 mA
[16:32:20.695] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 23.1688 mA
[16:32:20.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  84 Ia 24.7687 mA
[16:32:20.897] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  80 Ia 23.9688 mA
[16:32:20.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[16:32:21.028] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  75
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  74
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  88
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  66
[16:32:21.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[16:32:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[16:32:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[16:32:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  75
[16:32:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[16:32:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[16:32:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[16:32:22.856] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[16:32:22.856] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  19.3  20.1  20.1  19.3
[16:32:22.891] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:22.891] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[16:32:22.891] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:23.029] <TB1>     INFO: Expecting 231680 events.
[16:32:29.270] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (69) !=  TBM ID (126)
[16:32:29.270] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (69) !=  TBM ID (126)
[16:32:31.141] <TB1> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[16:32:31.144] <TB1>     INFO: 0 events read in total (7398ms).
[16:32:31.318] <TB1> CRITICAL: <hal.cc/MultiRocOnePixelDacDacScan:L1230> Incomplete DAQ data readout! Missing 46336 Events.
[16:32:31.319] <TB1> CRITICAL: <PixTestPretest.cc/findWorkingPixel:L1138> pXar execption: Incomplete DAQ data readout in function MultiRocOnePixelDacDacScan
[16:32:31.456] <TB1>     INFO: Expecting 231680 events.
[16:32:39.525] <TB1>     INFO: 231680 events read in total (7354ms).
[16:32:39.530] <TB1>     INFO: Test took 8206ms.
[16:32:39.873] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C0 OK, with vthrComp = 93 and Delta(CalDel) = 61
[16:32:39.877] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C1 OK, with vthrComp = 97 and Delta(CalDel) = 59
[16:32:39.881] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C2 OK, with vthrComp = 80 and Delta(CalDel) = 62
[16:32:39.884] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C3 OK, with vthrComp = 93 and Delta(CalDel) = 66
[16:32:39.888] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C4 OK, with vthrComp = 89 and Delta(CalDel) = 60
[16:32:39.892] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C5 OK, with vthrComp = 88 and Delta(CalDel) = 56
[16:32:39.895] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C6 OK, with vthrComp = 93 and Delta(CalDel) = 54
[16:32:39.899] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C7 OK, with vthrComp = 103 and Delta(CalDel) = 59
[16:32:39.903] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C8 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:32:39.907] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C9 OK, with vthrComp = 95 and Delta(CalDel) = 59
[16:32:39.911] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C10 OK, with vthrComp = 100 and Delta(CalDel) = 63
[16:32:39.916] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C11 OK, with vthrComp = 82 and Delta(CalDel) = 63
[16:32:39.919] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C12 OK, with vthrComp = 91 and Delta(CalDel) = 63
[16:32:39.923] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C13 OK, with vthrComp = 86 and Delta(CalDel) = 58
[16:32:39.927] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C14 OK, with vthrComp = 99 and Delta(CalDel) = 60
[16:32:39.930] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C15 OK, with vthrComp = 94 and Delta(CalDel) = 58
[16:32:39.972] <TB1>     INFO: Found working pixel in all ROCs: col/row = 5/5
[16:32:40.007] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:40.007] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:32:40.007] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:40.144] <TB1>     INFO: Expecting 231680 events.
[16:32:48.209] <TB1>     INFO: 231680 events read in total (7350ms).
[16:32:48.214] <TB1>     INFO: Test took 8202ms.
[16:32:48.237] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[16:32:48.555] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[16:32:48.559] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 30
[16:32:48.563] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32.5
[16:32:48.567] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[16:32:48.570] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[16:32:48.574] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29
[16:32:48.578] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 107 +/- 28.5
[16:32:48.582] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[16:32:48.586] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 109 +/- 29
[16:32:48.589] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[16:32:48.593] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 31.5
[16:32:48.597] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[16:32:48.600] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[16:32:48.604] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 30
[16:32:48.607] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28.5
[16:32:48.648] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:32:48.648] <TB1>     INFO: CalDel:      134   134   145   153   126   113   113   107   120   109   143   155   140   127   115   121
[16:32:48.648] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:32:48.652] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat
[16:32:48.653] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C1.dat
[16:32:48.653] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C2.dat
[16:32:48.653] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C3.dat
[16:32:48.653] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C4.dat
[16:32:48.653] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C5.dat
[16:32:48.653] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C6.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C7.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C8.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C9.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C10.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C11.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C12.dat
[16:32:48.654] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C13.dat
[16:32:48.655] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C14.dat
[16:32:48.655] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:32:48.655] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:32:48.655] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:32:48.655] <TB1>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[16:32:48.655] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:32:48.747] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:32:48.747] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:32:48.747] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:32:48.747] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:32:48.750] <TB1>     INFO: ######################################################################
[16:32:48.750] <TB1>     INFO: PixTestTiming::doTest()
[16:32:48.750] <TB1>     INFO: ######################################################################
[16:32:48.750] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:48.750] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[16:32:48.750] <TB1>     INFO:    ----------------------------------------------------------------------
[16:32:48.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:32:50.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:32:52.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:32:55.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:32:57.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:32:59.737] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:33:02.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:33:04.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:33:06.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:33:08.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:33:11.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:33:13.379] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:33:15.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:33:17.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:33:20.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:33:22.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:33:24.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:33:26.266] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:33:27.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:33:29.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:33:30.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:33:32.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:33:33.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:33:35.386] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:33:36.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:33:39.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:33:42.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:33:44.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:33:46.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:33:48.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:33:50.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:33:52.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:33:54.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:33:56.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:33:57.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:33:59.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:34:00.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:34:02.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:34:03.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:34:05.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:34:06.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:34:08.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:34:11.243] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:34:13.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:34:15.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:34:16.556] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:34:18.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:34:21.103] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:34:23.376] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:34:25.651] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:34:27.924] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:34:30.197] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:34:32.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:34:34.744] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:34:37.018] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:34:39.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:34:41.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:34:43.840] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:34:46.112] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:34:48.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:34:50.659] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:34:52.931] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:34:55.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:34:57.478] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:34:59.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:35:02.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:35:04.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:35:06.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:35:08.846] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:35:11.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:35:13.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:35:15.666] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:35:17.939] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:35:19.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:35:20.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:35:22.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:35:24.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:35:25.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:35:27.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:35:28.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:35:30.094] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:35:31.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:35:33.137] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:35:34.657] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:35:36.177] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:35:37.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:35:39.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:35:40.737] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:35:42.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:35:43.777] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:35:47.553] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:35:51.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:35:55.107] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:35:58.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:36:02.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:36:06.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:36:10.212] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:36:11.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:36:13.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:36:14.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:36:16.295] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:36:17.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:36:19.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:36:20.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:36:22.379] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:36:24.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:36:26.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:36:28.450] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:36:30.722] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:36:32.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:36:35.268] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:36:37.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:36:39.816] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:36:42.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:36:44.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:36:46.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:36:48.908] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:36:51.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:36:53.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:36:55.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:36:57.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:37:00.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:37:02.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:37:04.823] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:37:07.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:37:09.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:37:11.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:37:13.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:37:16.575] <TB1>     INFO: TBM Phase Settings: 236
[16:37:16.576] <TB1>     INFO: 400MHz Phase: 3
[16:37:16.576] <TB1>     INFO: 160MHz Phase: 7
[16:37:16.576] <TB1>     INFO: Functional Phase Area: 3
[16:37:16.578] <TB1>     INFO: Test took 267828 ms.
[16:37:16.578] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:37:16.579] <TB1>     INFO:    ----------------------------------------------------------------------
[16:37:16.579] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[16:37:16.579] <TB1>     INFO:    ----------------------------------------------------------------------
[16:37:16.579] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:37:18.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:37:21.120] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:37:23.392] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:37:25.664] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:37:27.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:37:30.207] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:37:32.479] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:37:34.187] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:37:35.708] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:37:37.229] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:37:38.748] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:37:40.268] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:37:41.787] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:37:43.307] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:37:44.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:37:46.347] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:37:47.867] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:37:49.387] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:37:50.907] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:37:53.180] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:37:55.454] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:37:57.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:37:59.000] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:38:01.520] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:38:03.041] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:38:04.562] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:38:06.081] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:38:08.355] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:38:10.628] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:38:12.902] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:38:15.175] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:38:16.696] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:38:18.216] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:38:19.738] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:38:21.257] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:38:23.530] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:38:25.804] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:38:28.077] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:38:30.351] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:38:31.872] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:38:33.392] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:38:34.913] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:38:36.433] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:38:38.706] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:38:40.980] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:38:43.253] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:38:45.528] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:38:47.049] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:38:48.569] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:38:50.089] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:38:51.609] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:38:53.883] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:38:56.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:38:58.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:39:00.703] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:39:02.223] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:39:03.744] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:39:05.264] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:39:06.784] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:39:08.304] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:39:09.824] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:39:11.344] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:39:12.864] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:39:14.767] <TB1>     INFO: ROC Delay Settings: 228
[16:39:14.768] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[16:39:14.768] <TB1>     INFO: ROC Port 0 Delay: 4
[16:39:14.768] <TB1>     INFO: ROC Port 1 Delay: 4
[16:39:14.768] <TB1>     INFO: Functional ROC Area: 4
[16:39:14.771] <TB1>     INFO: Test took 118192 ms.
[16:39:14.771] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[16:39:14.771] <TB1>     INFO:    ----------------------------------------------------------------------
[16:39:14.771] <TB1>     INFO:    PixTestTiming::TimingTest()
[16:39:14.771] <TB1>     INFO:    ----------------------------------------------------------------------
[16:39:15.910] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 41c8 41c8 41c8 41c9 41c8 41c8 41c8 41c9 e062 c000 a101 80b1 41c8 41c8 41c8 41c8 41c8 41c9 41c8 41c8 e062 c000 
[16:39:15.910] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 a102 80c0 41c8 41c8 41c9 41c8 41c8 41c8 41c8 41c8 e022 c000 
[16:39:15.910] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 a103 8000 41c9 41c9 41c9 41c9 41c9 41c8 41c9 41c9 e022 c000 
[16:39:15.910] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:39:30.055] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:30.056] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:39:44.167] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:44.167] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:39:58.268] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:58.268] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:40:12.371] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:12.371] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:40:26.533] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:26.534] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:40:40.584] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:40.584] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:40:54.590] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:54.591] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:41:08.621] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:08.621] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:41:22.672] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:22.673] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:41:36.724] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:37.107] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:37.122] <TB1>     INFO: Decoding statistics:
[16:41:37.122] <TB1>     INFO:   General information:
[16:41:37.122] <TB1>     INFO: 	 16bit words read:         240000000
[16:41:37.122] <TB1>     INFO: 	 valid events total:       20000000
[16:41:37.122] <TB1>     INFO: 	 empty events:             20000000
[16:41:37.122] <TB1>     INFO: 	 valid events with pixels: 0
[16:41:37.122] <TB1>     INFO: 	 valid pixel hits:         0
[16:41:37.122] <TB1>     INFO:   Event errors: 	           0
[16:41:37.122] <TB1>     INFO: 	 start marker:             0
[16:41:37.122] <TB1>     INFO: 	 stop marker:              0
[16:41:37.122] <TB1>     INFO: 	 overflow:                 0
[16:41:37.122] <TB1>     INFO: 	 invalid 5bit words:       0
[16:41:37.122] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[16:41:37.122] <TB1>     INFO:   TBM errors: 		           0
[16:41:37.122] <TB1>     INFO: 	 flawed TBM headers:       0
[16:41:37.122] <TB1>     INFO: 	 flawed TBM trailers:      0
[16:41:37.122] <TB1>     INFO: 	 event ID mismatches:      0
[16:41:37.122] <TB1>     INFO:   ROC errors: 		           0
[16:41:37.122] <TB1>     INFO: 	 missing ROC header(s):    0
[16:41:37.122] <TB1>     INFO: 	 misplaced readback start: 0
[16:41:37.122] <TB1>     INFO:   Pixel decoding errors:	   0
[16:41:37.122] <TB1>     INFO: 	 pixel data incomplete:    0
[16:41:37.122] <TB1>     INFO: 	 pixel address:            0
[16:41:37.122] <TB1>     INFO: 	 pulse height fill bit:    0
[16:41:37.122] <TB1>     INFO: 	 buffer corruption:        0
[16:41:37.122] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.122] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:41:37.122] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.122] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.122] <TB1>     INFO:    Read back bit status: 1
[16:41:37.122] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.122] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.122] <TB1>     INFO:    Timings are good!
[16:41:37.122] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.122] <TB1>     INFO: Test took 142351 ms.
[16:41:37.122] <TB1>     INFO: PixTestTiming::TimingTest() done.
[16:41:37.123] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:41:37.123] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:41:37.123] <TB1>     INFO: PixTestTiming::doTest took 528376 ms.
[16:41:37.123] <TB1>     INFO: PixTestTiming::doTest() done
[16:41:37.123] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:41:37.123] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[16:41:37.123] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[16:41:37.123] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[16:41:37.123] <TB1>     INFO: Write out ROCDelayScan3_V0
[16:41:37.124] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:41:37.124] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:41:37.474] <TB1>     INFO: ######################################################################
[16:41:37.474] <TB1>     INFO: PixTestAlive::doTest()
[16:41:37.474] <TB1>     INFO: ######################################################################
[16:41:37.477] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.477] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:37.477] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:37.479] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:37.829] <TB1>     INFO: Expecting 41600 events.
[16:41:41.919] <TB1>     INFO: 41600 events read in total (3375ms).
[16:41:41.919] <TB1>     INFO: Test took 4440ms.
[16:41:41.928] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:41.928] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:41:41.928] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:41:42.304] <TB1>     INFO: PixTestAlive::aliveTest() done
[16:41:42.304] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:42.304] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:42.307] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:42.307] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:42.307] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:42.308] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:42.651] <TB1>     INFO: Expecting 41600 events.
[16:41:45.632] <TB1>     INFO: 41600 events read in total (2266ms).
[16:41:45.633] <TB1>     INFO: Test took 3325ms.
[16:41:45.633] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:45.633] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:41:45.633] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:41:45.634] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:41:46.039] <TB1>     INFO: PixTestAlive::maskTest() done
[16:41:46.039] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:46.042] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:46.042] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:46.042] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:46.043] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:46.387] <TB1>     INFO: Expecting 41600 events.
[16:41:50.477] <TB1>     INFO: 41600 events read in total (3376ms).
[16:41:50.478] <TB1>     INFO: Test took 4435ms.
[16:41:50.486] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:50.486] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:41:50.486] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:41:50.863] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[16:41:50.863] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:50.863] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:41:50.863] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:41:50.871] <TB1>     INFO: ######################################################################
[16:41:50.871] <TB1>     INFO: PixTestTrim::doTest()
[16:41:50.871] <TB1>     INFO: ######################################################################
[16:41:50.874] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:50.874] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:41:50.874] <TB1>     INFO:    ----------------------------------------------------------------------
[16:41:50.950] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:41:50.950] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:41:50.963] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:41:50.963] <TB1>     INFO:     run 1 of 1
[16:41:50.964] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:41:51.307] <TB1>     INFO: Expecting 5025280 events.
[16:42:36.437] <TB1>     INFO: 1392112 events read in total (44415ms).
[16:43:20.360] <TB1>     INFO: 2768296 events read in total (88338ms).
[16:44:04.424] <TB1>     INFO: 4154976 events read in total (132403ms).
[16:44:32.467] <TB1>     INFO: 5025280 events read in total (160445ms).
[16:44:32.507] <TB1>     INFO: Test took 161543ms.
[16:44:32.570] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:32.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:34.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:35.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:37.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:38.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:39.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:41.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:42.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:44.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:45.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:47.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:48.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:50.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:51.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:53.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:44:54.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:44:56.407] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 192114688
[16:44:56.410] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0605 minThrLimit = 95.0206 minThrNLimit = 115.251 -> result = 95.0605 -> 95
[16:44:56.411] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9993 minThrLimit = 93.989 minThrNLimit = 123.006 -> result = 93.9993 -> 93
[16:44:56.411] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7632 minThrLimit = 86.7446 minThrNLimit = 110.599 -> result = 86.7632 -> 86
[16:44:56.412] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.061 minThrLimit = 89.0066 minThrNLimit = 109.669 -> result = 89.061 -> 89
[16:44:56.412] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7865 minThrLimit = 93.7639 minThrNLimit = 120.531 -> result = 93.7865 -> 93
[16:44:56.413] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2538 minThrLimit = 89.2511 minThrNLimit = 113.275 -> result = 89.2538 -> 89
[16:44:56.413] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0346 minThrLimit = 91.9515 minThrNLimit = 117.07 -> result = 92.0346 -> 92
[16:44:56.414] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8384 minThrLimit = 90.7983 minThrNLimit = 120.352 -> result = 90.8384 -> 90
[16:44:56.414] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4256 minThrLimit = 91.2924 minThrNLimit = 121.959 -> result = 91.4256 -> 91
[16:44:56.415] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6413 minThrLimit = 92.6139 minThrNLimit = 116.683 -> result = 92.6413 -> 92
[16:44:56.415] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2668 minThrLimit = 94.2656 minThrNLimit = 116.943 -> result = 94.2668 -> 94
[16:44:56.416] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.204 minThrLimit = 86.1698 minThrNLimit = 108.165 -> result = 86.204 -> 86
[16:44:56.416] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1822 minThrLimit = 99.1613 minThrNLimit = 119.189 -> result = 99.1822 -> 99
[16:44:56.416] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.6052 minThrLimit = 77.541 minThrNLimit = 105.367 -> result = 77.6052 -> 77
[16:44:56.417] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1124 minThrLimit = 93.111 minThrNLimit = 115.721 -> result = 93.1124 -> 93
[16:44:56.417] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1283 minThrLimit = 92.1232 minThrNLimit = 120.825 -> result = 92.1283 -> 92
[16:44:56.417] <TB1>     INFO: ROC 0 VthrComp = 95
[16:44:56.417] <TB1>     INFO: ROC 1 VthrComp = 93
[16:44:56.418] <TB1>     INFO: ROC 2 VthrComp = 86
[16:44:56.418] <TB1>     INFO: ROC 3 VthrComp = 89
[16:44:56.418] <TB1>     INFO: ROC 4 VthrComp = 93
[16:44:56.418] <TB1>     INFO: ROC 5 VthrComp = 89
[16:44:56.418] <TB1>     INFO: ROC 6 VthrComp = 92
[16:44:56.418] <TB1>     INFO: ROC 7 VthrComp = 90
[16:44:56.419] <TB1>     INFO: ROC 8 VthrComp = 91
[16:44:56.419] <TB1>     INFO: ROC 9 VthrComp = 92
[16:44:56.419] <TB1>     INFO: ROC 10 VthrComp = 94
[16:44:56.419] <TB1>     INFO: ROC 11 VthrComp = 86
[16:44:56.419] <TB1>     INFO: ROC 12 VthrComp = 99
[16:44:56.420] <TB1>     INFO: ROC 13 VthrComp = 77
[16:44:56.420] <TB1>     INFO: ROC 14 VthrComp = 93
[16:44:56.420] <TB1>     INFO: ROC 15 VthrComp = 92
[16:44:56.421] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:44:56.421] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:44:56.434] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:44:56.434] <TB1>     INFO:     run 1 of 1
[16:44:56.434] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:44:56.782] <TB1>     INFO: Expecting 5025280 events.
[16:45:32.681] <TB1>     INFO: 885152 events read in total (35184ms).
[16:46:08.067] <TB1>     INFO: 1768320 events read in total (70570ms).
[16:46:43.602] <TB1>     INFO: 2650936 events read in total (106105ms).
[16:47:19.152] <TB1>     INFO: 3525024 events read in total (141655ms).
[16:47:54.610] <TB1>     INFO: 4394168 events read in total (177113ms).
[16:48:20.407] <TB1>     INFO: 5025280 events read in total (202910ms).
[16:48:20.482] <TB1>     INFO: Test took 204049ms.
[16:48:20.665] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:21.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:22.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:24.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:25.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:27.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:28.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:30.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:32.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:34.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:35.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:37.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:38.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:40.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:42.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:43.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:45.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:46.861] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322248704
[16:48:46.864] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.2073 for pixel 38/0 mean/min/max = 45.0655/32.7825/57.3485
[16:48:46.865] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9747 for pixel 7/8 mean/min/max = 44.3826/33.5829/55.1822
[16:48:46.865] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.2544 for pixel 51/3 mean/min/max = 44.0253/32.7461/55.3044
[16:48:46.866] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.1928 for pixel 51/1 mean/min/max = 45.4734/33.7029/57.2439
[16:48:46.866] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.7118 for pixel 0/53 mean/min/max = 44.7947/33.7644/55.8249
[16:48:46.867] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.8889 for pixel 0/50 mean/min/max = 45.8908/33.848/57.9337
[16:48:46.867] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.1479 for pixel 0/5 mean/min/max = 44.3573/33.5122/55.2025
[16:48:46.868] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.2311 for pixel 12/16 mean/min/max = 44.3147/34.2939/54.3355
[16:48:46.868] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.6714 for pixel 3/76 mean/min/max = 44.247/33.6068/54.8872
[16:48:46.868] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.5198 for pixel 4/8 mean/min/max = 44.7675/33.7692/55.7658
[16:48:46.869] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.3405 for pixel 2/34 mean/min/max = 44.9251/32.4917/57.3586
[16:48:46.869] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9327 for pixel 0/31 mean/min/max = 44.2371/31.9948/56.4794
[16:48:46.869] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.0005 for pixel 13/52 mean/min/max = 45.5253/31.7578/59.2928
[16:48:46.870] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.8921 for pixel 2/38 mean/min/max = 45.9253/35.9519/55.8986
[16:48:46.870] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2637 for pixel 12/70 mean/min/max = 45.1289/32.9008/57.3569
[16:48:46.871] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.0728 for pixel 7/10 mean/min/max = 44.0176/33.3592/54.6761
[16:48:46.871] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:46.003] <TB1>     INFO: Expecting 411648 events.
[16:48:54.578] <TB1>     INFO: 411648 events read in total (6857ms).
[16:48:54.584] <TB1>     INFO: Expecting 411648 events.
[16:49:02.200] <TB1>     INFO: 411648 events read in total (6946ms).
[16:49:02.208] <TB1>     INFO: Expecting 411648 events.
[16:49:09.768] <TB1>     INFO: 411648 events read in total (6898ms).
[16:49:09.779] <TB1>     INFO: Expecting 411648 events.
[16:49:17.376] <TB1>     INFO: 411648 events read in total (6933ms).
[16:49:17.390] <TB1>     INFO: Expecting 411648 events.
[16:49:24.949] <TB1>     INFO: 411648 events read in total (6896ms).
[16:49:24.965] <TB1>     INFO: Expecting 411648 events.
[16:49:32.535] <TB1>     INFO: 411648 events read in total (6914ms).
[16:49:32.554] <TB1>     INFO: Expecting 411648 events.
[16:49:40.061] <TB1>     INFO: 411648 events read in total (6850ms).
[16:49:40.081] <TB1>     INFO: Expecting 411648 events.
[16:49:47.648] <TB1>     INFO: 411648 events read in total (6906ms).
[16:49:47.672] <TB1>     INFO: Expecting 411648 events.
[16:49:55.230] <TB1>     INFO: 411648 events read in total (6915ms).
[16:49:55.257] <TB1>     INFO: Expecting 411648 events.
[16:50:02.882] <TB1>     INFO: 411648 events read in total (6985ms).
[16:50:02.910] <TB1>     INFO: Expecting 411648 events.
[16:50:10.488] <TB1>     INFO: 411648 events read in total (6933ms).
[16:50:10.518] <TB1>     INFO: Expecting 411648 events.
[16:50:18.127] <TB1>     INFO: 411648 events read in total (6966ms).
[16:50:18.159] <TB1>     INFO: Expecting 411648 events.
[16:50:25.783] <TB1>     INFO: 411648 events read in total (6980ms).
[16:50:25.819] <TB1>     INFO: Expecting 411648 events.
[16:50:33.437] <TB1>     INFO: 411648 events read in total (6985ms).
[16:50:33.475] <TB1>     INFO: Expecting 411648 events.
[16:50:41.112] <TB1>     INFO: 411648 events read in total (7004ms).
[16:50:41.152] <TB1>     INFO: Expecting 411648 events.
[16:50:48.815] <TB1>     INFO: 411648 events read in total (7036ms).
[16:50:48.861] <TB1>     INFO: Test took 121990ms.
[16:50:49.352] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9533 < 35 for itrim+1 = 96; old thr = 34.5051 ... break
[16:50:49.405] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5423 < 35 for itrim+1 = 98; old thr = 34.9656 ... break
[16:50:49.440] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0586 < 35 for itrim = 86; old thr = 33.2755 ... break
[16:50:49.474] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0839 < 35 for itrim+1 = 92; old thr = 34.9289 ... break
[16:50:49.506] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2418 < 35 for itrim = 93; old thr = 34.4908 ... break
[16:50:49.537] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.928 < 35 for itrim+1 = 98; old thr = 34.0991 ... break
[16:50:49.566] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0115 < 35 for itrim = 88; old thr = 34.2853 ... break
[16:50:49.614] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2032 < 35 for itrim = 107; old thr = 34.7201 ... break
[16:50:49.663] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4469 < 35 for itrim = 105; old thr = 34.033 ... break
[16:50:49.706] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9686 < 35 for itrim+1 = 101; old thr = 34.3857 ... break
[16:50:49.736] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1535 < 35 for itrim = 99; old thr = 34.714 ... break
[16:50:49.768] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1092 < 35 for itrim = 96; old thr = 34.4813 ... break
[16:50:49.798] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6649 < 35 for itrim = 116; old thr = 33.8934 ... break
[16:50:49.838] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1841 < 35 for itrim = 89; old thr = 34.3078 ... break
[16:50:49.880] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0299 < 35 for itrim+1 = 112; old thr = 34.9745 ... break
[16:50:49.926] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0514 < 35 for itrim = 108; old thr = 34.5064 ... break
[16:50:49.002] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:50:50.012] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:50:50.012] <TB1>     INFO:     run 1 of 1
[16:50:50.012] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:50.355] <TB1>     INFO: Expecting 5025280 events.
[16:51:25.934] <TB1>     INFO: 871568 events read in total (34864ms).
[16:52:00.835] <TB1>     INFO: 1740688 events read in total (69765ms).
[16:52:36.203] <TB1>     INFO: 2609168 events read in total (105133ms).
[16:53:11.254] <TB1>     INFO: 3467648 events read in total (140184ms).
[16:53:46.426] <TB1>     INFO: 4321416 events read in total (175356ms).
[16:54:15.401] <TB1>     INFO: 5025280 events read in total (204331ms).
[16:54:15.485] <TB1>     INFO: Test took 205473ms.
[16:54:15.684] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:16.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:17.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:19.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:20.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:22.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:23.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:25.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:26.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:28.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:29.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:31.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:32.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:34.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:36.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:37.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:39.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:40.797] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271507456
[16:54:40.799] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.505522 .. 49.800890
[16:54:40.873] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 59 (-1/-1) hits flags = 528 (plus default)
[16:54:40.883] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:54:40.883] <TB1>     INFO:     run 1 of 1
[16:54:40.883] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:41.225] <TB1>     INFO: Expecting 1763840 events.
[16:55:21.940] <TB1>     INFO: 1123008 events read in total (40000ms).
[16:55:44.846] <TB1>     INFO: 1763840 events read in total (62906ms).
[16:55:44.869] <TB1>     INFO: Test took 63986ms.
[16:55:44.911] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:45.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:46.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:47.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:49.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:50.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:51.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:52.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:54.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:55.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:56.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:57.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:58.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:59.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:56:00.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:56:01.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:02.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:03.731] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249839616
[16:56:03.811] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.158540 .. 45.542274
[16:56:03.888] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:56:03.898] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:03.898] <TB1>     INFO:     run 1 of 1
[16:56:03.898] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:04.244] <TB1>     INFO: Expecting 1630720 events.
[16:56:45.331] <TB1>     INFO: 1150096 events read in total (40372ms).
[16:57:02.645] <TB1>     INFO: 1630720 events read in total (57687ms).
[16:57:02.660] <TB1>     INFO: Test took 58762ms.
[16:57:02.694] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:02.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:03.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:04.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:05.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:06.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:07.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:08.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:57:09.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:57:10.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:57:12.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:57:13.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:57:14.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:57:15.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:57:16.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:57:17.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:57:18.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:57:19.166] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308731904
[16:57:19.300] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.437998 .. 41.377242
[16:57:19.396] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:57:19.409] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:57:19.410] <TB1>     INFO:     run 1 of 1
[16:57:19.410] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:57:19.759] <TB1>     INFO: Expecting 1297920 events.
[16:58:00.903] <TB1>     INFO: 1147944 events read in total (40429ms).
[16:58:06.558] <TB1>     INFO: 1297920 events read in total (46084ms).
[16:58:06.569] <TB1>     INFO: Test took 47158ms.
[16:58:06.597] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:06.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:07.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:08.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:09.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:10.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:11.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:12.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:13.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:14.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:15.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:16.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:16.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:17.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:18.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:19.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:20.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:21.640] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285097984
[16:58:21.725] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.586565 .. 41.377242
[16:58:21.800] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:58:21.810] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:58:21.810] <TB1>     INFO:     run 1 of 1
[16:58:21.810] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:22.153] <TB1>     INFO: Expecting 1198080 events.
[16:59:02.296] <TB1>     INFO: 1117344 events read in total (39428ms).
[16:59:05.552] <TB1>     INFO: 1198080 events read in total (42684ms).
[16:59:05.569] <TB1>     INFO: Test took 43760ms.
[16:59:05.600] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:05.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:06.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:07.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:08.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:09.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:59:10.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:59:11.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:59:12.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:59:13.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:59:14.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:59:15.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:15.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:16.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:17.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:18.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:19.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:20.644] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362074112
[16:59:20.726] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:59:20.727] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:59:20.738] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:59:20.738] <TB1>     INFO:     run 1 of 1
[16:59:20.738] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:21.084] <TB1>     INFO: Expecting 1364480 events.
[17:00:00.258] <TB1>     INFO: 1075648 events read in total (38459ms).
[17:00:10.884] <TB1>     INFO: 1364480 events read in total (49085ms).
[17:00:10.905] <TB1>     INFO: Test took 50166ms.
[17:00:10.942] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:11.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:11.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:12.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:13.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:14.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:15.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:16.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:17.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:18.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:19.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:20.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:21.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:22.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:23.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:24.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:25.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:26.526] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372203520
[17:00:26.561] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:00:26.562] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:00:26.563] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:00:26.563] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C0.dat
[17:00:26.571] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C1.dat
[17:00:26.578] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C2.dat
[17:00:26.587] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C3.dat
[17:00:26.594] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C4.dat
[17:00:26.602] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C5.dat
[17:00:26.609] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C6.dat
[17:00:26.616] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C7.dat
[17:00:26.624] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C8.dat
[17:00:26.631] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C9.dat
[17:00:26.638] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C10.dat
[17:00:26.645] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C11.dat
[17:00:26.653] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C12.dat
[17:00:26.660] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C13.dat
[17:00:26.667] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C14.dat
[17:00:26.675] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C15.dat
[17:00:26.682] <TB1>     INFO: PixTestTrim::trimTest() done
[17:00:26.682] <TB1>     INFO: vtrim:      96  98  86  92  93  98  88 107 105 101  99  96 116  89 112 108 
[17:00:26.682] <TB1>     INFO: vthrcomp:   95  93  86  89  93  89  92  90  91  92  94  86  99  77  93  92 
[17:00:26.682] <TB1>     INFO: vcal mean:  34.99  34.98  34.95  35.02  34.97  35.00  34.97  34.97  35.01  34.96  35.00  34.99  34.98  35.02  34.99  34.97 
[17:00:26.682] <TB1>     INFO: vcal RMS:    0.82   0.75   0.77   0.81   0.81   0.80   0.75   0.75   0.76   0.78   0.86   0.82   0.95   0.73   0.84   0.77 
[17:00:26.682] <TB1>     INFO: bits mean:   9.56   9.66   9.67   9.12   9.49   8.91   9.45   9.97   9.71   9.56   9.89   9.89   9.91   8.56   9.96   9.88 
[17:00:26.682] <TB1>     INFO: bits RMS:    2.64   2.50   2.63   2.68   2.53   2.77   2.62   2.26   2.46   2.51   2.52   2.66   2.58   2.51   2.41   2.45 
[17:00:26.699] <TB1>     INFO:    ----------------------------------------------------------------------
[17:00:26.700] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:00:26.700] <TB1>     INFO:    ----------------------------------------------------------------------
[17:00:26.702] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:00:26.702] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:00:26.712] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:00:26.712] <TB1>     INFO:     run 1 of 1
[17:00:26.712] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:27.062] <TB1>     INFO: Expecting 4160000 events.
[17:01:12.156] <TB1>     INFO: 1121390 events read in total (44379ms).
[17:01:57.429] <TB1>     INFO: 2233100 events read in total (89652ms).
[17:02:42.490] <TB1>     INFO: 3332030 events read in total (134713ms).
[17:03:16.484] <TB1>     INFO: 4160000 events read in total (168707ms).
[17:03:16.540] <TB1>     INFO: Test took 169828ms.
[17:03:16.678] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:16.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:18.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:20.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:22.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:24.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:26.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:28.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:30.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:32.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:34.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:36.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:38.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:40.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:42.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:44.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:46.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:48.626] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354316288
[17:03:48.627] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:03:48.701] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:03:48.701] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[17:03:48.711] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:03:48.711] <TB1>     INFO:     run 1 of 1
[17:03:48.712] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:49.065] <TB1>     INFO: Expecting 3328000 events.
[17:04:36.645] <TB1>     INFO: 1205105 events read in total (46865ms).
[17:05:23.373] <TB1>     INFO: 2387680 events read in total (93593ms).
[17:06:01.043] <TB1>     INFO: 3328000 events read in total (131263ms).
[17:06:01.085] <TB1>     INFO: Test took 132374ms.
[17:06:01.174] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:01.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:03.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:04.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:06.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:08.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:09.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:11.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:13.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:15.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:16.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:18.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:20.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:06:21.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:06:23.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:06:25.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:06:26.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:28.710] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375209984
[17:06:28.711] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:06:28.787] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:06:28.787] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[17:06:28.797] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:06:28.797] <TB1>     INFO:     run 1 of 1
[17:06:28.797] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:29.150] <TB1>     INFO: Expecting 3161600 events.
[17:07:17.761] <TB1>     INFO: 1241985 events read in total (47896ms).
[17:08:05.704] <TB1>     INFO: 2456980 events read in total (95839ms).
[17:08:33.547] <TB1>     INFO: 3161600 events read in total (123682ms).
[17:08:33.585] <TB1>     INFO: Test took 124788ms.
[17:08:33.664] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:33.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:35.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:37.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:38.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:40.405] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:42.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:43.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:45.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:47.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:48.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:50.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:52.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:53.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:55.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:57.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:58.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:00.418] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375635968
[17:09:00.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:09:00.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:09:00.493] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:09:00.504] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:00.504] <TB1>     INFO:     run 1 of 1
[17:09:00.504] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:00.846] <TB1>     INFO: Expecting 3140800 events.
[17:09:49.201] <TB1>     INFO: 1246365 events read in total (47640ms).
[17:10:37.515] <TB1>     INFO: 2464875 events read in total (95954ms).
[17:11:04.636] <TB1>     INFO: 3140800 events read in total (123076ms).
[17:11:04.673] <TB1>     INFO: Test took 124169ms.
[17:11:04.752] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:04.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:06.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:08.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:09.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:11.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:13.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:14.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:16.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:18.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:19.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:21.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:22.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:24.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:26.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:27.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:29.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:31.074] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375676928
[17:11:31.075] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:11:31.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:11:31.149] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[17:11:31.159] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:31.159] <TB1>     INFO:     run 1 of 1
[17:11:31.159] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:31.501] <TB1>     INFO: Expecting 3161600 events.
[17:12:21.736] <TB1>     INFO: 1240320 events read in total (49521ms).
[17:13:10.114] <TB1>     INFO: 2453795 events read in total (97899ms).
[17:13:38.877] <TB1>     INFO: 3161600 events read in total (126662ms).
[17:13:38.916] <TB1>     INFO: Test took 127757ms.
[17:13:38.999] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:13:39.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:13:40.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:13:42.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:13:44.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:13:46.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:13:47.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:13:49.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:13:51.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:13:52.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:13:54.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:13:56.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:13:57.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:13:59.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:00.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:02.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:04.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:05.885] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376045568
[17:14:05.886] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.17424, thr difference RMS: 1.61594
[17:14:05.887] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.02345, thr difference RMS: 1.46556
[17:14:05.887] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.8773, thr difference RMS: 1.22964
[17:14:05.887] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.75238, thr difference RMS: 1.63638
[17:14:05.887] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.56864, thr difference RMS: 1.5213
[17:14:05.888] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.49239, thr difference RMS: 1.58631
[17:14:05.888] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.64909, thr difference RMS: 1.40727
[17:14:05.888] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.71026, thr difference RMS: 1.16366
[17:14:05.888] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.47157, thr difference RMS: 1.38476
[17:14:05.889] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.30618, thr difference RMS: 1.64824
[17:14:05.889] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.02228, thr difference RMS: 1.61892
[17:14:05.889] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.31619, thr difference RMS: 1.53937
[17:14:05.889] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.19162, thr difference RMS: 1.58216
[17:14:05.889] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.95787, thr difference RMS: 1.49349
[17:14:05.890] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.36387, thr difference RMS: 1.78043
[17:14:05.890] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.66158, thr difference RMS: 1.24534
[17:14:05.890] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.18928, thr difference RMS: 1.58141
[17:14:05.890] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.04977, thr difference RMS: 1.44133
[17:14:05.890] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.96079, thr difference RMS: 1.21296
[17:14:05.891] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.86236, thr difference RMS: 1.62657
[17:14:05.891] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.72622, thr difference RMS: 1.48759
[17:14:05.891] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.5546, thr difference RMS: 1.55326
[17:14:05.891] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.7317, thr difference RMS: 1.36817
[17:14:05.891] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.74969, thr difference RMS: 1.13695
[17:14:05.892] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.40018, thr difference RMS: 1.38537
[17:14:05.892] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.29795, thr difference RMS: 1.6347
[17:14:05.892] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.05697, thr difference RMS: 1.64408
[17:14:05.892] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.30821, thr difference RMS: 1.52397
[17:14:05.893] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.14284, thr difference RMS: 1.57709
[17:14:05.893] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.89563, thr difference RMS: 1.50292
[17:14:05.893] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.27298, thr difference RMS: 1.78944
[17:14:05.893] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.70528, thr difference RMS: 1.24637
[17:14:05.893] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.35347, thr difference RMS: 1.55931
[17:14:05.894] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.08371, thr difference RMS: 1.46555
[17:14:05.894] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0333, thr difference RMS: 1.20064
[17:14:05.894] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.98466, thr difference RMS: 1.61705
[17:14:05.894] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.80235, thr difference RMS: 1.48593
[17:14:05.894] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.69717, thr difference RMS: 1.54746
[17:14:05.895] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.87274, thr difference RMS: 1.36274
[17:14:05.895] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.86773, thr difference RMS: 1.14581
[17:14:05.895] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.41552, thr difference RMS: 1.39492
[17:14:05.895] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.33782, thr difference RMS: 1.62795
[17:14:05.895] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.12571, thr difference RMS: 1.60812
[17:14:05.896] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.24861, thr difference RMS: 1.52019
[17:14:05.896] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.16416, thr difference RMS: 1.56337
[17:14:05.896] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.92107, thr difference RMS: 1.50172
[17:14:05.896] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.27011, thr difference RMS: 1.7718
[17:14:05.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.80256, thr difference RMS: 1.24244
[17:14:05.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.48576, thr difference RMS: 1.56558
[17:14:05.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.11366, thr difference RMS: 1.4656
[17:14:05.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.1461, thr difference RMS: 1.19736
[17:14:05.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.19107, thr difference RMS: 1.61489
[17:14:05.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.81635, thr difference RMS: 1.47314
[17:14:05.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.86968, thr difference RMS: 1.54062
[17:14:05.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.0547, thr difference RMS: 1.36124
[17:14:05.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.96479, thr difference RMS: 1.14837
[17:14:05.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.43243, thr difference RMS: 1.3795
[17:14:05.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.38817, thr difference RMS: 1.64482
[17:14:05.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.349, thr difference RMS: 1.62716
[17:14:05.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.28586, thr difference RMS: 1.50702
[17:14:05.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.19938, thr difference RMS: 1.57399
[17:14:05.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.99018, thr difference RMS: 1.50761
[17:14:05.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.2658, thr difference RMS: 1.78212
[17:14:05.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.92056, thr difference RMS: 1.23022
[17:14:06.006] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[17:14:06.009] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1935 seconds
[17:14:06.009] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:14:06.726] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:14:06.727] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:14:06.729] <TB1>     INFO: ######################################################################
[17:14:06.729] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[17:14:06.729] <TB1>     INFO: ######################################################################
[17:14:06.730] <TB1>     INFO:    ----------------------------------------------------------------------
[17:14:06.730] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:14:06.730] <TB1>     INFO:    ----------------------------------------------------------------------
[17:14:06.730] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:14:06.740] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:14:06.740] <TB1>     INFO:     run 1 of 1
[17:14:06.740] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:07.082] <TB1>     INFO: Expecting 59072000 events.
[17:14:38.121] <TB1>     INFO: 1073200 events read in total (30324ms).
[17:15:07.143] <TB1>     INFO: 2141800 events read in total (59346ms).
[17:15:35.887] <TB1>     INFO: 3211200 events read in total (88090ms).
[17:16:04.503] <TB1>     INFO: 4282400 events read in total (116706ms).
[17:16:32.388] <TB1>     INFO: 5350800 events read in total (144591ms).
[17:17:00.915] <TB1>     INFO: 6420600 events read in total (173118ms).
[17:17:29.486] <TB1>     INFO: 7491800 events read in total (201689ms).
[17:17:57.770] <TB1>     INFO: 8560000 events read in total (229973ms).
[17:18:26.320] <TB1>     INFO: 9628600 events read in total (258523ms).
[17:18:54.804] <TB1>     INFO: 10700400 events read in total (287007ms).
[17:19:23.349] <TB1>     INFO: 11768800 events read in total (315552ms).
[17:19:51.862] <TB1>     INFO: 12838600 events read in total (344065ms).
[17:20:20.415] <TB1>     INFO: 13910200 events read in total (372618ms).
[17:20:48.872] <TB1>     INFO: 14978600 events read in total (401075ms).
[17:21:17.310] <TB1>     INFO: 16047800 events read in total (429513ms).
[17:21:46.033] <TB1>     INFO: 17118800 events read in total (458236ms).
[17:22:14.593] <TB1>     INFO: 18187000 events read in total (486796ms).
[17:22:43.201] <TB1>     INFO: 19255600 events read in total (515404ms).
[17:23:11.791] <TB1>     INFO: 20327800 events read in total (543994ms).
[17:23:40.420] <TB1>     INFO: 21396000 events read in total (572623ms).
[17:24:08.999] <TB1>     INFO: 22464400 events read in total (601202ms).
[17:24:37.756] <TB1>     INFO: 23536800 events read in total (629959ms).
[17:25:06.444] <TB1>     INFO: 24605000 events read in total (658647ms).
[17:25:35.049] <TB1>     INFO: 25673400 events read in total (687252ms).
[17:26:03.620] <TB1>     INFO: 26746000 events read in total (715823ms).
[17:26:32.319] <TB1>     INFO: 27814600 events read in total (744522ms).
[17:27:00.890] <TB1>     INFO: 28884000 events read in total (773093ms).
[17:27:29.577] <TB1>     INFO: 29955600 events read in total (801780ms).
[17:27:58.129] <TB1>     INFO: 31024200 events read in total (830332ms).
[17:28:26.878] <TB1>     INFO: 32093000 events read in total (859081ms).
[17:28:55.432] <TB1>     INFO: 33164600 events read in total (887635ms).
[17:29:24.147] <TB1>     INFO: 34232800 events read in total (916350ms).
[17:29:52.964] <TB1>     INFO: 35301400 events read in total (945167ms).
[17:30:21.725] <TB1>     INFO: 36374200 events read in total (973929ms).
[17:30:50.464] <TB1>     INFO: 37442600 events read in total (1002667ms).
[17:31:19.256] <TB1>     INFO: 38511400 events read in total (1031459ms).
[17:31:48.075] <TB1>     INFO: 39583200 events read in total (1060278ms).
[17:32:16.764] <TB1>     INFO: 40651800 events read in total (1088967ms).
[17:32:45.464] <TB1>     INFO: 41721000 events read in total (1117667ms).
[17:33:14.238] <TB1>     INFO: 42792200 events read in total (1146441ms).
[17:33:43.070] <TB1>     INFO: 43860000 events read in total (1175273ms).
[17:34:11.859] <TB1>     INFO: 44928000 events read in total (1204062ms).
[17:34:40.709] <TB1>     INFO: 45998800 events read in total (1232912ms).
[17:35:09.526] <TB1>     INFO: 47068600 events read in total (1261729ms).
[17:35:38.336] <TB1>     INFO: 48136200 events read in total (1290539ms).
[17:36:07.106] <TB1>     INFO: 49206000 events read in total (1319309ms).
[17:36:35.948] <TB1>     INFO: 50276000 events read in total (1348151ms).
[17:37:04.778] <TB1>     INFO: 51343800 events read in total (1376981ms).
[17:37:33.567] <TB1>     INFO: 52412200 events read in total (1405770ms).
[17:38:02.381] <TB1>     INFO: 53484800 events read in total (1434584ms).
[17:38:31.150] <TB1>     INFO: 54552000 events read in total (1463353ms).
[17:38:59.934] <TB1>     INFO: 55619400 events read in total (1492137ms).
[17:39:28.753] <TB1>     INFO: 56688800 events read in total (1520956ms).
[17:39:57.626] <TB1>     INFO: 57759600 events read in total (1549829ms).
[17:40:26.326] <TB1>     INFO: 58828000 events read in total (1578529ms).
[17:40:33.287] <TB1>     INFO: 59072000 events read in total (1585490ms).
[17:40:33.308] <TB1>     INFO: Test took 1586568ms.
[17:40:33.363] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:40:33.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:40:33.482] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:34.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:40:34.654] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:35.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:40:35.814] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:37.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:40:37.028] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:38.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:40:38.255] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:39.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:40:39.452] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:40.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:40:40.665] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:41.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:40:41.870] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:43.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:40:43.076] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:44.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:40:44.274] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:45.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:40:45.486] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:46.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:40:46.706] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:47.861] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:40:47.861] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:49.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:40:49.022] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:50.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:40:50.188] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:51.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:40:51.360] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:40:52.521] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 507879424
[17:40:52.552] <TB1>     INFO: PixTestScurves::scurves() done 
[17:40:52.553] <TB1>     INFO: Vcal mean:  35.12  35.09  35.00  35.05  35.12  35.12  35.06  35.07  35.09  35.06  35.07  35.07  35.16  35.06  35.07  35.04 
[17:40:52.553] <TB1>     INFO: Vcal RMS:    0.69   0.62   0.66   0.68   0.66   0.66   0.62   0.62   0.63   0.64   0.75   0.69   0.80   0.59   0.72   0.63 
[17:40:52.553] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:40:52.627] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:40:52.627] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:40:52.627] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:40:52.627] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:40:52.627] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:40:52.627] <TB1>     INFO: ######################################################################
[17:40:52.627] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:40:52.627] <TB1>     INFO: ######################################################################
[17:40:52.630] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:40:52.974] <TB1>     INFO: Expecting 41600 events.
[17:40:57.088] <TB1>     INFO: 41600 events read in total (3386ms).
[17:40:57.089] <TB1>     INFO: Test took 4459ms.
[17:40:57.097] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:40:57.097] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:40:57.097] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:40:57.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:40:57.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:40:57.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:40:57.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:40:57.445] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:40:57.792] <TB1>     INFO: Expecting 41600 events.
[17:41:01.939] <TB1>     INFO: 41600 events read in total (3432ms).
[17:41:01.940] <TB1>     INFO: Test took 4495ms.
[17:41:01.948] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:01.948] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:41:01.948] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:41:01.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.105
[17:41:01.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 190
[17:41:01.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.769
[17:41:01.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 166
[17:41:01.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.568
[17:41:01.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.816
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.939
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.206
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.905
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.198
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.723
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 168
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.569
[17:41:01.954] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.084
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 176
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.963
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 164
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.984
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.971
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.104
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.203
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:41:01.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:41:01.956] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:41:02.047] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:41:02.394] <TB1>     INFO: Expecting 41600 events.
[17:41:06.530] <TB1>     INFO: 41600 events read in total (3422ms).
[17:41:06.531] <TB1>     INFO: Test took 4484ms.
[17:41:06.539] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:06.539] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:41:06.539] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:41:06.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:41:06.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=155, flag_minPh = 1, minph = 9
[17:41:06.635] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:41:06.981] <TB1>     INFO: Expecting 41600 events.
[17:41:11.143] <TB1>     INFO: 41600 events read in total (3447ms).
[17:41:11.143] <TB1>     INFO: Test took 4508ms.
[17:41:11.152] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:11.152] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:41:11.152] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:41:11.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=160, flag_minPh = 2, minph = 12minph_roc = 10
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6916
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 88
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3756
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3512
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 69
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.2286
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,8] phvalue 60
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.901
[17:41:11.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 68
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7592
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 61
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8022
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,67] phvalue 81
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3607
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9101
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 60
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.6711
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,43] phvalue 79
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5894
[17:41:11.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.2629
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 56
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2926
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.212
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 87
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.24
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 80
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6524
[17:41:11.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[17:41:11.169] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 0 0
[17:41:11.571] <TB1>     INFO: Expecting 2560 events.
[17:41:12.528] <TB1>     INFO: 2560 events read in total (242ms).
[17:41:12.528] <TB1>     INFO: Test took 1359ms.
[17:41:12.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:12.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[17:41:13.036] <TB1>     INFO: Expecting 2560 events.
[17:41:13.993] <TB1>     INFO: 2560 events read in total (242ms).
[17:41:13.993] <TB1>     INFO: Test took 1464ms.
[17:41:13.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:13.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 2 2
[17:41:14.501] <TB1>     INFO: Expecting 2560 events.
[17:41:15.457] <TB1>     INFO: 2560 events read in total (240ms).
[17:41:15.457] <TB1>     INFO: Test took 1463ms.
[17:41:15.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:15.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 8, 3 3
[17:41:15.964] <TB1>     INFO: Expecting 2560 events.
[17:41:16.921] <TB1>     INFO: 2560 events read in total (242ms).
[17:41:16.922] <TB1>     INFO: Test took 1464ms.
[17:41:16.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:16.924] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 4 4
[17:41:17.429] <TB1>     INFO: Expecting 2560 events.
[17:41:18.387] <TB1>     INFO: 2560 events read in total (243ms).
[17:41:18.387] <TB1>     INFO: Test took 1463ms.
[17:41:18.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:18.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[17:41:18.898] <TB1>     INFO: Expecting 2560 events.
[17:41:19.854] <TB1>     INFO: 2560 events read in total (242ms).
[17:41:19.854] <TB1>     INFO: Test took 1464ms.
[17:41:19.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:19.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 67, 6 6
[17:41:20.362] <TB1>     INFO: Expecting 2560 events.
[17:41:21.318] <TB1>     INFO: 2560 events read in total (241ms).
[17:41:21.319] <TB1>     INFO: Test took 1464ms.
[17:41:21.320] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:21.321] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[17:41:21.826] <TB1>     INFO: Expecting 2560 events.
[17:41:22.786] <TB1>     INFO: 2560 events read in total (244ms).
[17:41:22.786] <TB1>     INFO: Test took 1465ms.
[17:41:22.786] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:22.787] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[17:41:23.294] <TB1>     INFO: Expecting 2560 events.
[17:41:24.251] <TB1>     INFO: 2560 events read in total (242ms).
[17:41:24.252] <TB1>     INFO: Test took 1465ms.
[17:41:24.253] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:24.254] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 43, 9 9
[17:41:24.759] <TB1>     INFO: Expecting 2560 events.
[17:41:25.717] <TB1>     INFO: 2560 events read in total (243ms).
[17:41:25.717] <TB1>     INFO: Test took 1463ms.
[17:41:25.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:25.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 10 10
[17:41:26.225] <TB1>     INFO: Expecting 2560 events.
[17:41:27.183] <TB1>     INFO: 2560 events read in total (243ms).
[17:41:27.183] <TB1>     INFO: Test took 1463ms.
[17:41:27.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:27.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 11 11
[17:41:27.691] <TB1>     INFO: Expecting 2560 events.
[17:41:28.653] <TB1>     INFO: 2560 events read in total (246ms).
[17:41:28.654] <TB1>     INFO: Test took 1470ms.
[17:41:28.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:28.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[17:41:29.164] <TB1>     INFO: Expecting 2560 events.
[17:41:30.123] <TB1>     INFO: 2560 events read in total (243ms).
[17:41:30.123] <TB1>     INFO: Test took 1467ms.
[17:41:30.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:30.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 13 13
[17:41:30.632] <TB1>     INFO: Expecting 2560 events.
[17:41:31.590] <TB1>     INFO: 2560 events read in total (242ms).
[17:41:31.590] <TB1>     INFO: Test took 1465ms.
[17:41:31.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:31.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 14 14
[17:41:32.097] <TB1>     INFO: Expecting 2560 events.
[17:41:33.061] <TB1>     INFO: 2560 events read in total (249ms).
[17:41:33.062] <TB1>     INFO: Test took 1471ms.
[17:41:33.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:33.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[17:41:33.569] <TB1>     INFO: Expecting 2560 events.
[17:41:34.526] <TB1>     INFO: 2560 events read in total (241ms).
[17:41:34.527] <TB1>     INFO: Test took 1463ms.
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[17:41:34.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:41:34.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:35.037] <TB1>     INFO: Expecting 655360 events.
[17:41:46.821] <TB1>     INFO: 655360 events read in total (11069ms).
[17:41:46.832] <TB1>     INFO: Expecting 655360 events.
[17:41:58.477] <TB1>     INFO: 655360 events read in total (11080ms).
[17:41:58.491] <TB1>     INFO: Expecting 655360 events.
[17:42:10.276] <TB1>     INFO: 655360 events read in total (11218ms).
[17:42:10.296] <TB1>     INFO: Expecting 655360 events.
[17:42:21.925] <TB1>     INFO: 655360 events read in total (11066ms).
[17:42:21.950] <TB1>     INFO: Expecting 655360 events.
[17:42:33.545] <TB1>     INFO: 655360 events read in total (11045ms).
[17:42:33.574] <TB1>     INFO: Expecting 655360 events.
[17:42:45.198] <TB1>     INFO: 655360 events read in total (11073ms).
[17:42:45.230] <TB1>     INFO: Expecting 655360 events.
[17:42:56.847] <TB1>     INFO: 655360 events read in total (11068ms).
[17:42:56.885] <TB1>     INFO: Expecting 655360 events.
[17:43:08.437] <TB1>     INFO: 655360 events read in total (11017ms).
[17:43:08.478] <TB1>     INFO: Expecting 655360 events.
[17:43:19.916] <TB1>     INFO: 655360 events read in total (10894ms).
[17:43:19.963] <TB1>     INFO: Expecting 655360 events.
[17:43:31.617] <TB1>     INFO: 655360 events read in total (11126ms).
[17:43:31.668] <TB1>     INFO: Expecting 655360 events.
[17:43:43.299] <TB1>     INFO: 655360 events read in total (11101ms).
[17:43:43.354] <TB1>     INFO: Expecting 655360 events.
[17:43:55.059] <TB1>     INFO: 655360 events read in total (11179ms).
[17:43:55.118] <TB1>     INFO: Expecting 655360 events.
[17:44:06.811] <TB1>     INFO: 655360 events read in total (11167ms).
[17:44:06.876] <TB1>     INFO: Expecting 655360 events.
[17:44:18.509] <TB1>     INFO: 655360 events read in total (11106ms).
[17:44:18.574] <TB1>     INFO: Expecting 655360 events.
[17:44:30.184] <TB1>     INFO: 655360 events read in total (11083ms).
[17:44:30.257] <TB1>     INFO: Expecting 655360 events.
[17:44:41.888] <TB1>     INFO: 655360 events read in total (11104ms).
[17:44:41.963] <TB1>     INFO: Test took 187433ms.
[17:44:42.057] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:42.364] <TB1>     INFO: Expecting 655360 events.
[17:44:54.109] <TB1>     INFO: 655360 events read in total (11031ms).
[17:44:54.119] <TB1>     INFO: Expecting 655360 events.
[17:45:05.726] <TB1>     INFO: 655360 events read in total (11044ms).
[17:45:05.741] <TB1>     INFO: Expecting 655360 events.
[17:45:17.374] <TB1>     INFO: 655360 events read in total (11066ms).
[17:45:17.393] <TB1>     INFO: Expecting 655360 events.
[17:45:28.999] <TB1>     INFO: 655360 events read in total (11046ms).
[17:45:29.023] <TB1>     INFO: Expecting 655360 events.
[17:45:40.619] <TB1>     INFO: 655360 events read in total (11038ms).
[17:45:40.651] <TB1>     INFO: Expecting 655360 events.
[17:45:52.236] <TB1>     INFO: 655360 events read in total (11043ms).
[17:45:52.268] <TB1>     INFO: Expecting 655360 events.
[17:46:03.877] <TB1>     INFO: 655360 events read in total (11060ms).
[17:46:03.914] <TB1>     INFO: Expecting 655360 events.
[17:46:15.486] <TB1>     INFO: 655360 events read in total (11033ms).
[17:46:15.526] <TB1>     INFO: Expecting 655360 events.
[17:46:27.154] <TB1>     INFO: 655360 events read in total (11087ms).
[17:46:27.200] <TB1>     INFO: Expecting 655360 events.
[17:46:38.802] <TB1>     INFO: 655360 events read in total (11073ms).
[17:46:38.853] <TB1>     INFO: Expecting 655360 events.
[17:46:50.457] <TB1>     INFO: 655360 events read in total (11073ms).
[17:46:50.511] <TB1>     INFO: Expecting 655360 events.
[17:47:02.135] <TB1>     INFO: 655360 events read in total (11095ms).
[17:47:02.192] <TB1>     INFO: Expecting 655360 events.
[17:47:13.805] <TB1>     INFO: 655360 events read in total (11087ms).
[17:47:13.867] <TB1>     INFO: Expecting 655360 events.
[17:47:25.457] <TB1>     INFO: 655360 events read in total (11064ms).
[17:47:25.523] <TB1>     INFO: Expecting 655360 events.
[17:47:37.042] <TB1>     INFO: 655360 events read in total (10993ms).
[17:47:37.116] <TB1>     INFO: Expecting 655360 events.
[17:47:48.731] <TB1>     INFO: 655360 events read in total (11089ms).
[17:47:48.818] <TB1>     INFO: Test took 186761ms.
[17:47:48.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:47:48.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:47:48.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:47:48.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:47:48.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:47:48.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:47:48.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:47:48.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:47:48.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:47:48.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:47:48.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:47:48.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:47:48.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:47:48.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:47:48.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:47:48.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:47:48.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:47:48.999] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.006] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:47:49.013] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.020] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.027] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:47:49.034] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:47:49.041] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:47:49.048] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:47:49.055] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.062] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.069] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.076] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.083] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.090] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.097] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.104] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:47:49.111] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.118] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:47:49.125] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:47:49.132] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:47:49.139] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:47:49.146] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.153] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.160] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.167] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.174] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:47:49.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:47:49.212] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:47:49.212] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:47:49.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:47:49.214] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:47:49.564] <TB1>     INFO: Expecting 41600 events.
[17:47:53.412] <TB1>     INFO: 41600 events read in total (3133ms).
[17:47:53.413] <TB1>     INFO: Test took 4195ms.
[17:47:54.069] <TB1>     INFO: Expecting 41600 events.
[17:47:57.886] <TB1>     INFO: 41600 events read in total (3102ms).
[17:47:57.887] <TB1>     INFO: Test took 4164ms.
[17:47:58.540] <TB1>     INFO: Expecting 41600 events.
[17:48:02.364] <TB1>     INFO: 41600 events read in total (3110ms).
[17:48:02.365] <TB1>     INFO: Test took 4170ms.
[17:48:02.671] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:02.803] <TB1>     INFO: Expecting 2560 events.
[17:48:03.763] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:03.764] <TB1>     INFO: Test took 1093ms.
[17:48:03.766] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:04.273] <TB1>     INFO: Expecting 2560 events.
[17:48:05.231] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:05.232] <TB1>     INFO: Test took 1466ms.
[17:48:05.234] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:05.740] <TB1>     INFO: Expecting 2560 events.
[17:48:06.699] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:06.700] <TB1>     INFO: Test took 1466ms.
[17:48:06.702] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:07.208] <TB1>     INFO: Expecting 2560 events.
[17:48:08.166] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:08.166] <TB1>     INFO: Test took 1464ms.
[17:48:08.169] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:08.675] <TB1>     INFO: Expecting 2560 events.
[17:48:09.633] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:09.634] <TB1>     INFO: Test took 1465ms.
[17:48:09.637] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:10.142] <TB1>     INFO: Expecting 2560 events.
[17:48:11.100] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:11.101] <TB1>     INFO: Test took 1464ms.
[17:48:11.103] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:11.610] <TB1>     INFO: Expecting 2560 events.
[17:48:12.567] <TB1>     INFO: 2560 events read in total (242ms).
[17:48:12.567] <TB1>     INFO: Test took 1464ms.
[17:48:12.569] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:13.076] <TB1>     INFO: Expecting 2560 events.
[17:48:14.035] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:14.035] <TB1>     INFO: Test took 1466ms.
[17:48:14.037] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:14.544] <TB1>     INFO: Expecting 2560 events.
[17:48:15.503] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:15.504] <TB1>     INFO: Test took 1467ms.
[17:48:15.506] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:16.013] <TB1>     INFO: Expecting 2560 events.
[17:48:16.972] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:16.973] <TB1>     INFO: Test took 1467ms.
[17:48:16.975] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:17.482] <TB1>     INFO: Expecting 2560 events.
[17:48:18.441] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:18.441] <TB1>     INFO: Test took 1466ms.
[17:48:18.444] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:18.952] <TB1>     INFO: Expecting 2560 events.
[17:48:19.910] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:19.911] <TB1>     INFO: Test took 1467ms.
[17:48:19.913] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:20.418] <TB1>     INFO: Expecting 2560 events.
[17:48:21.376] <TB1>     INFO: 2560 events read in total (242ms).
[17:48:21.377] <TB1>     INFO: Test took 1464ms.
[17:48:21.379] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:21.886] <TB1>     INFO: Expecting 2560 events.
[17:48:22.843] <TB1>     INFO: 2560 events read in total (242ms).
[17:48:22.844] <TB1>     INFO: Test took 1465ms.
[17:48:22.846] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:23.352] <TB1>     INFO: Expecting 2560 events.
[17:48:24.310] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:24.311] <TB1>     INFO: Test took 1465ms.
[17:48:24.313] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:24.820] <TB1>     INFO: Expecting 2560 events.
[17:48:25.777] <TB1>     INFO: 2560 events read in total (242ms).
[17:48:25.778] <TB1>     INFO: Test took 1465ms.
[17:48:25.780] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:26.286] <TB1>     INFO: Expecting 2560 events.
[17:48:27.246] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:27.246] <TB1>     INFO: Test took 1466ms.
[17:48:27.248] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:27.756] <TB1>     INFO: Expecting 2560 events.
[17:48:28.715] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:28.715] <TB1>     INFO: Test took 1467ms.
[17:48:28.717] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:29.224] <TB1>     INFO: Expecting 2560 events.
[17:48:30.185] <TB1>     INFO: 2560 events read in total (246ms).
[17:48:30.185] <TB1>     INFO: Test took 1468ms.
[17:48:30.187] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:30.693] <TB1>     INFO: Expecting 2560 events.
[17:48:31.651] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:31.652] <TB1>     INFO: Test took 1465ms.
[17:48:31.654] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:32.161] <TB1>     INFO: Expecting 2560 events.
[17:48:33.120] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:33.121] <TB1>     INFO: Test took 1467ms.
[17:48:33.124] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:33.629] <TB1>     INFO: Expecting 2560 events.
[17:48:34.588] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:34.588] <TB1>     INFO: Test took 1465ms.
[17:48:34.591] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:35.098] <TB1>     INFO: Expecting 2560 events.
[17:48:36.058] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:36.059] <TB1>     INFO: Test took 1468ms.
[17:48:36.062] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:36.567] <TB1>     INFO: Expecting 2560 events.
[17:48:37.527] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:37.528] <TB1>     INFO: Test took 1466ms.
[17:48:37.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:38.036] <TB1>     INFO: Expecting 2560 events.
[17:48:38.994] <TB1>     INFO: 2560 events read in total (243ms).
[17:48:38.994] <TB1>     INFO: Test took 1464ms.
[17:48:38.996] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:39.502] <TB1>     INFO: Expecting 2560 events.
[17:48:40.461] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:40.462] <TB1>     INFO: Test took 1466ms.
[17:48:40.464] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:40.970] <TB1>     INFO: Expecting 2560 events.
[17:48:41.929] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:41.930] <TB1>     INFO: Test took 1466ms.
[17:48:41.932] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:42.438] <TB1>     INFO: Expecting 2560 events.
[17:48:43.397] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:43.397] <TB1>     INFO: Test took 1465ms.
[17:48:43.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:43.906] <TB1>     INFO: Expecting 2560 events.
[17:48:44.865] <TB1>     INFO: 2560 events read in total (244ms).
[17:48:44.866] <TB1>     INFO: Test took 1466ms.
[17:48:44.868] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:45.374] <TB1>     INFO: Expecting 2560 events.
[17:48:46.330] <TB1>     INFO: 2560 events read in total (241ms).
[17:48:46.331] <TB1>     INFO: Test took 1463ms.
[17:48:46.333] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:46.840] <TB1>     INFO: Expecting 2560 events.
[17:48:47.800] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:47.800] <TB1>     INFO: Test took 1467ms.
[17:48:47.803] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:48.309] <TB1>     INFO: Expecting 2560 events.
[17:48:49.269] <TB1>     INFO: 2560 events read in total (245ms).
[17:48:49.269] <TB1>     INFO: Test took 1467ms.
[17:48:50.294] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 477 seconds
[17:48:50.294] <TB1>     INFO: PH scale (per ROC):    80  78  82  72  79  85  79  80  87  80  81  79  70  79  79  84
[17:48:50.294] <TB1>     INFO: PH offset (per ROC):  162 177 176 191 179 181 170 166 179 170 177 190 178 161 172 174
[17:48:50.467] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:48:50.470] <TB1>     INFO: ######################################################################
[17:48:50.470] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:48:50.470] <TB1>     INFO: ######################################################################
[17:48:50.470] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:48:50.481] <TB1>     INFO: scanning low vcal = 10
[17:48:50.825] <TB1>     INFO: Expecting 41600 events.
[17:48:54.554] <TB1>     INFO: 41600 events read in total (3014ms).
[17:48:54.554] <TB1>     INFO: Test took 4073ms.
[17:48:54.556] <TB1>     INFO: scanning low vcal = 20
[17:48:55.062] <TB1>     INFO: Expecting 41600 events.
[17:48:58.795] <TB1>     INFO: 41600 events read in total (3018ms).
[17:48:58.795] <TB1>     INFO: Test took 4239ms.
[17:48:58.796] <TB1>     INFO: scanning low vcal = 30
[17:48:59.303] <TB1>     INFO: Expecting 41600 events.
[17:49:03.043] <TB1>     INFO: 41600 events read in total (3025ms).
[17:49:03.044] <TB1>     INFO: Test took 4247ms.
[17:49:03.046] <TB1>     INFO: scanning low vcal = 40
[17:49:03.548] <TB1>     INFO: Expecting 41600 events.
[17:49:07.800] <TB1>     INFO: 41600 events read in total (3537ms).
[17:49:07.801] <TB1>     INFO: Test took 4755ms.
[17:49:07.804] <TB1>     INFO: scanning low vcal = 50
[17:49:08.225] <TB1>     INFO: Expecting 41600 events.
[17:49:12.507] <TB1>     INFO: 41600 events read in total (3567ms).
[17:49:12.508] <TB1>     INFO: Test took 4704ms.
[17:49:12.511] <TB1>     INFO: scanning low vcal = 60
[17:49:12.934] <TB1>     INFO: Expecting 41600 events.
[17:49:17.193] <TB1>     INFO: 41600 events read in total (3544ms).
[17:49:17.194] <TB1>     INFO: Test took 4683ms.
[17:49:17.196] <TB1>     INFO: scanning low vcal = 70
[17:49:17.622] <TB1>     INFO: Expecting 41600 events.
[17:49:21.884] <TB1>     INFO: 41600 events read in total (3547ms).
[17:49:21.884] <TB1>     INFO: Test took 4688ms.
[17:49:21.887] <TB1>     INFO: scanning low vcal = 80
[17:49:22.312] <TB1>     INFO: Expecting 41600 events.
[17:49:26.607] <TB1>     INFO: 41600 events read in total (3580ms).
[17:49:26.607] <TB1>     INFO: Test took 4720ms.
[17:49:26.610] <TB1>     INFO: scanning low vcal = 90
[17:49:27.032] <TB1>     INFO: Expecting 41600 events.
[17:49:31.294] <TB1>     INFO: 41600 events read in total (3547ms).
[17:49:31.294] <TB1>     INFO: Test took 4684ms.
[17:49:31.298] <TB1>     INFO: scanning low vcal = 100
[17:49:31.723] <TB1>     INFO: Expecting 41600 events.
[17:49:36.111] <TB1>     INFO: 41600 events read in total (3673ms).
[17:49:36.112] <TB1>     INFO: Test took 4814ms.
[17:49:36.114] <TB1>     INFO: scanning low vcal = 110
[17:49:36.542] <TB1>     INFO: Expecting 41600 events.
[17:49:40.790] <TB1>     INFO: 41600 events read in total (3533ms).
[17:49:40.790] <TB1>     INFO: Test took 4676ms.
[17:49:40.793] <TB1>     INFO: scanning low vcal = 120
[17:49:41.215] <TB1>     INFO: Expecting 41600 events.
[17:49:45.457] <TB1>     INFO: 41600 events read in total (3527ms).
[17:49:45.458] <TB1>     INFO: Test took 4665ms.
[17:49:45.460] <TB1>     INFO: scanning low vcal = 130
[17:49:45.882] <TB1>     INFO: Expecting 41600 events.
[17:49:50.115] <TB1>     INFO: 41600 events read in total (3518ms).
[17:49:50.116] <TB1>     INFO: Test took 4655ms.
[17:49:50.118] <TB1>     INFO: scanning low vcal = 140
[17:49:50.538] <TB1>     INFO: Expecting 41600 events.
[17:49:54.782] <TB1>     INFO: 41600 events read in total (3529ms).
[17:49:54.783] <TB1>     INFO: Test took 4665ms.
[17:49:54.786] <TB1>     INFO: scanning low vcal = 150
[17:49:55.212] <TB1>     INFO: Expecting 41600 events.
[17:49:59.448] <TB1>     INFO: 41600 events read in total (3522ms).
[17:49:59.448] <TB1>     INFO: Test took 4662ms.
[17:49:59.451] <TB1>     INFO: scanning low vcal = 160
[17:49:59.872] <TB1>     INFO: Expecting 41600 events.
[17:50:04.132] <TB1>     INFO: 41600 events read in total (3544ms).
[17:50:04.133] <TB1>     INFO: Test took 4682ms.
[17:50:04.135] <TB1>     INFO: scanning low vcal = 170
[17:50:04.559] <TB1>     INFO: Expecting 41600 events.
[17:50:08.791] <TB1>     INFO: 41600 events read in total (3518ms).
[17:50:08.792] <TB1>     INFO: Test took 4656ms.
[17:50:08.797] <TB1>     INFO: scanning low vcal = 180
[17:50:09.221] <TB1>     INFO: Expecting 41600 events.
[17:50:13.468] <TB1>     INFO: 41600 events read in total (3532ms).
[17:50:13.468] <TB1>     INFO: Test took 4671ms.
[17:50:13.471] <TB1>     INFO: scanning low vcal = 190
[17:50:13.894] <TB1>     INFO: Expecting 41600 events.
[17:50:18.131] <TB1>     INFO: 41600 events read in total (3522ms).
[17:50:18.131] <TB1>     INFO: Test took 4660ms.
[17:50:18.135] <TB1>     INFO: scanning low vcal = 200
[17:50:18.558] <TB1>     INFO: Expecting 41600 events.
[17:50:22.799] <TB1>     INFO: 41600 events read in total (3526ms).
[17:50:22.799] <TB1>     INFO: Test took 4664ms.
[17:50:22.802] <TB1>     INFO: scanning low vcal = 210
[17:50:23.228] <TB1>     INFO: Expecting 41600 events.
[17:50:27.462] <TB1>     INFO: 41600 events read in total (3519ms).
[17:50:27.463] <TB1>     INFO: Test took 4661ms.
[17:50:27.465] <TB1>     INFO: scanning low vcal = 220
[17:50:27.892] <TB1>     INFO: Expecting 41600 events.
[17:50:32.139] <TB1>     INFO: 41600 events read in total (3532ms).
[17:50:32.139] <TB1>     INFO: Test took 4674ms.
[17:50:32.142] <TB1>     INFO: scanning low vcal = 230
[17:50:32.569] <TB1>     INFO: Expecting 41600 events.
[17:50:36.812] <TB1>     INFO: 41600 events read in total (3529ms).
[17:50:36.812] <TB1>     INFO: Test took 4670ms.
[17:50:36.815] <TB1>     INFO: scanning low vcal = 240
[17:50:37.239] <TB1>     INFO: Expecting 41600 events.
[17:50:41.481] <TB1>     INFO: 41600 events read in total (3527ms).
[17:50:41.482] <TB1>     INFO: Test took 4667ms.
[17:50:41.484] <TB1>     INFO: scanning low vcal = 250
[17:50:41.913] <TB1>     INFO: Expecting 41600 events.
[17:50:46.162] <TB1>     INFO: 41600 events read in total (3534ms).
[17:50:46.163] <TB1>     INFO: Test took 4679ms.
[17:50:46.167] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:50:46.589] <TB1>     INFO: Expecting 41600 events.
[17:50:50.845] <TB1>     INFO: 41600 events read in total (3541ms).
[17:50:50.846] <TB1>     INFO: Test took 4679ms.
[17:50:50.849] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:50:51.272] <TB1>     INFO: Expecting 41600 events.
[17:50:55.520] <TB1>     INFO: 41600 events read in total (3533ms).
[17:50:55.521] <TB1>     INFO: Test took 4672ms.
[17:50:55.524] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:50:55.949] <TB1>     INFO: Expecting 41600 events.
[17:51:00.199] <TB1>     INFO: 41600 events read in total (3536ms).
[17:51:00.199] <TB1>     INFO: Test took 4675ms.
[17:51:00.203] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:51:00.626] <TB1>     INFO: Expecting 41600 events.
[17:51:04.878] <TB1>     INFO: 41600 events read in total (3537ms).
[17:51:04.879] <TB1>     INFO: Test took 4676ms.
[17:51:04.882] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:51:05.308] <TB1>     INFO: Expecting 41600 events.
[17:51:09.559] <TB1>     INFO: 41600 events read in total (3536ms).
[17:51:09.560] <TB1>     INFO: Test took 4678ms.
[17:51:10.110] <TB1>     INFO: PixTestGainPedestal::measure() done 
[17:51:10.114] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:51:10.114] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:51:10.114] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:51:10.114] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:51:10.115] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:51:10.115] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:51:10.115] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:51:10.115] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:51:10.116] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:51:10.116] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:51:10.116] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:51:10.116] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:51:10.117] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:51:10.117] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:51:10.117] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:51:10.117] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:51:48.324] <TB1>     INFO: PixTestGainPedestal::fit() done
[17:51:48.324] <TB1>     INFO: non-linearity mean:  0.960 0.952 0.960 0.961 0.956 0.961 0.961 0.960 0.958 0.958 0.966 0.950 0.959 0.952 0.960 0.954
[17:51:48.324] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.005 0.006 0.005 0.006 0.005 0.005 0.004 0.004 0.007 0.007 0.006 0.006 0.006
[17:51:48.324] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:51:48.352] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:51:48.378] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:51:48.406] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:51:48.432] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:51:48.459] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:51:48.488] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:51:48.516] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:51:48.562] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:51:48.628] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:51:48.656] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:51:48.683] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:51:48.707] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:51:48.733] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:51:48.758] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:51:48.783] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-10_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:51:48.808] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:51:48.808] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:51:48.816] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:51:48.816] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:51:48.819] <TB1>     INFO: ######################################################################
[17:51:48.819] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:51:48.820] <TB1>     INFO: ######################################################################
[17:51:48.822] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:51:48.834] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:51:48.835] <TB1>     INFO:     run 1 of 1
[17:51:48.835] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:51:49.236] <TB1>     INFO: Expecting 3120000 events.
[17:52:41.090] <TB1>     INFO: 1303685 events read in total (51139ms).
[17:53:31.912] <TB1>     INFO: 2604535 events read in total (101961ms).
[17:53:51.828] <TB1>     INFO: 3120000 events read in total (121878ms).
[17:53:51.879] <TB1>     INFO: Test took 123044ms.
[17:53:51.953] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:53:52.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:53:53.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:53:55.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:53:56.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:53:57.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:53:59.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:54:00.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:54:02.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:54:03.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:54:05.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:54:06.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:54:08.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:54:09.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:54:11.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:54:12.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:54:14.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:54:15.865] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420483072
[17:54:15.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:54:15.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2018, RMS = 1.52443
[17:54:15.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:54:15.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:54:15.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7769, RMS = 1.40385
[17:54:15.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:54:15.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:54:15.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3268, RMS = 1.71078
[17:54:15.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:54:15.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:54:15.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3884, RMS = 1.81376
[17:54:15.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:54:15.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:54:15.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4168, RMS = 0.977247
[17:54:15.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:54:15.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:54:15.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8261, RMS = 0.864388
[17:54:15.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:15.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:54:15.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.825, RMS = 0.789247
[17:54:15.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:54:15.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:54:15.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2604, RMS = 0.864655
[17:54:15.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:54:15.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:54:15.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5564, RMS = 1.50415
[17:54:15.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:54:15.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:54:15.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6552, RMS = 1.08358
[17:54:15.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:54:15.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:54:15.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8051, RMS = 1.06856
[17:54:15.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:54:15.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:54:15.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3739, RMS = 1.06867
[17:54:15.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:54:15.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:54:15.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2418, RMS = 1.36429
[17:54:15.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:54:15.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:54:15.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3187, RMS = 1.03958
[17:54:15.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:15.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:54:15.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6565, RMS = 1.17273
[17:54:15.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:54:15.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:54:15.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7433, RMS = 0.998316
[17:54:15.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:15.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:54:15.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2806, RMS = 1.51473
[17:54:15.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:54:15.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:54:15.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4373, RMS = 1.75955
[17:54:15.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:54:15.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:54:15.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5543, RMS = 1.32324
[17:54:15.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:54:15.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:54:15.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2618, RMS = 1.26905
[17:54:15.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:54:15.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:54:15.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3717, RMS = 0.994182
[17:54:15.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:54:15.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:54:15.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1899, RMS = 0.920592
[17:54:15.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:54:15.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:54:15.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8339, RMS = 0.770349
[17:54:15.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:54:15.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:54:15.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5645, RMS = 1.04038
[17:54:15.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:54:15.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:54:15.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7347, RMS = 1.52694
[17:54:15.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:54:15.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:54:15.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9652, RMS = 1.41267
[17:54:15.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:54:15.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:54:15.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5204, RMS = 1.53739
[17:54:15.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[17:54:15.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:54:15.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6135, RMS = 1.82684
[17:54:15.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[17:54:15.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:54:15.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2074, RMS = 1.03778
[17:54:15.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:54:15.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:54:15.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5955, RMS = 0.914164
[17:54:15.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:15.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:54:15.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2384, RMS = 1.79825
[17:54:15.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:54:15.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:54:15.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2443, RMS = 1.71755
[17:54:15.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:54:15.916] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[17:54:15.916] <TB1>     INFO: number of dead bumps (per ROC):     0    1    1    0    1    2    0    1    1    0    2    0    0    0    0    0
[17:54:15.916] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:54:16.021] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:54:16.021] <TB1>     INFO: enter test to run
[17:54:16.022] <TB1>     INFO:   test:  no parameter change
[17:54:16.022] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[17:54:16.023] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[17:54:16.023] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[17:54:16.023] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:54:16.502] <TB1>    QUIET: Connection to board 26 closed.
[17:54:16.509] <TB1>     INFO: pXar: this is the end, my friend
[17:54:16.509] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
