Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Nov 25 19:34:07 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.055     -220.979                    368                 4593        0.042        0.000                      0                 4593        3.000        0.000                       0                  1671  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.055     -220.979                    368                 4593        0.042        0.000                      0                 4593        7.192        0.000                       0                  1667  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          368  Failing Endpoints,  Worst Slack       -1.055ns,  Total Violation     -220.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y1_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 6.776ns (42.816%)  route 9.050ns (57.184%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.065    13.937    pg/notegen/CO[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.329    14.266 r  pg/notegen/y1[9]_i_1/O
                         net (fo=10, routed)          0.657    14.922    pg/notegen/y1[9]_i_1_n_0
    SLICE_X51Y67         FDSE                                         r  pg/notegen/y1_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.503    13.867    pg/notegen/clk_out1
    SLICE_X51Y67         FDSE                                         r  pg/notegen/y1_reg[9]/C
                         clock pessimism              0.559    14.427    
                         clock uncertainty           -0.130    14.297    
    SLICE_X51Y67         FDSE (Setup_fdse_C_S)       -0.429    13.868    pg/notegen/y1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -14.922    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.732ns  (logic 6.776ns (43.071%)  route 8.956ns (56.929%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.065    13.937    pg/notegen/CO[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.329    14.266 r  pg/notegen/y1[9]_i_1/O
                         net (fo=10, routed)          0.563    14.829    pg/notegen/y1[9]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  pg/notegen/y1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/notegen/y1_reg[0]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X46Y65         FDRE (Setup_fdre_C_R)       -0.524    13.777    pg/notegen/y1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.732ns  (logic 6.776ns (43.071%)  route 8.956ns (56.929%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.065    13.937    pg/notegen/CO[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.329    14.266 r  pg/notegen/y1[9]_i_1/O
                         net (fo=10, routed)          0.563    14.829    pg/notegen/y1[9]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  pg/notegen/y1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/notegen/y1_reg[1]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X46Y65         FDRE (Setup_fdre_C_R)       -0.524    13.777    pg/notegen/y1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 6.776ns (43.093%)  route 8.948ns (56.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.126    13.998    pg/notegen/CO[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.329    14.327 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.494    14.821    pg/notegen/y2[9]_i_1_n_0
    SLICE_X46Y64         FDRE                                         r  pg/notegen/y2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.508    13.872    pg/notegen/clk_out1
    SLICE_X46Y64         FDRE                                         r  pg/notegen/y2_reg[0]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X46Y64         FDRE (Setup_fdre_C_R)       -0.524    13.778    pg/notegen/y2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 6.776ns (43.093%)  route 8.948ns (56.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.126    13.998    pg/notegen/CO[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.329    14.327 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.494    14.821    pg/notegen/y2[9]_i_1_n_0
    SLICE_X46Y64         FDRE                                         r  pg/notegen/y2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.508    13.872    pg/notegen/clk_out1
    SLICE_X46Y64         FDRE                                         r  pg/notegen/y2_reg[1]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X46Y64         FDRE (Setup_fdre_C_R)       -0.524    13.778    pg/notegen/y2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 6.776ns (43.093%)  route 8.948ns (56.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.126    13.998    pg/notegen/CO[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.329    14.327 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.494    14.821    pg/notegen/y2[9]_i_1_n_0
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.508    13.872    pg/notegen/clk_out1
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[2]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X46Y64         FDSE (Setup_fdse_C_S)       -0.524    13.778    pg/notegen/y2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 6.776ns (43.093%)  route 8.948ns (56.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.126    13.998    pg/notegen/CO[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.329    14.327 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.494    14.821    pg/notegen/y2[9]_i_1_n_0
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.508    13.872    pg/notegen/clk_out1
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[3]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X46Y64         FDSE (Setup_fdse_C_S)       -0.524    13.778    pg/notegen/y2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 6.776ns (43.093%)  route 8.948ns (56.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.126    13.998    pg/notegen/CO[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.329    14.327 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.494    14.821    pg/notegen/y2[9]_i_1_n_0
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.508    13.872    pg/notegen/clk_out1
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[8]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X46Y64         FDSE (Setup_fdse_C_S)       -0.524    13.778    pg/notegen/y2_reg[8]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 6.776ns (43.093%)  route 8.948ns (56.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.126    13.998    pg/notegen/CO[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.329    14.327 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.494    14.821    pg/notegen/y2[9]_i_1_n_0
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.508    13.872    pg/notegen/clk_out1
    SLICE_X46Y64         FDSE                                         r  pg/notegen/y2_reg[9]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X46Y64         FDSE (Setup_fdse_C_S)       -0.524    13.778    pg/notegen/y2_reg[9]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.026ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.700ns  (logic 6.776ns (43.159%)  route 8.924ns (56.841%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.636    -0.904    pg/clk_out1
    SLICE_X40Y61         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.919     0.435    pg/bpm_reg_n_0_[9]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.297     0.732 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.611     1.343    pg/pixel_step_i_321_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.467 r  pg/pixel_step_i_325/O
                         net (fo=1, routed)           0.000     1.467    pg/pixel_step_i_325_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.017 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.017    pg/pixel_step_reg_i_222_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.239 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.796     3.034    pg_n_580
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.299     3.333 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.591     3.924    pg/pixel_step_reg_i_87_1
    SLICE_X40Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  pg/pixel_step_i_147/O
                         net (fo=2, routed)           0.320     4.368    pg/pixel_step_i_147_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  pg/pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.492    pg/pixel_step_i_151_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.025 r  pg/pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.025    pg/pixel_step_reg_i_87_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.142    pg/pixel_step_reg_i_83_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.259    pg/pixel_step_reg_i_50_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_46_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.699 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.883     6.582    pg_n_621
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.306     6.888 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.512     7.400    pixel_step_i_130_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.950 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.950    pixel_step_reg_i_76_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.169 r  pixel_step_reg_i_33/O[0]
                         net (fo=3, routed)           0.742     8.911    pg/notegen/pixel_step_reg_i_2_0[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.295     9.206 r  pg/notegen/pixel_step_i_74/O
                         net (fo=1, routed)           0.000     9.206    pg/notegen/pixel_step_i_74_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.756 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.994    10.750    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.874 f  pg/notegen/pixel_step_i_88/O
                         net (fo=1, routed)           0.314    11.188    pg/notegen/speed[3]
    SLICE_X36Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.647    11.959    pg/notegen/pixel_step_i_39_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.466 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.466    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.580    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.872 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.905    13.777    db1/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.329    14.106 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.691    14.797    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y75         FDRE                                         r  pg/notegen/speed_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        1.501    13.865    pg/notegen/clk_out1
    SLICE_X38Y75         FDRE                                         r  pg/notegen/speed_counter_reg[24]/C
                         clock pessimism              0.559    14.425    
                         clock uncertainty           -0.130    14.295    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524    13.771    pg/notegen/speed_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                 -1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pg/hd/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.126ns (24.535%)  route 0.388ns (75.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.665    -0.499    pg/hd/d1000/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/hd/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126    -0.373 r  pg/hd/d1000/image_addr_reg/P[4]
                         net (fo=14, routed)          0.388     0.015    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.959    -0.714    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.210    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.027    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pg/hd/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.126ns (24.531%)  route 0.388ns (75.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.665    -0.499    pg/hd/d1000/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/hd/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.373 r  pg/hd/d1000/image_addr_reg/P[0]
                         net (fo=14, routed)          0.388     0.015    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.959    -0.714    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.210    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.027    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pg/hd/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.126ns (23.874%)  route 0.402ns (76.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.665    -0.499    pg/hd/d1000/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/hd/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126    -0.373 r  pg/hd/d1000/image_addr_reg/P[6]
                         net (fo=14, routed)          0.402     0.029    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.959    -0.714    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.210    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.027    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.570%)  route 0.240ns (53.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.559    -0.605    xvga1/clk_out1
    SLICE_X50Y82         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=118, routed)         0.240    -0.201    xvga1/hcount_out_reg[10]_0[7]
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.156    xvga1/hsync_out_i_1_n_0
    SLICE_X54Y83         FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.827    -0.846    xvga1/clk_out1
    SLICE_X54Y83         FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.504    -0.342    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121    -0.221    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pg/hd/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.126ns (20.809%)  route 0.480ns (79.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.665    -0.499    pg/hd/d1000/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/hd/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126    -0.373 r  pg/hd/d1000/image_addr_reg/P[10]
                         net (fo=14, routed)          0.480     0.107    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.959    -0.714    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.210    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.027    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone466hz/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.570    -0.594    pg/audio1/myrec/tone466hz/lut_1/clk_out1
    SLICE_X33Y91         FDRE                                         r  pg/audio1/myrec/tone466hz/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  pg/audio1/myrec/tone466hz/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.116    -0.337    pg/audio1/myrec/tone_466[7]
    SLICE_X37Y91         FDRE                                         r  pg/audio1/myrec/data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.840    -0.833    pg/audio1/myrec/clk_out1
    SLICE_X37Y91         FDRE                                         r  pg/audio1/myrec/data1_reg[7]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.078    -0.480    pg/audio1/myrec/data1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pg/hd/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.126ns (20.337%)  route 0.494ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.665    -0.499    pg/hd/d1000/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/hd/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126    -0.373 r  pg/hd/d1000/image_addr_reg/P[4]
                         net (fo=14, routed)          0.494     0.121    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y8          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.958    -0.715    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.211    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.028    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pg/hd/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.126ns (20.334%)  route 0.494ns (79.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.665    -0.499    pg/hd/d1000/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/hd/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.373 r  pg/hd/d1000/image_addr_reg/P[0]
                         net (fo=14, routed)          0.494     0.121    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.958    -0.715    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.211    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.028    pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone493hz/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.610%)  route 0.122ns (46.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.568    -0.596    pg/audio1/myrec/tone493hz/lut_1/clk_out1
    SLICE_X28Y84         FDRE                                         r  pg/audio1/myrec/tone493hz/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  pg/audio1/myrec/tone493hz/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.122    -0.333    pg/audio1/myrec/tone_493[7]
    SLICE_X32Y84         FDRE                                         r  pg/audio1/myrec/data2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.836    -0.837    pg/audio1/myrec/clk_out1
    SLICE_X32Y84         FDRE                                         r  pg/audio1/myrec/data2_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.078    -0.484    pg/audio1/myrec/data2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.559    -0.605    xvga1/clk_out1
    SLICE_X39Y79         FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.116    -0.348    blank
    SLICE_X43Y79         FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1665, routed)        0.827    -0.846    clk_65mhz
    SLICE_X43Y79         FDRE                                         r  b_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.070    -0.501    b_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y24     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y24     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y22     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y22     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y12     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y12     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y6      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y6      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y94     display/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y94     display/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     display/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     display/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y98     display/seg_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/data12_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/data12_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/data12_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y65     pg/hd/d10/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y65     pg/hd/d10/pixel_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y87     display/seg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y86     display/seg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y80     pg/alpha_pixel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X55Y80     pg/alpha_pixel_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X55Y80     pg/alpha_pixel_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y80     pg/alpha_pixel_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X55Y80     pg/alpha_pixel_reg[8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X55Y80     pg/alpha_pixel_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



