{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.624425",
   "Default View_TopLeft":"1853,-303",
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"wm8371_bclk|",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO -pg 1 -lvl 7 -x 2510 -y 580 -defaultsOSRD
preplace port wm8371_i2c -pg 1 -lvl 7 -x 2510 -y 600 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x -40 -y 70 -defaultsOSRD
preplace portBus wm8371_dacdar -pg 1 -lvl 7 -x 2510 -y 400 -defaultsOSRD
preplace portBus wm8371_bclk -pg 1 -lvl 7 -x 2510 -y 360 -defaultsOSRD
preplace portBus am8731_adcdat -pg 1 -lvl 0 -x -40 -y 420 -defaultsOSRD
preplace portBus wm8371_adclrc -pg 1 -lvl 7 -x 2510 -y 520 -defaultsOSRD
preplace portBus wm8371_daclrc -pg 1 -lvl 7 -x 2510 -y 450 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1410 -y 610 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 850 -y 360 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 2 -x 440 -y 370 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 100 -y 230 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 5 -x 1940 -y 380 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 100 -y 80 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 440 -y 50 -defaultsOSRD
preplace inst rst_ps8_0_149M -pg 1 -lvl 5 -x 1940 -y 640 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -x 2330 -y 600 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 1 4 250 720 NJ 720 NJ 720 1720
preplace netloc xlconcat_0_dout 1 1 3 210 210 NJ 210 1070J
preplace netloc axi_dma_0_mm2s_introut 1 0 4 -10 520 NJ 520 NJ 520 1050
preplace netloc axi_dma_0_s2mm_introut 1 0 4 0 530 NJ 530 NJ 530 1030
preplace netloc clk_wiz_clk_out1 1 1 4 220 230 640 190 1040 320 1760
preplace netloc clk_wiz_locked 1 1 1 N 90
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 4 260 500 630 180 NJ 180 1750
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 -20 300 210 540 670 540 1030 740 1740 760 2140
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 4 230 730 N 730 N 730 1760
preplace netloc rst_ps8_0_149M_peripheral_aresetn 1 1 5 240 770 NJ 770 NJ 770 NJ 770 2180
preplace netloc axi_i2s_adi_0_sdata_o 1 2 5 640J 490 NJ 490 1720J 540 2170J 400 NJ
preplace netloc axi_i2s_adi_0_bclk_o 1 2 5 660J 510 1090J 500 1750J 520 2140J 360 NJ
preplace netloc sdata_i_0_1 1 0 3 NJ 420 200J 510 620
preplace netloc axi_i2s_adi_0_lrclk_o 1 2 5 650J 500 1080J 480 1760J 530 2180J 500 2490J
preplace netloc reset_rtl_0_1 1 0 1 N 70
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 3 250 200 N 200 1030
preplace netloc axi_i2s_adi_0_m_axis 1 2 1 N 320
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 4 1 1730 300n
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 4 660 230 NJ 230 NJ 230 2130
preplace netloc ps8_0_axi_periph_M01_AXI 1 1 5 260 220 NJ 220 1090J 240 NJ 240 2120
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 3 1050J 190 NJ 190 2190
preplace netloc axi_smc_M00_AXI 1 3 4 1100 220 NJ 220 NJ 220 2470
preplace netloc zynq_ultra_ps_e_0_GPIO_0 1 4 3 1750J 740 NJ 740 2480J
preplace netloc zynq_ultra_ps_e_0_IIC_0 1 4 3 1730J 750 NJ 750 2490J
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 3 1080J 210 NJ 210 2150
preplace netloc axi_dma_0_M_AXI_SG 1 3 3 1060J 200 NJ 200 2160
levelinfo -pg 1 -40 100 440 850 1410 1940 2330 2510
pagesize -pg 1 -db -bbox -sgen -240 -270 2720 1390
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"4"
}
