================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Jan 05 05:36:57 +0800 2023
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:         AAHLS_Final_Project_deploy
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              28376
FF:               35085
DSP:              2
BRAM:             40
URAM:             0
SRL:              9


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 7.104       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+-------+---------+-------------+---------------------------------------+
| Name                                                                 | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable    | Source                                |
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+-------+---------+-------------+---------------------------------------+
| inst                                                                 | 28376 | 35085 | 2   | 40   |      |     |        |       |         |             |                                       |
|   (inst)                                                             | 43    | 347   |     |      |      |     |        |       |         |             |                                       |
|   AM_U                                                               | 106   |       |     | 16   |      |     |        |       |         |             |                                       |
|     bind_storage ram_1p                                              |       |       |     |      |      |     |        | auto  | 1       | AM          | AAHLS_Final_Project_deploy/HDC.cpp:20 |
|   control_s_axi_U                                                    | 28    | 27    |     |      |      |     |        |       |         |             |                                       |
|   grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139                      | 17758 | 32791 |     |      |      |     |        |       |         |             |                                       |
|     (grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139)                  | 523   | 32789 |     |      |      |     |        |       |         |             |                                       |
|   grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159      | 58    | 431   | 1   |      |      |     |        |       |         |             |                                       |
|     (grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159)  | 5     | 429   |     |      |      |     |        |       |         |             |                                       |
|     mac_muladd_3ns_8ns_8ns_11_4_1_U12                                | 4     |       | 1   |      |      |     |        |       |         |             |                                       |
|       bind_op mul                                                    |       |       |     |      |      |     |        | dsp48 | 3       | mul_ln24    | AAHLS_Final_Project_deploy/HDC.cpp:24 |
|       bind_op add                                                    |       |       |     |      |      |     |        | dsp48 | 3       | add_ln24    | AAHLS_Final_Project_deploy/HDC.cpp:24 |
|   grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178                      | 580   | 552   |     |      |      |     |        |       |         |             |                                       |
|     (grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178)                  | 520   | 550   |     |      |      |     |        |       |         |             |                                       |
|     flow_control_loop_pipe_sequential_init_U                         | 60    | 2     |     |      |      |     |        |       |         |             |                                       |
|   grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210                      | 8918  | 381   |     |      |      |     |        |       |         |             |                                       |
|     (grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210)                  | 8886  | 379   |     |      |      |     |        |       |         |             |                                       |
|     flow_control_loop_pipe_sequential_init_U                         | 32    | 2     |     |      |      |     |        |       |         |             |                                       |
|   grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203     | 165   | 187   | 1   |      |      |     |        |       |         |             |                                       |
|     (grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203) | 114   | 185   |     |      |      |     |        |       |         |             |                                       |
|     flow_control_loop_pipe_sequential_init_U                         | 39    | 2     |     |      |      |     |        |       |         |             |                                       |
|     mac_muladd_3ns_8ns_7ns_11_4_1_U42                                | 12    |       | 1   |      |      |     |        |       |         |             |                                       |
|       bind_op mul                                                    |       |       |     |      |      |     |        | dsp48 | 3       | mul_ln74    | AAHLS_Final_Project_deploy/HDC.cpp:74 |
|       bind_op add                                                    |       |       |     |      |      |     |        | dsp48 | 3       | add_ln74    | AAHLS_Final_Project_deploy/HDC.cpp:74 |
|   ngram_U                                                            | 242   |       |     | 8    |      |     |        |       |         |             |                                       |
|     bind_storage ram_t2p                                             |       |       |     |      |      |     |        | auto  | 1       | ngram       | AAHLS_Final_Project_deploy/HDC.cpp:33 |
|   regslice_both_AM_out_V_data_V_U                                    | 54    | 68    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_IM_V_data_V_U                                        | 22    | 68    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_data_V_U                                 | 168   | 69    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_dest_V_U                                 | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_id_V_U                                   | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_keep_V_U                                 | 7     | 12    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_last_V_U                                 | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_strb_V_U                                 | 7     | 12    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_data_V_user_V_U                                 | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_data_V_U                            | 28    | 68    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_dest_V_U                            | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_id_V_U                              | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_keep_V_U                            | 8     | 12    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_last_V_U                            | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_strb_V_U                            | 8     | 12    |     |      |      |     |        |       |         |             |                                       |
|   regslice_both_test_label_out_V_user_V_U                            | 6     | 6     |     |      |      |     |        |       |         |             |                                       |
|   test_data_d_U                                                      | 128   |       |     | 16   |      |     |        |       |         |             |                                       |
|     bind_storage ram_1p                                              |       |       |     |      |      |     |        | auto  | 1       | test_data_d | AAHLS_Final_Project_deploy/HDC.cpp:39 |
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+-------+---------+-------------+---------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 53.34% | OK     |
| FD                                                        | 50%       | 32.97% | OK     |
| LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
| MUXF7                                                     | 15%       | 16.60% | REVIEW |
| LUT Combining                                             | 20%       | 1.86%  | OK     |
| DSP                                                       | 80%       | 0.91%  | OK     |
| RAMB/FIFO                                                 | 80%       | 14.29% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.60%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 72     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                            |                                                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.896 | grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D                 |            8 |          3 |          7.097 |          2.270 |        4.827 |
| Path2 | 2.896 | grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]/D                   |            8 |          3 |          7.097 |          2.270 |        4.827 |
| Path3 | 2.954 | AM_U/genblk1[1].ram_reg_0/CLKARDCLK                                        | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]/D |           12 |         31 |          7.071 |          3.054 |        4.017 |
| Path4 | 2.960 | AM_U/genblk1[1].ram_reg_0/CLKARDCLK                                        | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]/D |           12 |         31 |          7.065 |          3.048 |        4.017 |
| Path5 | 3.035 | AM_U/genblk1[1].ram_reg_0/CLKARDCLK                                        | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]/D |           12 |         31 |          6.990 |          2.973 |        4.017 |
+-------+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                     | Primitive Type       |
    +---------------------------------------------------------------------------------+----------------------+
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]        | FLOP_LATCH.flop.FDRE |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931     | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666 | MUXFX.others.MUXF7   |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534  | MUXFX.others.MUXF8   |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197      | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55   | MUXFX.others.MUXF7   |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_13       | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3        | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_1        | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]        | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                   | Primitive Type       |
    +-------------------------------------------------------------------------------+----------------------+
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]      | FLOP_LATCH.flop.FDRE |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_3931     | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_1666 | MUXFX.others.MUXF7   |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_534  | MUXFX.others.MUXF8   |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_197      | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_55   | MUXFX.others.MUXF7   |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_13       | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_3        | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_1        | LUT.others.LUT6      |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]        | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | AM_U/genblk1[1].ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | AM_U/dot_product_fu_60[0]_i_52                                                           | LUT.others.LUT4      |
    | AM_U/dot_product_fu_60[0]_i_32                                                           | LUT.others.LUT5      |
    | AM_U/dot_product_fu_60[0]_i_16                                                           | LUT.others.LUT6      |
    | AM_U/dot_product_fu_60[0]_i_11                                                           | LUT.others.LUT6      |
    | AM_U/dot_product_fu_60_reg[0]_i_2                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[4]_i_1                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[8]_i_1                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[12]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[16]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[20]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[24]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[28]_i_1                                                       | CARRY.others.CARRY4  |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29] | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | AM_U/genblk1[1].ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | AM_U/dot_product_fu_60[0]_i_52                                                           | LUT.others.LUT4      |
    | AM_U/dot_product_fu_60[0]_i_32                                                           | LUT.others.LUT5      |
    | AM_U/dot_product_fu_60[0]_i_16                                                           | LUT.others.LUT6      |
    | AM_U/dot_product_fu_60[0]_i_11                                                           | LUT.others.LUT6      |
    | AM_U/dot_product_fu_60_reg[0]_i_2                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[4]_i_1                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[8]_i_1                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[12]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[16]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[20]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[24]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[28]_i_1                                                       | CARRY.others.CARRY4  |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31] | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | AM_U/genblk1[1].ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | AM_U/dot_product_fu_60[0]_i_52                                                           | LUT.others.LUT4      |
    | AM_U/dot_product_fu_60[0]_i_32                                                           | LUT.others.LUT5      |
    | AM_U/dot_product_fu_60[0]_i_16                                                           | LUT.others.LUT6      |
    | AM_U/dot_product_fu_60[0]_i_11                                                           | LUT.others.LUT6      |
    | AM_U/dot_product_fu_60_reg[0]_i_2                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[4]_i_1                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[8]_i_1                                                        | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[12]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[16]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[20]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[24]_i_1                                                       | CARRY.others.CARRY4  |
    | AM_U/dot_product_fu_60_reg[28]_i_1                                                       | CARRY.others.CARRY4  |
    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30] | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/hdc_maxi_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/hdc_maxi_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/hdc_maxi_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/hdc_maxi_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/hdc_maxi_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/hdc_maxi_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


