Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ferllini13/Desktop/CE-4301-Arqui1/proce/unsaved.qsys --block-symbol-file --output-directory=/home/ferllini13/Desktop/CE-4301-Arqui1/proce/unsaved --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading proce/unsaved.qsys
Progress: Reading input file
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ferllini13/Desktop/CE-4301-Arqui1/proce/unsaved.qsys --synthesis=VERILOG --output-directory=/home/ferllini13/Desktop/CE-4301-Arqui1/proce/unsaved/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading proce/unsaved.qsys
Progress: Reading input file
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'unsaved_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/ferllini13/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/ferllini13/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/ferllini13/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/ferllini13/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/ferllini13/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/ferllini13/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/ferllini13/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ferllini13/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory2_0 --dir=/tmp/alt7455_3388247983932726784.dir/0001_onchip_memory2_0_gen/ --quartus_dir=/home/ferllini13/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7455_3388247983932726784.dir/0001_onchip_memory2_0_gen//unsaved_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'unsaved_onchip_memory2_0'
Info: onchip_memory2_0: "unsaved" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: unsaved: Done "unsaved" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
