<stg><name>receiver_Pipeline_VITIS_LOOP_253_20</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %arr_9_I_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %arr_9_I_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %arr_9_I_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %arr_9_I_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %arr_9_Q_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %arr_9_Q_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %arr_9_Q_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %arr_9_Q_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i24 0, i24 %arr_9_Q_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i24 0, i24 %arr_9_I_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body770

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body770:0 %i_6 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body770:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.body770:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_6, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body770:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body770:4 %br_ln253 = br i1 %tmp, void %for.body770.split, void %for.body812.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
for.body770.split:0 %i_19_cast22 = zext i4 %i_6

]]></Node>
<StgValue><ssdm name="i_19_cast22"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
for.body770.split:1 %empty_73 = trunc i4 %i_6

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body770.split:3 %or_ln254 = or i3 %empty_73, i3 1

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="3">
<![CDATA[
for.body770.split:4 %zext_ln813 = zext i3 %or_ln254

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body770.split:5 %arr_8_I_V_addr = getelementptr i31 %arr_8_I_V, i64 0, i64 %i_19_cast22

]]></Node>
<StgValue><ssdm name="arr_8_I_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split:6 %lhs_V = load i3 %arr_8_I_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body770.split:8 %arr_8_I_V_addr_1 = getelementptr i31 %arr_8_I_V, i64 0, i64 %zext_ln813

]]></Node>
<StgValue><ssdm name="arr_8_I_V_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split:9 %rhs = load i3 %arr_8_I_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body770.split:13 %trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_6, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body770.split:14 %switch_ln254 = switch i2 %trunc_ln4, void %branch17, i2 0, void %for.body770.split.for.body770.split55_crit_edge, i2 1, void %for.body770.split.for.body770.split55_crit_edge3, i2 2, void %branch16

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body770.split55:0 %arr_8_Q_V_addr = getelementptr i31 %arr_8_Q_V, i64 0, i64 %i_19_cast22

]]></Node>
<StgValue><ssdm name="arr_8_Q_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split55:1 %lhs_V_1 = load i3 %arr_8_Q_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body770.split55:3 %arr_8_Q_V_addr_1 = getelementptr i31 %arr_8_Q_V, i64 0, i64 %zext_ln813

]]></Node>
<StgValue><ssdm name="arr_8_Q_V_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split55:4 %rhs_1 = load i3 %arr_8_Q_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body770.split55:8 %switch_ln255 = switch i2 %trunc_ln4, void %branch29, i2 0, void %for.body770.split55.for.body770.split5586_crit_edge, i2 1, void %for.body770.split55.for.body770.split5586_crit_edge2, i2 2, void %branch28

]]></Node>
<StgValue><ssdm name="switch_ln255"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body770.split5586:0 %add_ln253 = add i4 %i_6, i4 2

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body770.split5586:1 %store_ln253 = store i4 %add_ln253, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.body770.split5586:2 %br_ln253 = br void %for.body770

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body770.split:2 %specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln253"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split:6 %lhs_V = load i3 %arr_8_I_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="31">
<![CDATA[
for.body770.split:7 %sext_ln813 = sext i31 %lhs_V

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split:9 %rhs = load i3 %arr_8_I_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="31">
<![CDATA[
for.body770.split:10 %sext_ln813_1 = sext i31 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body770.split:11 %ret_V = add i32 %sext_ln813_1, i32 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body770.split:12 %arr_9_I_V_1_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ret_V, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch16:0 %store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln254 = br void %for.body770.split55

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body770.split.for.body770.split55_crit_edge3:0 %store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.body770.split.for.body770.split55_crit_edge3:1 %br_ln254 = br void %for.body770.split55

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch17:0 %store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln254 = br void %for.body770.split55

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split55:1 %lhs_V_1 = load i3 %arr_8_Q_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="31">
<![CDATA[
for.body770.split55:2 %sext_ln813_2 = sext i31 %lhs_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="3">
<![CDATA[
for.body770.split55:4 %rhs_1 = load i3 %arr_8_Q_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
for.body770.split55:5 %sext_ln813_3 = sext i31 %rhs_1

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body770.split55:6 %ret_V_32 = add i32 %sext_ln813_3, i32 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body770.split55:7 %arr_9_Q_V_1_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ret_V_32, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch28:0 %store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln255 = br void %for.body770.split5586

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body770.split55.for.body770.split5586_crit_edge2:0 %store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
for.body770.split55.for.body770.split5586_crit_edge2:1 %br_ln255 = br void %for.body770.split5586

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch29:0 %store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln255 = br void %for.body770.split5586

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body812.preheader.exitStub:0 %arr_9_I_V_1_load = load i24 %arr_9_I_V_1

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24">
<![CDATA[
for.body812.preheader.exitStub:1 %arr_9_I_V_1_1_load = load i24 %arr_9_I_V_1_1

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_1_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24">
<![CDATA[
for.body812.preheader.exitStub:2 %arr_9_I_V_1_2_load = load i24 %arr_9_I_V_1_2

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_2_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24">
<![CDATA[
for.body812.preheader.exitStub:3 %arr_9_I_V_1_3_load = load i24 %arr_9_I_V_1_3

]]></Node>
<StgValue><ssdm name="arr_9_I_V_1_3_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body812.preheader.exitStub:4 %arr_9_Q_V_1_load = load i24 %arr_9_Q_V_1

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24">
<![CDATA[
for.body812.preheader.exitStub:5 %arr_9_Q_V_1_1_load = load i24 %arr_9_Q_V_1_1

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_1_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24">
<![CDATA[
for.body812.preheader.exitStub:6 %arr_9_Q_V_1_2_load = load i24 %arr_9_Q_V_1_2

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_2_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24">
<![CDATA[
for.body812.preheader.exitStub:7 %arr_9_Q_V_1_3_load = load i24 %arr_9_Q_V_1_3

]]></Node>
<StgValue><ssdm name="arr_9_Q_V_1_3_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_3_0125_out, i24 %arr_9_Q_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_2_0124_out, i24 %arr_9_Q_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_1_0123_out, i24 %arr_9_Q_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_0_0_out, i24 %arr_9_Q_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_3_0122_out, i24 %arr_9_I_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_2_0121_out, i24 %arr_9_I_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_1_0120_out, i24 %arr_9_I_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body812.preheader.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_0_0_out, i24 %arr_9_I_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
for.body812.preheader.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.body770.split.for.body770.split55_crit_edge:0 %store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.body770.split.for.body770.split55_crit_edge:1 %br_ln254 = br void %for.body770.split55

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.body770.split55.for.body770.split5586_crit_edge:0 %store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.body770.split55.for.body770.split5586_crit_edge:1 %br_ln255 = br void %for.body770.split5586

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
