# Cache Memory

## Cache Hierarchy

- **L1, L2, L3 Cache**: 
  - [Intel's Guide on Cache Hierarchy](https://software.intel.com/content/www/us/en/develop/articles/introduction-to-cache-memory.html)

## Cache Policies

- **Write-back vs Write-through**:
  - [Write Policies in Cache Memory](https://www.ece.cmu.edu/~ece447/s14/lib/exe/fetch.php?media=wiki:lectures:11-write-back-write-through.pdf)

- **Cache Coherence**:
  - [Cache Coherence Protocols in Multicore Systems](https://ieeexplore.ieee.org/document/5559122)

## Official Documentation

- **ARM Cortex-A Series Programmer's Guide**: 
  - [Cache Operations](https://developer.arm.com/documentation/den0024/a/Caches/Cache-operations)

- **Intel® 64 and IA-32 Architectures Software Developer’s Manual**:
  - [Volume 3A: System Programming Guide, Part 1](https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.html)

## Books

- "Computer Architecture: A Quantitative Approach" by John L. Hennessy and David A. Patterson
  - ISBN: 0128119055

- "Cache and Memory Hierarchy Design: A Performance Directed Approach" by Steven A. Przybylski
  - ISBN: 1558601368

## Research Papers

- "A Case for Two-Way Skewed-Associative Caches" by Seznec, A. (1993)
  - [PDF](http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.105.7680&rep=rep1&type=pdf)

## Additional Online Resources

- **MIT OpenCourseWare - Memory Hierarchy**:
  - [Cache Memory](https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2017/c14/)

## Standards

- **JEDEC Solid State Technology Association**:
  - While not specific to cache, JEDEC standards affect memory design which impacts cache technology.
