{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747785473167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747785473167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 06:57:53 2025 " "Processing started: Wed May 21 06:57:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747785473167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785473167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785473167 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "divider_module.qip " "Tcl Script File divider_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE divider_module.qip " "set_global_assignment -name QIP_FILE divider_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785473202 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747785473202 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785473203 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747785473203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747785473280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747785473280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.v 3 3 " "Found 3 design units, including 3 entities, in source file uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_interface " "Found entity 1: uart_interface" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477335 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx_module " "Found entity 2: uart_tx_module" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477335 ""} { "Info" "ISGN_ENTITY_NAME" "3 parity_detector " "Found entity 3: parity_detector" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_counter " "Found entity 1: frequency_counter" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sample_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sample_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sample_signal " "Found entity 1: pll_sample_signal" {  } { { "pll_sample_signal.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_sample_signal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter_flags_led_dummy top_level.v(148) " "Verilog HDL Implicit Net warning at top_level.v(148): created implicit net for \"counter_flags_led_dummy\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_lock_dummy top_level.v(159) " "Verilog HDL Implicit Net warning at top_level.v(159): created implicit net for \"signal_lock_dummy\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_lock top_level.v(165) " "Verilog HDL Implicit Net warning at top_level.v(165): created implicit net for \"signal_lock\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747785477372 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "measure_signal_debug top_level.v(25) " "Output port \"measure_signal_debug\" at top_level.v(25) has no driver" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477373 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_module " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_module\"" {  } { { "top_level.v" "control_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one_hot control_unit.v(60) " "Verilog HDL or VHDL warning at control_unit.v(60): object \"one_hot\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747785477375 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd_data control_unit.v(65) " "Verilog HDL or VHDL warning at control_unit.v(65): object \"bcd_data\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747785477375 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cyc_o control_unit.v(30) " "Output port \"cyc_o\" at control_unit.v(30) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477375 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lock_o control_unit.v(32) " "Output port \"lock_o\" at control_unit.v(32) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477375 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o control_unit.v(37) " "Output port \"tagn_o\" at control_unit.v(37) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477375 "|top_level|control_unit:control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interface uart_interface:uart_module " "Elaborating entity \"uart_interface\" for hierarchy \"uart_interface:uart_module\"" {  } { { "top_level.v" "uart_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_indicator uart_interface.v(57) " "Verilog HDL or VHDL warning at uart_interface.v(57): object \"uart_status_indicator\" assigned a value but never read" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_frame_receive_complete uart_interface.v(60) " "Verilog HDL warning at uart_interface.v(60): object uart_frame_receive_complete used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_parity_error_flag uart_interface.v(61) " "Verilog HDL warning at uart_interface.v(61): object uart_parity_error_flag used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_rx_data_out uart_interface.v(63) " "Verilog HDL warning at uart_interface.v(63): object uart_rx_data_out used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_interface.v(126) " "Verilog HDL Case Statement information at uart_interface.v(126): all case item expressions in this case statement are onehot" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_interface.v(218) " "Verilog HDL assignment warning at uart_interface.v(218): truncated value with size 32 to match size of target (8)" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_rx_data_out\[7..0\] 0 uart_interface.v(63) " "Net \"uart_rx_data_out\[7..0\]\" at uart_interface.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_frame_receive_complete 0 uart_interface.v(60) " "Net \"uart_frame_receive_complete\" at uart_interface.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_parity_error_flag 0 uart_interface.v(61) " "Net \"uart_parity_error_flag\" at uart_interface.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dat_o\[31..8\] uart_interface.v(31) " "Output port \"dat_o\[31..8\]\" at uart_interface.v(31) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_led_tx uart_interface.v(25) " "Output port \"uart_led_tx\" at uart_interface.v(25) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_led_rx uart_interface.v(26) " "Output port \"uart_led_rx\" at uart_interface.v(26) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err_o uart_interface.v(37) " "Output port \"err_o\" at uart_interface.v(37) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rty_o uart_interface.v(38) " "Output port \"rty_o\" at uart_interface.v(38) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o uart_interface.v(41) " "Output port \"tagn_o\" at uart_interface.v(41) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 "|top_level|uart_interface:uart_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_module uart_interface:uart_module\|uart_tx_module:tx_module " "Elaborating entity \"uart_tx_module\" for hierarchy \"uart_interface:uart_module\|uart_tx_module:tx_module\"" {  } { { "uart_interface.v" "tx_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_detector uart_interface:uart_module\|uart_tx_module:tx_module\|parity_detector:parity_module " "Elaborating entity \"parity_detector\" for hierarchy \"uart_interface:uart_module\|uart_tx_module:tx_module\|parity_detector:parity_module\"" {  } { { "uart_interface.v" "parity_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_counter frequency_counter:counter_module " "Elaborating entity \"frequency_counter\" for hierarchy \"frequency_counter:counter_module\"" {  } { { "top_level.v" "counter_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477378 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phase_count_reg\[31..10\] 0 frequency_counter.v(49) " "Net \"phase_count_reg\[31..10\]\" at frequency_counter.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747785477379 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err_o frequency_counter.v(40) " "Output port \"err_o\" at frequency_counter.v(40) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477379 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rty_o frequency_counter.v(41) " "Output port \"rty_o\" at frequency_counter.v(41) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477379 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o frequency_counter.v(43) " "Output port \"tagn_o\" at frequency_counter.v(43) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747785477379 "|top_level|frequency_counter:counter_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:pll_module_inst " "Elaborating entity \"pll_module\" for hierarchy \"pll_module:pll_module_inst\"" {  } { { "top_level.v" "pll_module_inst" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:pll_module_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_module:pll_module_inst\|altpll:altpll_component\"" {  } { { "pll_module.v" "altpll_component" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:pll_module_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_module:pll_module_inst\|altpll:altpll_component\"" {  } { { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:pll_module_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_module:pll_module_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 20 " "Parameter \"clk0_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 20 " "Parameter \"clk1_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4000 " "Parameter \"clk2_phase_shift\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 20 " "Parameter \"clk3_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 6000 " "Parameter \"clk3_phase_shift\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 20 " "Parameter \"clk4_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 8000 " "Parameter \"clk4_phase_shift\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477404 ""}  } { { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747785477404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_module_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_module_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module_altpll " "Found entity 1: pll_module_altpll" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module_altpll pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated " "Elaborating entity \"pll_module_altpll\" for hierarchy \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sample_signal pll_sample_signal:pll_sample_inst " "Elaborating entity \"pll_sample_signal\" for hierarchy \"pll_sample_signal:pll_sample_inst\"" {  } { { "top_level.v" "pll_sample_inst" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sample_signal:pll_sample_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\"" {  } { { "pll_sample_signal.v" "altpll_component" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_sample_signal.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\"" {  } { { "pll_sample_signal.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_sample_signal.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sample_signal " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sample_signal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747785477436 ""}  } { { "pll_sample_signal.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_sample_signal.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747785477436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sample_signal_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sample_signal_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sample_signal_altpll " "Found entity 1: pll_sample_signal_altpll" {  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747785477459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785477459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sample_signal_altpll pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated " "Elaborating entity \"pll_sample_signal_altpll\" for hierarchy \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785477459 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_i " "Net \"rst_i\" is missing source, defaulting to GND" {  } { { "top_level.v" "rst_i" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1747785477487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tagn_i " "Net \"tagn_i\" is missing source, defaulting to GND" {  } { { "top_level.v" "tagn_i" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1747785477487 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1747785477487 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747785477943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "measure_signal_debug GND " "Pin \"measure_signal_debug\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|measure_signal_debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[3\] GND " "Pin \"led_port\[3\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|led_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[4\] VCC " "Pin \"led_port\[4\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|led_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[5\] VCC " "Pin \"led_port\[5\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|led_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status_led\[5\] GND " "Pin \"status_led\[5\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|status_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_begin_led\[0\] GND " "Pin \"phase_begin_led\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|phase_begin_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_begin_led\[2\] GND " "Pin \"phase_begin_led\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|phase_begin_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_begin_led\[3\] VCC " "Pin \"phase_begin_led\[3\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|phase_begin_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_begin_led\[4\] GND " "Pin \"phase_begin_led\[4\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|phase_begin_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_end_led\[1\] VCC " "Pin \"phase_end_led\[1\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|phase_end_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_end_led\[4\] VCC " "Pin \"phase_end_led\[4\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747785478062 "|top_level|phase_end_led[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747785478062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747785478119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747785478626 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "control_unit.v 7 " "Ignored 7 assignments for entity \"control_unit.v\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785478634 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747785478634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747785478709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747785478709 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 111 0 0 } } { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 160 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1747785478729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "measure_signal_i " "No output dependent on input pin \"measure_signal_i\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747785478745 "|top_level|measure_signal_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx_ext " "No output dependent on input pin \"uart_rx_ext\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747785478745 "|top_level|uart_rx_ext"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_1 " "No output dependent on input pin \"switch_1\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747785478745 "|top_level|switch_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747785478745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747785478745 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747785478745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "400 " "Implemented 400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747785478745 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747785478745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747785478745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747785478752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 06:57:58 2025 " "Processing ended: Wed May 21 06:57:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747785478752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747785478752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747785478752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747785478752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "divider_module.qip " "Tcl Script File divider_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE divider_module.qip " "set_global_assignment -name QIP_FILE divider_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785479773 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747785479773 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785479773 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747785479773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747785479776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747785479776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 06:57:59 2025 " "Processing started: Wed May 21 06:57:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747785479776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747785479776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747785479777 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747785479800 ""}
{ "Info" "0" "" "Project  = frequency_counter_assembly" {  } {  } 0 0 "Project  = frequency_counter_assembly" 0 0 "Fitter" 0 0 1747785479801 ""}
{ "Info" "0" "" "Revision = frequency_counter_assembly" {  } {  } 0 0 "Revision = frequency_counter_assembly" 0 0 "Fitter" 0 0 1747785479801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747785479857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747785479857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_counter_assembly 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"frequency_counter_assembly\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747785479861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747785479896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747785479896 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747785479937 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 216 6000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 216 degrees (6000 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747785479937 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747785479937 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747785479937 ""}  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747785479937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747785480039 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747785480042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747785480069 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747785480069 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747785480071 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747785480071 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747785480071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747785480071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747785480071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747785480071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747785480072 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 42 " "No exact pin location assignment(s) for 2 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747785480201 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 and the PLL pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 100 " "The value of the parameter \"M\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 100" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 104 " "The value of the parameter \"M\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 104" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 10 " "The value of the parameter \"N\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 8 " "The value of the parameter \"N\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 19994 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 19994" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 25000 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 25000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747785480205 ""}  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1747785480205 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747785480510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 2 ref_measurement_clk_1 port " "Ignored filter at timing.sdc(2): ref_measurement_clk_1 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_1 -period 10ns \[get_ports ref_measurement_clk_1\] " "create_clock -add -name measure_clk_ref_1 -period 10ns \[get_ports ref_measurement_clk_1\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785480512 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 3 ref_measurement_clk_2 port " "Ignored filter at timing.sdc(3): ref_measurement_clk_2 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_2 -period 10ns \[get_ports ref_measurement_clk_2\] " "create_clock -add -name measure_clk_ref_2 -period 10ns \[get_ports ref_measurement_clk_2\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785480512 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 4 ref_measurement_clk_3 port " "Ignored filter at timing.sdc(4): ref_measurement_clk_3 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_3 -period 10ns \[get_ports ref_measurement_clk_3\] " "create_clock -add -name measure_clk_ref_3 -period 10ns \[get_ports ref_measurement_clk_3\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785480512 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 5 ref_measurement_clk_4 port " "Ignored filter at timing.sdc(5): ref_measurement_clk_4 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_4 -period 10ns \[get_ports ref_measurement_clk_4\] " "create_clock -add -name measure_clk_ref_4 -period 10ns \[get_ports ref_measurement_clk_4\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785480512 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747785480512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 6 ref_measurement_clk_5 port " "Ignored filter at timing.sdc(6): ref_measurement_clk_5 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747785480513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_5 -period 10ns \[get_ports ref_measurement_clk_5\] " "create_clock -add -name measure_clk_ref_5 -period 10ns \[get_ports ref_measurement_clk_5\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785480513 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747785480513 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_is_done " "Node: frequency_counter:counter_module\|measurement_is_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[4\] frequency_counter:counter_module\|measurement_is_done " "Register frequency_counter:counter_module\|phase_count_reg\[4\] is being clocked by frequency_counter:counter_module\|measurement_is_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785480514 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747785480514 "|top_level|frequency_counter:counter_module|measurement_is_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Node: uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal is being clocked by uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785480514 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747785480514 "|top_level|uart_interface:uart_module|uart_tx_module:tx_module|baud_rate_counter_internal[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_begin " "Node: frequency_counter:counter_module\|measurement_begin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[6\] frequency_counter:counter_module\|measurement_begin " "Register frequency_counter:counter_module\|phase_count_reg\[6\] is being clocked by frequency_counter:counter_module\|measurement_begin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785480514 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747785480514 "|top_level|frequency_counter:counter_module|measurement_begin"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1747785480516 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i (Rise) clk_i (Rise) setup and hold " "From clk_i (Rise) to clk_i (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747785480516 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1747785480516 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747785480516 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk_i " "  20.000        clk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 measure_signal_i " "  20.000 measure_signal_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747785480516 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747785480516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747785480553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Destination node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747785480553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747785480553 ""}  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747785480553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747785480553 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747785480553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747785480553 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747785480553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747785480553 ""}  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747785480553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "Automatically promoted node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747785480554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]~94 " "Destination node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]~94" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747785480554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747785480554 ""}  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747785480554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747785480788 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747785480789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747785480789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747785480790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747785480791 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747785480792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747785480792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747785480792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747785480807 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747785480807 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747785480807 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747785480810 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747785480810 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747785480810 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 43 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 16 44 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 33 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747785480811 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747785480811 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747785480811 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 0 " "PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 111 0 0 } } { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 160 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1747785480822 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 0 " "PLL \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sample_signal.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_sample_signal.v" 95 0 0 } } { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 166 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1747785480825 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "altera_reserved_lai_0_0 " "Node \"altera_reserved_lai_0_0\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/Backyard/Intel_Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "altera_reserved_lai_0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1747785480862 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1747785480862 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747785480862 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747785480864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747785481518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747785481581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747785481595 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747785481847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747785481847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747785482166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747785483119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747785483119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747785483188 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1747785483188 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747785483188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747785483190 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747785483300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747785483307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747785483527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747785483528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747785483798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747785484128 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747785484258 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "measure_signal_i 3.3-V LVTTL AB7 " "Pin measure_signal_i uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { measure_signal_i } } } { "/mnt/Backyard/Intel_Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/Backyard/Intel_Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "measure_signal_i" } } } } { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747785484261 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747785484261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg " "Generated suppressed messages file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747785484298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1883 " "Peak virtual memory: 1883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747785484551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 06:58:04 2025 " "Processing ended: Wed May 21 06:58:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747785484551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747785484551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747785484551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747785484551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747785485560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747785485561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 06:58:05 2025 " "Processing started: Wed May 21 06:58:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747785485561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747785485561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747785485561 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "divider_module.qip " "Tcl Script File divider_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE divider_module.qip " "set_global_assignment -name QIP_FILE divider_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785485595 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1747785485595 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785485595 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1747785485595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747785485685 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747785486735 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747785486767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747785487118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 06:58:07 2025 " "Processing ended: Wed May 21 06:58:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747785487118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747785487118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747785487118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747785487118 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747785487744 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "divider_module.qip " "Tcl Script File divider_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE divider_module.qip " "set_global_assignment -name QIP_FILE divider_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785488127 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1747785488127 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785488127 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1747785488127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747785488131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747785488131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 06:58:08 2025 " "Processing started: Wed May 21 06:58:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747785488131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747785488131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_sta frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747785488131 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747785488156 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "control_unit.v 7 " "Ignored 7 assignments for entity \"control_unit.v\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1747785488179 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1747785488179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747785488218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747785488219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488254 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747785488445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 2 ref_measurement_clk_1 port " "Ignored filter at timing.sdc(2): ref_measurement_clk_1 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_1 -period 10ns \[get_ports ref_measurement_clk_1\] " "create_clock -add -name measure_clk_ref_1 -period 10ns \[get_ports ref_measurement_clk_1\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785488447 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 3 ref_measurement_clk_2 port " "Ignored filter at timing.sdc(3): ref_measurement_clk_2 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_2 -period 10ns \[get_ports ref_measurement_clk_2\] " "create_clock -add -name measure_clk_ref_2 -period 10ns \[get_ports ref_measurement_clk_2\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785488447 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 4 ref_measurement_clk_3 port " "Ignored filter at timing.sdc(4): ref_measurement_clk_3 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_3 -period 10ns \[get_ports ref_measurement_clk_3\] " "create_clock -add -name measure_clk_ref_3 -period 10ns \[get_ports ref_measurement_clk_3\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785488447 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 5 ref_measurement_clk_4 port " "Ignored filter at timing.sdc(5): ref_measurement_clk_4 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_4 -period 10ns \[get_ports ref_measurement_clk_4\] " "create_clock -add -name measure_clk_ref_4 -period 10ns \[get_ports ref_measurement_clk_4\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785488447 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 6 ref_measurement_clk_5 port " "Ignored filter at timing.sdc(6): ref_measurement_clk_5 could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_5 -period 10ns \[get_ports ref_measurement_clk_5\] " "create_clock -add -name measure_clk_ref_5 -period 10ns \[get_ports ref_measurement_clk_5\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747785488447 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747785488447 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Node: uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal is being clocked by uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488449 "|top_level|uart_interface:uart_module|uart_tx_module:tx_module|baud_rate_counter_internal[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_is_done " "Node: frequency_counter:counter_module\|measurement_is_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[4\] frequency_counter:counter_module\|measurement_is_done " "Register frequency_counter:counter_module\|phase_count_reg\[4\] is being clocked by frequency_counter:counter_module\|measurement_is_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488449 "|top_level|frequency_counter:counter_module|measurement_is_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_begin " "Node: frequency_counter:counter_module\|measurement_begin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[6\] frequency_counter:counter_module\|measurement_begin " "Register frequency_counter:counter_module\|phase_count_reg\[6\] is being clocked by frequency_counter:counter_module\|measurement_begin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488449 "|top_level|frequency_counter:counter_module|measurement_begin"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488450 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488450 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488450 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747785488450 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i (Rise) clk_i (Rise) setup and hold " "From clk_i (Rise) to clk_i (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747785488450 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1747785488450 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747785488450 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747785488453 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1747785488456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.152 " "Worst-case setup slack is 14.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.152               0.000 clk_i  " "   14.152               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk_i  " "    0.341               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747785488459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747785488459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.686 " "Worst-case minimum pulse width slack is 9.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 clk_i  " "    9.686               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 measure_signal_i  " "   16.000               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488460 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747785488472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747785488489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747785488799 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Node: uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal is being clocked by uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488845 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488845 "|top_level|uart_interface:uart_module|uart_tx_module:tx_module|baud_rate_counter_internal[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_is_done " "Node: frequency_counter:counter_module\|measurement_is_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[4\] frequency_counter:counter_module\|measurement_is_done " "Register frequency_counter:counter_module\|phase_count_reg\[4\] is being clocked by frequency_counter:counter_module\|measurement_is_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488845 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488845 "|top_level|frequency_counter:counter_module|measurement_is_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_begin " "Node: frequency_counter:counter_module\|measurement_begin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[6\] frequency_counter:counter_module\|measurement_begin " "Register frequency_counter:counter_module\|phase_count_reg\[6\] is being clocked by frequency_counter:counter_module\|measurement_begin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488845 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488845 "|top_level|frequency_counter:counter_module|measurement_begin"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488846 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488846 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488846 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747785488846 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i (Rise) clk_i (Rise) setup and hold " "From clk_i (Rise) to clk_i (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747785488846 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1747785488846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.633 " "Worst-case setup slack is 14.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.633               0.000 clk_i  " "   14.633               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_i  " "    0.306               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747785488850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747785488851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 clk_i  " "    9.631               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 measure_signal_i  " "   16.000               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488851 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747785488863 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Node: uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal is being clocked by uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488959 "|top_level|uart_interface:uart_module|uart_tx_module:tx_module|baud_rate_counter_internal[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_is_done " "Node: frequency_counter:counter_module\|measurement_is_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[4\] frequency_counter:counter_module\|measurement_is_done " "Register frequency_counter:counter_module\|phase_count_reg\[4\] is being clocked by frequency_counter:counter_module\|measurement_is_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488959 "|top_level|frequency_counter:counter_module|measurement_is_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_begin " "Node: frequency_counter:counter_module\|measurement_begin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[6\] frequency_counter:counter_module\|measurement_begin " "Register frequency_counter:counter_module\|phase_count_reg\[6\] is being clocked by frequency_counter:counter_module\|measurement_begin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747785488959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747785488959 "|top_level|frequency_counter:counter_module|measurement_begin"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747785488959 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747785488959 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i (Rise) clk_i (Rise) setup and hold " "From clk_i (Rise) to clk_i (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747785488959 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1747785488959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.491 " "Worst-case setup slack is 17.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.491               0.000 clk_i  " "   17.491               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_i  " "    0.148               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747785488962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747785488963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.463 " "Worst-case minimum pulse width slack is 9.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.463               0.000 clk_i  " "    9.463               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 measure_signal_i  " "   16.000               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747785488963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747785488963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747785489482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747785489482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 48 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747785489501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 06:58:09 2025 " "Processing ended: Wed May 21 06:58:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747785489501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747785489501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747785489501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747785489501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747785490544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747785490544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 06:58:10 2025 " "Processing started: Wed May 21 06:58:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747785490544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747785490544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_eda --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747785490544 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "divider_module.qip " "Tcl Script File divider_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE divider_module.qip " "set_global_assignment -name QIP_FILE divider_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785490580 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1747785490580 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785490580 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1747785490580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747785490697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_counter_assembly.vo /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/ simulation " "Generated file frequency_counter_assembly.vo in folder \"/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747785490752 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "10M50DAF484C7G_frequency_counter_assembly 10M50DAF484C7G_frequency_counter_assembl 4.2 " "Truncated pin name \"10M50DAF484C7G_frequency_counter_assembly\" in IBIS Output File to \"10M50DAF484C7G_frequency_counter_assembl\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1747785490989 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/board/ibis/frequency_counter_assembly.ibs " "Generated IBIS Output File /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/board/ibis/frequency_counter_assembly.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1747785491025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "842 " "Peak virtual memory: 842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747785491036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 06:58:11 2025 " "Processing ended: Wed May 21 06:58:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747785491036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747785491036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747785491036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747785491036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1747785491984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747785491984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 06:58:11 2025 " "Processing started: Wed May 21 06:58:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747785491984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1747785491984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /mnt/Backyard/Intel_Quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui frequency_counter_assembly frequency_counter_assembly " "Command: quartus_sh -t /mnt/Backyard/Intel_Quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui frequency_counter_assembly frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1747785491984 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui frequency_counter_assembly frequency_counter_assembly " "Quartus(args): --block_on_gui frequency_counter_assembly frequency_counter_assembly" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1747785491984 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1747785492008 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "divider_module.qip " "Tcl Script File divider_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE divider_module.qip " "set_global_assignment -name QIP_FILE divider_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785492035 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Shell" 0 -1 1747785492035 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747785492035 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Shell" 0 -1 1747785492035 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1747785492044 ""}
{ "Warning" "0" "" "Warning: File frequency_counter_assembly_run_msim_gate_verilog.do already exists - backing up current file as frequency_counter_assembly_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File frequency_counter_assembly_run_msim_gate_verilog.do already exists - backing up current file as frequency_counter_assembly_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1747785492089 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" "0" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1747785492091 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1747785496243 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" 0 0 "Shell" 0 0 1747785496243 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Version 2024.3 linux_x86_64 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Version 2024.3 linux_x86_64 Sep 10 2024" 0 0 "Shell" 0 0 1747785496243 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1747785496243 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // Unpublished work. Copyright 2024 Siemens" {  } {  } 0 0 "Questa Intel FPGA Info: # // Unpublished work. Copyright 2024 Siemens" 0 0 "Shell" 0 0 1747785496243 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1747785496243 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // This material contains trade secrets or otherwise confidential information" {  } {  } 0 0 "Questa Intel FPGA Info: # // This material contains trade secrets or otherwise confidential information" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // owned by Siemens Industry Software Inc. or its affiliates (collectively," {  } {  } 0 0 "Questa Intel FPGA Info: # // owned by Siemens Industry Software Inc. or its affiliates (collectively," 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // \"SISW\"), or its licensors. Access to and use of this information is strictly" {  } {  } 0 0 "Questa Intel FPGA Info: # // \"SISW\"), or its licensors. Access to and use of this information is strictly" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // limited as set forth in the Customer's applicable agreements with SISW." {  } {  } 0 0 "Questa Intel FPGA Info: # // limited as set forth in the Customer's applicable agreements with SISW." 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // This material may not be copied, distributed, or otherwise disclosed outside" {  } {  } 0 0 "Questa Intel FPGA Info: # // This material may not be copied, distributed, or otherwise disclosed outside" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // of the Customer's facilities without the express written permission of SISW," {  } {  } 0 0 "Questa Intel FPGA Info: # // of the Customer's facilities without the express written permission of SISW," 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // and may not be used in any way not expressly authorized by SISW." {  } {  } 0 0 "Questa Intel FPGA Info: # // and may not be used in any way not expressly authorized by SISW." 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do frequency_counter_assembly_run_msim_gate_verilog.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do frequency_counter_assembly_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying /mnt/Backyard/Intel_Quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying /mnt/Backyard/Intel_Quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{frequency_counter_assembly.vo\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{frequency_counter_assembly.vo\}" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 06:58:13 on May 21,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 06:58:13 on May 21,2025" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" frequency_counter_assembly.vo " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" frequency_counter_assembly.vo " 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module top_level" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module top_level" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     top_level" {  } {  } 0 0 "Questa Intel FPGA Info: #     top_level" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 06:58:13 on May 21,2025, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 06:58:13 on May 21,2025, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1747785496244 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1747785496345 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" "0" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1747785496345 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/mnt/Backyard/Intel_Quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /mnt/Backyard/Intel_Quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1747785496345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747785496345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 06:58:16 2025 " "Processing ended: Wed May 21 06:58:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747785496345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747785496345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747785496345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1747785496345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1747785496892 ""}
