# system info eth4to1 on 2019.05.31.13:17:09
system_info:
name,value
DEVICE,5SGXEA7N2F45C2
DEVICE_FAMILY,Stratix V
GENERATION_ID,1559322999
#
#
# Files generated for eth4to1 on 2019.05.31.13:17:09
files:
filepath,kind,attributes,module,is_top
simulation/eth4to1.v,VERILOG,,eth4to1,true
simulation/submodules/eth4to1_doublewidth0.sv,SYSTEM_VERILOG,,eth4to1_doublewidth0,false
simulation/submodules/eth4to1_doublewidth0_state_ram.sv,SYSTEM_VERILOG,,eth4to1_doublewidth0,false
simulation/submodules/eth4to1_doublewidth0_data_ram.sv,SYSTEM_VERILOG,,eth4to1_doublewidth0,false
simulation/submodules/eth4to1_doublewidth0_sop_ram.sv,SYSTEM_VERILOG,,eth4to1_doublewidth0,false
simulation/submodules/eth4to1_eth_in_mux.sv,SYSTEM_VERILOG,,eth4to1_eth_in_mux,false
simulation/submodules/pmem_group_v2.sv,SYSTEM_VERILOG,,pmem_group_wrap,false
simulation/submodules/pmem_group_wrap.sv,SYSTEM_VERILOG,,pmem_group_wrap,false
simulation/submodules/regioncontrol.sv,SYSTEM_VERILOG,,regioncontrol,false
simulation/submodules/eth4to1_mac_0.v,VERILOG,,eth4to1_mac_0,false
simulation/submodules/eth4to1_mac_1.v,VERILOG,,eth4to1_mac_1,false
simulation/submodules/eth4to1_mac_2.v,VERILOG,,eth4to1_mac_2,false
simulation/submodules/eth4to1_mac_3.v,VERILOG,,eth4to1_mac_3,false
simulation/submodules/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_control_register.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_rp.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_rx.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_tx.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_clksync.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_a2p_addrtrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_a2p_fixtrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_a2p_vartrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_clksync.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_control_register.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_avalon.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_interrupt.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_rp.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cfg_status.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_mailbox.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_p2a_addrtrans.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rx.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rx_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_fifo.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rxm_adapter.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rx_resp.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_tx.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_tx_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_txavl_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_txresp_cntrl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/avalon_lite/altpciexpav_lite_app.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpciexpav_stif_app.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpciexpav128_app.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_sv_hip_avmm_hwtcl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcierd_hip_rs.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_sv_hip_ast_hwtcl.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_hip_256_pipen1b.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_rs_hip.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_scfifo.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_sv_scfifo_ext.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_scfifo_sv.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_sv_gbfifo.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_tlp_inspector.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_tlp_inspector_trigger.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_hip_eq_dprio.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_hip_eq_bypass_ph3.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcietb_bfm_pipe_8to32.v,VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_inspector.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_monitor_sv_dlhip_sim.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_tlp_inspector_monitor.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_tlp_inspector_cseb.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_pcs.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_pcs_ch.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_rx_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_tx_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_tx_pma_ch.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_h.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_avmm_csr.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_avmm_dcd.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_avmm.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_data_adapter.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_native.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_plls.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_10g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_10g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_pipe_gen3_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_emsip_adapter.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/sv_xcvr_pipe_native.sv,SYSTEM_VERILOG,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/plain_files.txt,OTHER,,altpcie_sv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,altpcie_reconfig_driver,false
simulation/submodules/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,,altpcie_reconfig_driver,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
eth4to1.doublewidth0,eth4to1_doublewidth0
eth4to1.doublewidth1,eth4to1_doublewidth0
eth4to1.doublewidth2,eth4to1_doublewidth0
eth4to1.doublewidth3,eth4to1_doublewidth0
eth4to1.eth_in_mux,eth4to1_eth_in_mux
eth4to1.ethpack,pmem_group_wrap
eth4to1.ethpack_control,regioncontrol
eth4to1.mac_0,eth4to1_mac_0
eth4to1.mac_0.mac10g,eth4to1_mac_0_mac10g
eth4to1.mac_0.rx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_0.tx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_0.rst_controller,altera_reset_controller
eth4to1.mac_1,eth4to1_mac_1
eth4to1.mac_1.mac10g,eth4to1_mac_0_mac10g
eth4to1.mac_1.rx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_1.tx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_1.rst_controller,altera_reset_controller
eth4to1.mac_2,eth4to1_mac_2
eth4to1.mac_2.mac10g,eth4to1_mac_0_mac10g
eth4to1.mac_2.rx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_2.tx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_2.rst_controller,altera_reset_controller
eth4to1.mac_3,eth4to1_mac_3
eth4to1.mac_3.mac10g,eth4to1_mac_0_mac10g
eth4to1.mac_3.rx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_3.tx_st_fifo,altera_avalon_dc_fifo
eth4to1.mac_3.rst_controller,altera_reset_controller
eth4to1.pcie,altpcie_sv_hip_avmm_hwtcl
eth4to1.pcie_reconfig_drvr,altpcie_reconfig_driver
eth4to1.pll_0,eth4to1_pll_0
eth4to1.pll_1,eth4to1_pll_1
eth4to1.pr,alt_pr
eth4to1.xcvr_reconfig,alt_xcvr_reconfig
eth4to1.mm_interconnect_0,eth4to1_mm_interconnect_0
eth4to1.irq_mapper,eth4to1_irq_mapper
eth4to1.avalon_st_adapter,eth4to1_avalon_st_adapter
eth4to1.avalon_st_adapter_001,eth4to1_avalon_st_adapter
eth4to1.avalon_st_adapter_002,eth4to1_avalon_st_adapter
eth4to1.avalon_st_adapter_003,eth4to1_avalon_st_adapter
eth4to1.avalon_st_adapter_004,eth4to1_avalon_st_adapter_004
eth4to1.avalon_st_adapter_005,eth4to1_avalon_st_adapter_004
eth4to1.avalon_st_adapter_006,eth4to1_avalon_st_adapter_004
eth4to1.avalon_st_adapter_007,eth4to1_avalon_st_adapter_004
eth4to1.rst_controller,altera_reset_controller
eth4to1.rst_controller_001,altera_reset_controller
eth4to1.rst_controller_002,altera_reset_controller
eth4to1.rst_controller_003,altera_reset_controller
eth4to1.rst_controller_004,altera_reset_controller
eth4to1.rst_controller_005,altera_reset_controller
