#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  3 10:41:08 2021
# Process ID: 11800
# Current directory: E:/newGenesysDDR/Genesys.runs/synth_1
# Command line: vivado.exe -log Genesys_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Genesys_wrapper.tcl
# Log file: E:/newGenesysDDR/Genesys.runs/synth_1/Genesys_wrapper.vds
# Journal file: E:/newGenesysDDR/Genesys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Genesys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/CLS_frontend/AxiIPs/16bitsDAC_driver/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 602.062 ; gain = 114.180
Command: synth_design -top Genesys_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1162.105 ; gain = 233.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Genesys_wrapper' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hdl/Genesys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Genesys' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:13]
INFO: [Synth 8-6157] synthesizing module 'Genesys_DAC_PSI_0_1' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_DAC_PSI_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_DAC_PSI_0_1' (1#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_DAC_PSI_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_DAC_driver_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_DAC_driver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_DAC_driver_0_0' (2#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_DAC_driver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_axi_bram_ctrl_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_axi_bram_ctrl_0_0' (3#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_axi_bram_ctrl_0_bram_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_axi_bram_ctrl_0_bram_0' (4#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'Genesys_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:583]
INFO: [Synth 8-6157] synthesizing module 'Genesys_axi_gpio_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_axi_gpio_0_0' (5#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'Genesys_axi_gpio_0_0' has 20 connections declared, but only 19 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:598]
INFO: [Synth 8-6157] synthesizing module 'Genesys_axi_smc_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_axi_smc_0' (6#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'Genesys_axi_smc_0' has 150 connections declared, but only 148 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:618]
INFO: [Synth 8-6157] synthesizing module 'Genesys_axi_uartlite_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_axi_uartlite_0_0' (7#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'Genesys_axi_uartlite_0_0' has 22 connections declared, but only 21 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:767]
INFO: [Synth 8-6157] synthesizing module 'Genesys_clk_wiz_0_1' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_clk_wiz_0_1' (8#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'Genesys_clk_wiz_0_1' has 4 connections declared, but only 3 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:789]
INFO: [Synth 8-6157] synthesizing module 'Genesys_mdm_1_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_mdm_1_0' (9#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'Genesys_mdm_1_0' has 68 connections declared, but only 66 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:793]
INFO: [Synth 8-6157] synthesizing module 'Genesys_microblaze_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_microblaze_0_0' (10#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'Genesys_microblaze_0_0' has 130 connections declared, but only 111 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:862]
INFO: [Synth 8-6157] synthesizing module 'Genesys_microblaze_0_axi_periph_0' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:1280]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_KQ8SYF' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2160]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_KQ8SYF' (11#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2160]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1KWGD04' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2292]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1KWGD04' (12#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2292]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_17ZLOI8' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2424]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_17ZLOI8' (13#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2424]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_6ZK5QR' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2570]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_6ZK5QR' (14#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2570]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_G0QQMW' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2716]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_G0QQMW' (15#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2716]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1L12Z2J' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:3187]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1L12Z2J' (16#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:3187]
INFO: [Synth 8-6157] synthesizing module 'Genesys_xbar_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_xbar_0' (17#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_microblaze_0_axi_periph_0' (18#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:1280]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1SUJIGN' [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2862]
INFO: [Synth 8-6157] synthesizing module 'Genesys_dlmb_bram_if_cntlr_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_dlmb_bram_if_cntlr_0' (19#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_dlmb_v10_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_dlmb_v10_0' (20#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'Genesys_dlmb_v10_0' has 25 connections declared, but only 24 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:3074]
INFO: [Synth 8-6157] synthesizing module 'Genesys_ilmb_bram_if_cntlr_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_ilmb_bram_if_cntlr_0' (21#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_ilmb_v10_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_ilmb_v10_0' (22#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'Genesys_ilmb_v10_0' has 25 connections declared, but only 24 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:3120]
INFO: [Synth 8-6157] synthesizing module 'Genesys_lmb_bram_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_lmb_bram_0' (23#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'Genesys_lmb_bram_0' has 16 connections declared, but only 14 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:3145]
INFO: [Synth 8-6157] synthesizing module 'Genesys_lmb_v10_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_lmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_lmb_v10_0' (24#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_lmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_v10' of module 'Genesys_lmb_v10_0' has 25 connections declared, but only 24 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:3160]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1SUJIGN' (25#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:2862]
INFO: [Synth 8-6157] synthesizing module 'Genesys_mig_7series_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_mig_7series_0_0' (26#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'Genesys_mig_7series_0_0' has 69 connections declared, but only 58 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:1132]
INFO: [Synth 8-6157] synthesizing module 'Genesys_pingpong_clk_0_3' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_pingpong_clk_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_pingpong_clk_0_3' (27#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_pingpong_clk_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_reset_inv_0_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_reset_inv_0_0' (28#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Genesys_rst_mig_7series_0_100M_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_rst_mig_7series_0_100M_0' (29#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'Genesys_rst_mig_7series_0_100M_0' has 10 connections declared, but only 8 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:1220]
INFO: [Synth 8-6157] synthesizing module 'Genesys_rst_mig_7series_0_225M_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_rst_mig_7series_0_225M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_rst_mig_7series_0_225M_0' (30#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_rst_mig_7series_0_225M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_225M' of module 'Genesys_rst_mig_7series_0_225M_0' has 10 connections declared, but only 6 given [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:1229]
INFO: [Synth 8-6157] synthesizing module 'Genesys_system_ila_0' [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_system_ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_system_ila_0' (31#1) [E:/newGenesysDDR/Genesys.runs/synth_1/.Xil/Vivado-11800-LAPTOP-OFG8SEHU/realtime/Genesys_system_ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Genesys' (32#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_wrapper' (33#1) [E:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hdl/Genesys_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1L12Z2J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1L12Z2J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1L12Z2J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1L12Z2J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_G0QQMW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_G0QQMW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_G0QQMW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_G0QQMW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_6ZK5QR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_6ZK5QR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_6ZK5QR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_6ZK5QR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_17ZLOI8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_17ZLOI8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_17ZLOI8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_17ZLOI8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KWGD04 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KWGD04 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KWGD04 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KWGD04 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_KQ8SYF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_KQ8SYF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_KQ8SYF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_KQ8SYF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.762 ; gain = 313.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.762 ; gain = 313.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.762 ; gain = 313.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1241.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc] for cell 'Genesys_i/mig_7series_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc] for cell 'Genesys_i/mig_7series_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_microblaze_0_0/Genesys_microblaze_0_0/Genesys_microblaze_0_0_in_context.xdc] for cell 'Genesys_i/microblaze_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_microblaze_0_0/Genesys_microblaze_0_0/Genesys_microblaze_0_0_in_context.xdc] for cell 'Genesys_i/microblaze_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_uartlite_0_0/Genesys_axi_uartlite_0_0/Genesys_axi_uartlite_0_0_in_context.xdc] for cell 'Genesys_i/axi_uartlite_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_uartlite_0_0/Genesys_axi_uartlite_0_0/Genesys_axi_uartlite_0_0_in_context.xdc] for cell 'Genesys_i/axi_uartlite_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_gpio_0_0/Genesys_axi_gpio_0_0/Genesys_axi_gpio_0_0_in_context.xdc] for cell 'Genesys_i/axi_gpio_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_gpio_0_0/Genesys_axi_gpio_0_0/Genesys_axi_gpio_0_0_in_context.xdc] for cell 'Genesys_i/axi_gpio_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_bram_ctrl_0_0/Genesys_axi_bram_ctrl_0_0/Genesys_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Genesys_i/axi_bram_ctrl_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_bram_ctrl_0_0/Genesys_axi_bram_ctrl_0_0/Genesys_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Genesys_i/axi_bram_ctrl_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_dlmb_v10_0/Genesys_dlmb_v10_0/Genesys_dlmb_v10_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_dlmb_v10_0/Genesys_dlmb_v10_0/Genesys_dlmb_v10_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_ilmb_v10_0/Genesys_ilmb_v10_0/Genesys_dlmb_v10_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_ilmb_v10_0/Genesys_ilmb_v10_0/Genesys_dlmb_v10_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_dlmb_bram_if_cntlr_0/Genesys_dlmb_bram_if_cntlr_0/Genesys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_dlmb_bram_if_cntlr_0/Genesys_dlmb_bram_if_cntlr_0/Genesys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_ilmb_bram_if_cntlr_0/Genesys_ilmb_bram_if_cntlr_0/Genesys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_ilmb_bram_if_cntlr_0/Genesys_ilmb_bram_if_cntlr_0/Genesys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_lmb_bram_0/Genesys_lmb_bram_0/Genesys_lmb_bram_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_lmb_bram_0/Genesys_lmb_bram_0/Genesys_lmb_bram_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_lmb_v10_0/Genesys_lmb_v10_0/Genesys_dlmb_v10_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/lmb_v10'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_lmb_v10_0/Genesys_lmb_v10_0/Genesys_dlmb_v10_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_local_memory/lmb_v10'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mdm_1_0/Genesys_mdm_1_0/Genesys_mdm_1_0_in_context.xdc] for cell 'Genesys_i/mdm_1'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mdm_1_0/Genesys_mdm_1_0/Genesys_mdm_1_0_in_context.xdc] for cell 'Genesys_i/mdm_1'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_rst_mig_7series_0_100M_0/Genesys_rst_mig_7series_0_100M_0/Genesys_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'Genesys_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_rst_mig_7series_0_100M_0/Genesys_rst_mig_7series_0_100M_0/Genesys_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'Genesys_i/rst_mig_7series_0_100M'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_bram_ctrl_0_bram_0/Genesys_axi_bram_ctrl_0_bram_0/Genesys_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'Genesys_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_bram_ctrl_0_bram_0/Genesys_axi_bram_ctrl_0_bram_0/Genesys_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'Genesys_i/axi_bram_ctrl_0_bram'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/Genesys_axi_smc_0/Genesys_axi_smc_0_in_context.xdc] for cell 'Genesys_i/axi_smc'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/Genesys_axi_smc_0/Genesys_axi_smc_0_in_context.xdc] for cell 'Genesys_i/axi_smc'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_xbar_0/Genesys_xbar_0/Genesys_xbar_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_xbar_0/Genesys_xbar_0/Genesys_xbar_0_in_context.xdc] for cell 'Genesys_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/Genesys_system_ila_0/Genesys_system_ila_0_in_context.xdc] for cell 'Genesys_i/system_ila'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/Genesys_system_ila_0/Genesys_system_ila_0_in_context.xdc] for cell 'Genesys_i/system_ila'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_rst_mig_7series_0_225M_0/Genesys_rst_mig_7series_0_225M_0/Genesys_rst_mig_7series_0_225M_0_in_context.xdc] for cell 'Genesys_i/rst_mig_7series_0_225M'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_rst_mig_7series_0_225M_0/Genesys_rst_mig_7series_0_225M_0/Genesys_rst_mig_7series_0_225M_0_in_context.xdc] for cell 'Genesys_i/rst_mig_7series_0_225M'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_pingpong_clk_0_3/Genesys_pingpong_clk_0_3/Genesys_pingpong_clk_0_3_in_context.xdc] for cell 'Genesys_i/pingpong_clk_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_pingpong_clk_0_3/Genesys_pingpong_clk_0_3/Genesys_pingpong_clk_0_3_in_context.xdc] for cell 'Genesys_i/pingpong_clk_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_DAC_PSI_0_1/Genesys_DAC_PSI_0_1/Genesys_DAC_PSI_0_1_in_context.xdc] for cell 'Genesys_i/DAC_PSI_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_DAC_PSI_0_1/Genesys_DAC_PSI_0_1/Genesys_DAC_PSI_0_1_in_context.xdc] for cell 'Genesys_i/DAC_PSI_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_clk_wiz_0_1/Genesys_clk_wiz_0_1/Genesys_clk_wiz_0_1_in_context.xdc] for cell 'Genesys_i/clk_wiz_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_clk_wiz_0_1/Genesys_clk_wiz_0_1/Genesys_clk_wiz_0_1_in_context.xdc] for cell 'Genesys_i/clk_wiz_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_reset_inv_0_0/Genesys_reset_inv_0_0/Genesys_reset_inv_0_0_in_context.xdc] for cell 'Genesys_i/reset_inv_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_reset_inv_0_0/Genesys_reset_inv_0_0/Genesys_reset_inv_0_0_in_context.xdc] for cell 'Genesys_i/reset_inv_0'
Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_DAC_driver_0_0/Genesys_DAC_driver_0_0/Genesys_DAC_driver_0_0_in_context.xdc] for cell 'Genesys_i/DAC_driver_0'
Finished Parsing XDC File [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_DAC_driver_0_0/Genesys_DAC_driver_0_0/Genesys_DAC_driver_0_0_in_context.xdc] for cell 'Genesys_i/DAC_driver_0'
Parsing XDC File [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc]
WARNING: [Vivado 12-584] No ports matched 'pingpong_clk_0'. [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'pingpong_clk_0'. [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sync_0'. [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'dac_sync_0'. [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'dac_sync_0'. [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc:41]
Finished Parsing XDC File [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Genesys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/newGenesysDDR/Genesys.srcs/constrs_1/new/new_pindef.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Genesys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Genesys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/newGenesysDDR/Genesys.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/newGenesysDDR/Genesys.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1324.945 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Genesys_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Genesys_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[14]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[14]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property DONT_TOUCH = true for Genesys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_local_memory/lmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/system_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/rst_mig_7series_0_225M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/pingpong_clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/DAC_PSI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/reset_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Genesys_i/DAC_driver_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Genesys_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1328.066 ; gain = 399.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |Genesys_xbar_0                   |         1|
|2     |Genesys_DAC_PSI_0_1              |         1|
|3     |Genesys_DAC_driver_0_0           |         1|
|4     |Genesys_axi_bram_ctrl_0_0        |         1|
|5     |Genesys_axi_bram_ctrl_0_bram_0   |         1|
|6     |Genesys_axi_gpio_0_0             |         1|
|7     |Genesys_axi_smc_0                |         1|
|8     |Genesys_axi_uartlite_0_0         |         1|
|9     |Genesys_clk_wiz_0_1              |         1|
|10    |Genesys_mdm_1_0                  |         1|
|11    |Genesys_microblaze_0_0           |         1|
|12    |Genesys_mig_7series_0_0          |         1|
|13    |Genesys_pingpong_clk_0_3         |         1|
|14    |Genesys_reset_inv_0_0            |         1|
|15    |Genesys_rst_mig_7series_0_100M_0 |         1|
|16    |Genesys_rst_mig_7series_0_225M_0 |         1|
|17    |Genesys_system_ila_0             |         1|
|18    |Genesys_dlmb_bram_if_cntlr_0     |         1|
|19    |Genesys_dlmb_v10_0               |         1|
|20    |Genesys_ilmb_bram_if_cntlr_0     |         1|
|21    |Genesys_ilmb_v10_0               |         1|
|22    |Genesys_lmb_bram_0               |         1|
|23    |Genesys_lmb_v10_0                |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |Genesys_DAC_PSI_0_1              |     1|
|2     |Genesys_DAC_driver_0_0           |     1|
|3     |Genesys_axi_bram_ctrl_0_0        |     1|
|4     |Genesys_axi_bram_ctrl_0_bram_0   |     1|
|5     |Genesys_axi_gpio_0_0             |     1|
|6     |Genesys_axi_smc_0                |     1|
|7     |Genesys_axi_uartlite_0_0         |     1|
|8     |Genesys_clk_wiz_0_1              |     1|
|9     |Genesys_dlmb_bram_if_cntlr_0     |     1|
|10    |Genesys_dlmb_v10_0               |     1|
|11    |Genesys_ilmb_bram_if_cntlr_0     |     1|
|12    |Genesys_ilmb_v10_0               |     1|
|13    |Genesys_lmb_bram_0               |     1|
|14    |Genesys_lmb_v10_0                |     1|
|15    |Genesys_mdm_1_0                  |     1|
|16    |Genesys_microblaze_0_0           |     1|
|17    |Genesys_mig_7series_0_0          |     1|
|18    |Genesys_pingpong_clk_0_3         |     1|
|19    |Genesys_reset_inv_0_0            |     1|
|20    |Genesys_rst_mig_7series_0_100M_0 |     1|
|21    |Genesys_rst_mig_7series_0_225M_0 |     1|
|22    |Genesys_system_ila_0             |     1|
|23    |Genesys_xbar_0                   |     1|
|24    |IBUF                             |     8|
|25    |OBUF                             |    16|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3229|
|2     |  Genesys_i                   |Genesys                               |  3205|
|3     |    microblaze_0_axi_periph   |Genesys_microblaze_0_axi_periph_0     |   596|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1SUJIGN |   640|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1341.250 ; gain = 326.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.250 ; gain = 412.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1353.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1365.508 ; gain = 763.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/newGenesysDDR/Genesys.runs/synth_1/Genesys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Genesys_wrapper_utilization_synth.rpt -pb Genesys_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  3 10:42:31 2021...
