-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Fri Jul 08 10:28:46 2016
-- Host        : TELOPS212 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim D:/Telops/FIR-00251-Output/IP/v_tpg_0/v_tpg_0_funcsim.vhdl
-- Design      : v_tpg_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k70tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0address_decoder is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ipif_RdAck : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
end v_tpg_0address_decoder;

architecture STRUCTURE of v_tpg_0address_decoder is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_MEM_DECODE_GEN[1].cs_out_i[1]_i_1\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal start : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.proc_sync1[39]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.proc_sync1[40]_i_1\ : label is "soft_lutpair135";
begin
  D(4 downto 0) <= \^d\(4 downto 0);
\AXI4_LITE_INTERFACE.proc_sync1[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(0),
      I1 => I1(0),
      I2 => s_axi_awaddr(0),
      O => \^d\(0)
    );
\AXI4_LITE_INTERFACE.proc_sync1[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(1),
      I1 => I1(0),
      I2 => s_axi_awaddr(1),
      O => \^d\(1)
    );
\AXI4_LITE_INTERFACE.proc_sync1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(2),
      I1 => I1(0),
      I2 => s_axi_awaddr(2),
      O => \^d\(2)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => \^d\(4),
      I1 => start,
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^d\(0),
      I5 => p_1_out,
      O => \n_0_MEM_DECODE_GEN[0].cs_out_i[0]_i_1\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_MEM_DECODE_GEN[0].cs_out_i[0]_i_1\,
      Q => \^d\(4),
      R => \<const0>\
    );
\MEM_DECODE_GEN[1].cs_out_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
    port map (
      I0 => \^d\(3),
      I1 => start,
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => p_1_out,
      O => \n_0_MEM_DECODE_GEN[1].cs_out_i[1]_i_1\
    );
\MEM_DECODE_GEN[1].cs_out_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I1(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_wvalid,
      O => start
    );
\MEM_DECODE_GEN[1].cs_out_i[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => ipif_WrAck,
      I1 => Q(0),
      I2 => ipif_RdAck,
      I3 => I1(1),
      O => p_1_out
    );
\MEM_DECODE_GEN[1].cs_out_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_MEM_DECODE_GEN[1].cs_out_i[1]_i_1\,
      Q => \^d\(3),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0axi4s_control_local is
  port (
    da : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    core_en_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O13 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    I106 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I148 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I100 : out STD_LOGIC_VECTOR ( 0 to 0 );
    e_RegisterRLWidth11_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I97 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I98 : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_vsync0 : out STD_LOGIC;
    I105 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    I99 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    I103 : out STD_LOGIC_VECTOR ( 0 to 0 );
    LineRepeatCountEn1_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    I104 : out STD_LOGIC_VECTOR ( 0 to 0 );
    prng_rst : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O12 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    I101 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I102 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    sclr : in STD_LOGIC;
    I25 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    aclken : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    eol_d1 : in STD_LOGIC;
    O40 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I35 : in STD_LOGIC;
    PRNG4PrstEn : in STD_LOGIC;
    d_Enable : in STD_LOGIC;
    sof_d1 : in STD_LOGIC;
    O39 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O41 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I54 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I75 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I76 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I77 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I81 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    O32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    O36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    eof_i3_out : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    clear : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I146 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I147 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end v_tpg_0axi4s_control_local;

architecture STRUCTURE of v_tpg_0axi4s_control_local is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o48\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o49\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^core_en_i\ : STD_LOGIC;
  signal \^da\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gtOp16_in : STD_LOGIC;
  signal n_0_HBoxEn_i_7 : STD_LOGIC;
  signal \n_0_col_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_col_cnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_col_cnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_col_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_col_cnt[12]_i_2\ : STD_LOGIC;
  signal \n_0_col_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_col_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_col_cnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_col_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_col_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_col_cnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_col_cnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_col_cnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_core_en_i_i_4 : STD_LOGIC;
  signal n_0_core_en_i_i_5 : STD_LOGIC;
  signal n_0_core_en_i_i_6 : STD_LOGIC;
  signal n_0_core_en_i_i_7 : STD_LOGIC;
  signal n_0_core_en_i_i_8 : STD_LOGIC;
  signal n_0_core_en_i_i_9 : STD_LOGIC;
  signal n_0_eof_i_i_10 : STD_LOGIC;
  signal n_0_eof_i_i_6 : STD_LOGIC;
  signal n_0_eof_i_i_7 : STD_LOGIC;
  signal n_0_eof_i_i_8 : STD_LOGIC;
  signal n_0_eof_i_i_9 : STD_LOGIC;
  signal n_0_eof_i_reg_i_5 : STD_LOGIC;
  signal n_0_eol_i_10 : STD_LOGIC;
  signal n_0_eol_i_12 : STD_LOGIC;
  signal n_0_eol_i_13 : STD_LOGIC;
  signal n_0_eol_i_14 : STD_LOGIC;
  signal n_0_eol_i_16 : STD_LOGIC;
  signal n_0_eol_i_17 : STD_LOGIC;
  signal n_0_eol_i_18 : STD_LOGIC;
  signal n_0_eol_i_19 : STD_LOGIC;
  signal n_0_eol_i_20 : STD_LOGIC;
  signal n_0_eol_i_21 : STD_LOGIC;
  signal n_0_eol_i_22 : STD_LOGIC;
  signal n_0_eol_i_23 : STD_LOGIC;
  signal n_0_eol_i_24 : STD_LOGIC;
  signal n_0_eol_i_25 : STD_LOGIC;
  signal n_0_eol_i_26 : STD_LOGIC;
  signal n_0_eol_i_27 : STD_LOGIC;
  signal n_0_eol_i_28 : STD_LOGIC;
  signal n_0_eol_i_29 : STD_LOGIC;
  signal n_0_eol_i_30 : STD_LOGIC;
  signal n_0_eol_i_31 : STD_LOGIC;
  signal n_0_eol_i_32 : STD_LOGIC;
  signal n_0_eol_i_33 : STD_LOGIC;
  signal n_0_eol_i_5 : STD_LOGIC;
  signal n_0_eol_i_6 : STD_LOGIC;
  signal n_0_eol_i_7 : STD_LOGIC;
  signal n_0_eol_i_8 : STD_LOGIC;
  signal n_0_eol_i_9 : STD_LOGIC;
  signal n_0_eol_reg_i_11 : STD_LOGIC;
  signal n_0_eol_reg_i_4 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_10 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_11 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_12 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_13 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_14 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_15 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_16 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_5 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_6 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_7 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_8 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_9 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_1 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_15 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_16 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_17 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_18 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_2 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_27 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_28 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_29 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_44 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_45 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_46 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_47 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_7 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_8 : STD_LOGIC;
  signal n_0_line_cnt_tc_reg_i_26 : STD_LOGIC;
  signal n_0_out_fifo_eol_i_4 : STD_LOGIC;
  signal n_0_out_fifo_eol_i_5 : STD_LOGIC;
  signal n_0_out_fifo_eol_i_6 : STD_LOGIC;
  signal n_0_out_fifo_eol_i_7 : STD_LOGIC;
  signal n_0_out_fifo_eol_i_8 : STD_LOGIC;
  signal n_0_out_fifo_eol_reg_i_3 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_1 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_2 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_3 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_4 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_5 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_6 : STD_LOGIC;
  signal n_0_out_fifo_sof_i_7 : STD_LOGIC;
  signal n_0_pixel_cnt_tc_i_1 : STD_LOGIC;
  signal n_0_pixel_cnt_tc_i_2 : STD_LOGIC;
  signal n_0_pixel_cnt_tc_i_3 : STD_LOGIC;
  signal n_0_pixel_cnt_tc_i_4 : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_10\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_11\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_12\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_15\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_16\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_17\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_18\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_19\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_20\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_31\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_32\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_33\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_34\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_35\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_36\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_37\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_38\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_39\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_40\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_41\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_42\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_43\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_44\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_47\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_48\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_49\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_50\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_51\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_52\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_53\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_54\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_9\ : STD_LOGIC;
  signal \n_0_row_cnt[12]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_row_cnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_row_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_row_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_row_cnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_row_cnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_row_cnt_reg[0]_i_14\ : STD_LOGIC;
  signal \n_0_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_row_cnt_reg[0]_i_30\ : STD_LOGIC;
  signal \n_0_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_sof_expected_i_1 : STD_LOGIC;
  signal n_0_sof_expected_i_2 : STD_LOGIC;
  signal \n_0_total_cols_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_total_cols_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_eof_i_reg_i_5 : STD_LOGIC;
  signal n_1_eol_reg_i_11 : STD_LOGIC;
  signal n_1_eol_reg_i_4 : STD_LOGIC;
  signal n_1_line_cnt_tc_reg_i_26 : STD_LOGIC;
  signal n_1_out_fifo_eol_reg_i_3 : STD_LOGIC;
  signal \n_1_row_cnt_reg[0]_i_14\ : STD_LOGIC;
  signal \n_1_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_row_cnt_reg[0]_i_30\ : STD_LOGIC;
  signal \n_1_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_total_cols_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_total_cols_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_core_en_i_reg_i_3 : STD_LOGIC;
  signal n_2_eof_i_reg_i_5 : STD_LOGIC;
  signal n_2_eol_reg_i_11 : STD_LOGIC;
  signal n_2_eol_reg_i_2 : STD_LOGIC;
  signal n_2_eol_reg_i_3 : STD_LOGIC;
  signal n_2_eol_reg_i_4 : STD_LOGIC;
  signal n_2_fifo_wr_i_reg_i_3 : STD_LOGIC;
  signal n_2_fifo_wr_i_reg_i_4 : STD_LOGIC;
  signal n_2_line_cnt_tc_reg_i_10 : STD_LOGIC;
  signal n_2_line_cnt_tc_reg_i_26 : STD_LOGIC;
  signal n_2_line_cnt_tc_reg_i_5 : STD_LOGIC;
  signal n_2_out_fifo_eol_reg_i_3 : STD_LOGIC;
  signal \n_2_row_cnt_reg[0]_i_13\ : STD_LOGIC;
  signal \n_2_row_cnt_reg[0]_i_14\ : STD_LOGIC;
  signal \n_2_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_row_cnt_reg[0]_i_30\ : STD_LOGIC;
  signal \n_2_row_cnt_reg[0]_i_6\ : STD_LOGIC;
  signal \n_2_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_total_cols_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_total_cols_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_total_cols_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_core_en_i_reg_i_3 : STD_LOGIC;
  signal n_3_eof_i_reg_i_5 : STD_LOGIC;
  signal n_3_eol_reg_i_11 : STD_LOGIC;
  signal n_3_eol_reg_i_2 : STD_LOGIC;
  signal n_3_eol_reg_i_3 : STD_LOGIC;
  signal n_3_eol_reg_i_4 : STD_LOGIC;
  signal n_3_fifo_wr_i_reg_i_3 : STD_LOGIC;
  signal n_3_fifo_wr_i_reg_i_4 : STD_LOGIC;
  signal n_3_line_cnt_tc_reg_i_10 : STD_LOGIC;
  signal n_3_line_cnt_tc_reg_i_26 : STD_LOGIC;
  signal n_3_line_cnt_tc_reg_i_5 : STD_LOGIC;
  signal n_3_out_fifo_eol_reg_i_3 : STD_LOGIC;
  signal \n_3_row_cnt_reg[0]_i_13\ : STD_LOGIC;
  signal \n_3_row_cnt_reg[0]_i_14\ : STD_LOGIC;
  signal \n_3_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_row_cnt_reg[0]_i_30\ : STD_LOGIC;
  signal \n_3_row_cnt_reg[0]_i_6\ : STD_LOGIC;
  signal \n_3_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_total_cols_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_total_cols_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_total_cols_reg[9]_i_1\ : STD_LOGIC;
  signal \n_4_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_col_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_col_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_col_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_col_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_row_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_row_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_row_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_row_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal total_cols : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal total_rows : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_col_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_cnt_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_core_en_i_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_core_en_i_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eof_i_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_eof_i_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eof_i_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eol_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eol_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_eol_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eol_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_eol_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eol_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_wr_i_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fifo_wr_i_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_wr_i_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fifo_wr_i_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_cnt_tc_reg_i_10_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_line_cnt_tc_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_cnt_tc_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_cnt_tc_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_line_cnt_tc_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_fifo_eol_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_out_fifo_eol_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_fifo_eol_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[0]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_row_cnt_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[0]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_row_cnt_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_total_cols_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BoxTop[12]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \BoxVCoord[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_HAS_IRQ.intr_stat[0]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \GPatOut[9]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GPatVCount[9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of HBoxEn_i_7 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of LineRepeatCountEn_i_2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of PRNG2PrstEn_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \PixRepeatCount[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \PixRepeatCount[0]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \RLDataAddrPreset[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \RLDataAddr[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \RLWidthMinus1[12]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \RampStart[9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of RegisterRLHeight_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \VCount[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \VCount[0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \VMax[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ZPStart[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ZPStart[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ZPStart[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ZPStart[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ZPStart[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ZPStart[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ZPStart[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ZPStart[7]_i_1\ : label is "soft_lutpair111";
  attribute counter : integer;
  attribute counter of \col_cnt_reg[0]\ : label is 26;
  attribute counter of \col_cnt_reg[10]\ : label is 26;
  attribute counter of \col_cnt_reg[11]\ : label is 26;
  attribute counter of \col_cnt_reg[12]\ : label is 26;
  attribute counter of \col_cnt_reg[1]\ : label is 26;
  attribute counter of \col_cnt_reg[2]\ : label is 26;
  attribute counter of \col_cnt_reg[3]\ : label is 26;
  attribute counter of \col_cnt_reg[4]\ : label is 26;
  attribute counter of \col_cnt_reg[5]\ : label is 26;
  attribute counter of \col_cnt_reg[6]\ : label is 26;
  attribute counter of \col_cnt_reg[7]\ : label is 26;
  attribute counter of \col_cnt_reg[8]\ : label is 26;
  attribute counter of \col_cnt_reg[9]\ : label is 26;
  attribute SOFT_HLUTNM of d_vsync_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of e_RegisterRLWidth_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of line_cnt_tc_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of out_fifo_sof_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of out_fifo_sof_i_3 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of prng_rst_d_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \random_num[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \random_num[23]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \random_num[33]_i_1\ : label is "soft_lutpair118";
  attribute counter of \row_cnt_reg[0]\ : label is 27;
  attribute counter of \row_cnt_reg[10]\ : label is 27;
  attribute counter of \row_cnt_reg[11]\ : label is 27;
  attribute counter of \row_cnt_reg[12]\ : label is 27;
  attribute counter of \row_cnt_reg[1]\ : label is 27;
  attribute counter of \row_cnt_reg[2]\ : label is 27;
  attribute counter of \row_cnt_reg[3]\ : label is 27;
  attribute counter of \row_cnt_reg[4]\ : label is 27;
  attribute counter of \row_cnt_reg[5]\ : label is 27;
  attribute counter of \row_cnt_reg[6]\ : label is 27;
  attribute counter of \row_cnt_reg[7]\ : label is 27;
  attribute counter of \row_cnt_reg[8]\ : label is 27;
  attribute counter of \row_cnt_reg[9]\ : label is 27;
  attribute SOFT_HLUTNM of sof_expected_i_2 : label is "soft_lutpair108";
begin
  CO(0) <= \^co\(0);
  D(2 downto 0) <= \^d\(2 downto 0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11(12 downto 0) <= \^o11\(12 downto 0);
  O2 <= \^o2\;
  O4 <= \^o4\;
  O48(0) <= \^o48\(0);
  O49(0) <= \^o49\(0);
  O5 <= \^o5\;
  core_en_i <= \^core_en_i\;
  da(1 downto 0) <= \^da\(1 downto 0);
  \out\(12 downto 0) <= \^out\(12 downto 0);
\BoxTop[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o4\,
      O => I99(0)
    );
\BoxVCoord[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => resetn,
      I3 => I35,
      O => E(0)
    );
\GEN_HAS_IRQ.intr_stat[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => aclken,
      I1 => \^o4\,
      I2 => Q(0),
      O => O13
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GPatOut[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => resetn,
      I1 => \^o4\,
      I2 => sof_d1,
      O => I104(0)
    );
\GPatVCount[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      I0 => \^o2\,
      I1 => eol_d1,
      I2 => sof_d1,
      I3 => \^o4\,
      O => I105(0)
    );
HBoxEn_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE00"
    )
    port map (
      I0 => O39(0),
      I1 => O37(0),
      I2 => O38(0),
      I3 => n_0_HBoxEn_i_7,
      I4 => O33(0),
      I5 => O34(0),
      O => O6
    );
HBoxEn_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => resetn,
      O => n_0_HBoxEn_i_7
    );
HDir_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A20A0A0A0A0A0A0"
    )
    port map (
      I0 => resetn,
      I1 => O35(0),
      I2 => I6,
      I3 => O36(0),
      I4 => \^o1\,
      I5 => \^o4\,
      O => O14
    );
LineRepeatCountEn_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => resetn,
      I1 => \^o4\,
      I2 => \^o1\,
      O => LineRepeatCountEn1_out
    );
PRNG2PrstEn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      O => prng_rst
    );
\PixRepeatCount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^o4\,
      I1 => O41(0),
      I2 => resetn,
      O => O8
    );
\PixRepeatCount[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => d_Enable,
      O => O7
    );
\RLDataAddrPreset[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\,
      I1 => resetn,
      O => I102(0)
    );
\RLDataAddrPreset[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => I1,
      O => I103(0)
    );
\RLDataAddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
    port map (
      I0 => \^o1\,
      I1 => resetn,
      I2 => \^o4\,
      O => I100(0)
    );
\RLWidthMinus1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => resetn,
      O => I101(0)
    );
\RampStart[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F8F"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o4\,
      I2 => resetn,
      I3 => I35,
      O => I148(0)
    );
RedNoise_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\,
      I1 => I54,
      O => O9
    );
RegisterRLHeight_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
    port map (
      I0 => \^o1\,
      I1 => resetn,
      I2 => \^o4\,
      O => e_RegisterRLWidth11_out
    );
\TartanBarVCount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5F5D5D5D5D5D5"
    )
    port map (
      I0 => resetn,
      I1 => \^o1\,
      I2 => \^o4\,
      I3 => eol_d1,
      I4 => \^o2\,
      I5 => O40(0),
      O => I106(0)
    );
\TartanBarVSel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A006A006A00"
    )
    port map (
      I0 => sel0(0),
      I1 => \^o5\,
      I2 => O40(0),
      I3 => resetn,
      I4 => \^o1\,
      I5 => \^o4\,
      O => O17
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\VCount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => resetn,
      O => O16
    );
\VCount[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o4\,
      I1 => eol_d1,
      I2 => \^o2\,
      O => \^o5\
    );
VDir_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A20A0A0A0A0A0A0"
    )
    port map (
      I0 => resetn,
      I1 => O31(0),
      I2 => I5,
      I3 => O32(0),
      I4 => \^o1\,
      I5 => \^o4\,
      O => O12
    );
\VMax[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => resetn,
      O => O15
    );
\ZPStart[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I16,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O27
    );
\ZPStart[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I15,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O26
    );
\ZPStart[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I14,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O25
    );
\ZPStart[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I13,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O24
    );
\ZPStart[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I12,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O23
    );
\ZPStart[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I11,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O22
    );
\ZPStart[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I10,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O21
    );
\ZPStart[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I9,
      I1 => resetn,
      I2 => \^o1\,
      I3 => \^o4\,
      O => O20
    );
\col_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(3),
      O => \n_0_col_cnt[0]_i_4\
    );
\col_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(2),
      O => \n_0_col_cnt[0]_i_5\
    );
\col_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(1),
      O => \n_0_col_cnt[0]_i_6\
    );
\col_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => \n_0_col_cnt[0]_i_7\
    );
\col_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(12),
      O => \n_0_col_cnt[12]_i_2\
    );
\col_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(7),
      O => \n_0_col_cnt[4]_i_2\
    );
\col_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(6),
      O => \n_0_col_cnt[4]_i_3\
    );
\col_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(5),
      O => \n_0_col_cnt[4]_i_4\
    );
\col_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(4),
      O => \n_0_col_cnt[4]_i_5\
    );
\col_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(11),
      O => \n_0_col_cnt[8]_i_2\
    );
\col_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(10),
      O => \n_0_col_cnt[8]_i_3\
    );
\col_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(9),
      O => \n_0_col_cnt[8]_i_4\
    );
\col_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(8),
      O => \n_0_col_cnt[8]_i_5\
    );
\col_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_7_col_cnt_reg[0]_i_3\,
      Q => \^out\(0),
      S => clear
    );
\col_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_col_cnt_reg[0]_i_3\,
      CO(2) => \n_1_col_cnt_reg[0]_i_3\,
      CO(1) => \n_2_col_cnt_reg[0]_i_3\,
      CO(0) => \n_3_col_cnt_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_col_cnt_reg[0]_i_3\,
      O(2) => \n_5_col_cnt_reg[0]_i_3\,
      O(1) => \n_6_col_cnt_reg[0]_i_3\,
      O(0) => \n_7_col_cnt_reg[0]_i_3\,
      S(3) => \n_0_col_cnt[0]_i_4\,
      S(2) => \n_0_col_cnt[0]_i_5\,
      S(1) => \n_0_col_cnt[0]_i_6\,
      S(0) => \n_0_col_cnt[0]_i_7\
    );
\col_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_5_col_cnt_reg[8]_i_1\,
      Q => \^out\(10),
      R => clear
    );
\col_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_4_col_cnt_reg[8]_i_1\,
      Q => \^out\(11),
      R => clear
    );
\col_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_7_col_cnt_reg[12]_i_1\,
      Q => \^out\(12),
      R => clear
    );
\col_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_col_cnt_reg[8]_i_1\,
      CO(3 downto 0) => \NLW_col_cnt_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_col_cnt_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_col_cnt_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_col_cnt[12]_i_2\
    );
\col_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_6_col_cnt_reg[0]_i_3\,
      Q => \^out\(1),
      R => clear
    );
\col_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_5_col_cnt_reg[0]_i_3\,
      Q => \^out\(2),
      R => clear
    );
\col_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_4_col_cnt_reg[0]_i_3\,
      Q => \^out\(3),
      R => clear
    );
\col_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_7_col_cnt_reg[4]_i_1\,
      Q => \^out\(4),
      R => clear
    );
\col_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_col_cnt_reg[0]_i_3\,
      CO(3) => \n_0_col_cnt_reg[4]_i_1\,
      CO(2) => \n_1_col_cnt_reg[4]_i_1\,
      CO(1) => \n_2_col_cnt_reg[4]_i_1\,
      CO(0) => \n_3_col_cnt_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_col_cnt_reg[4]_i_1\,
      O(2) => \n_5_col_cnt_reg[4]_i_1\,
      O(1) => \n_6_col_cnt_reg[4]_i_1\,
      O(0) => \n_7_col_cnt_reg[4]_i_1\,
      S(3) => \n_0_col_cnt[4]_i_2\,
      S(2) => \n_0_col_cnt[4]_i_3\,
      S(1) => \n_0_col_cnt[4]_i_4\,
      S(0) => \n_0_col_cnt[4]_i_5\
    );
\col_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_6_col_cnt_reg[4]_i_1\,
      Q => \^out\(5),
      R => clear
    );
\col_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_5_col_cnt_reg[4]_i_1\,
      Q => \^out\(6),
      R => clear
    );
\col_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_4_col_cnt_reg[4]_i_1\,
      Q => \^out\(7),
      R => clear
    );
\col_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_7_col_cnt_reg[8]_i_1\,
      Q => \^out\(8),
      R => clear
    );
\col_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_col_cnt_reg[4]_i_1\,
      CO(3) => \n_0_col_cnt_reg[8]_i_1\,
      CO(2) => \n_1_col_cnt_reg[8]_i_1\,
      CO(1) => \n_2_col_cnt_reg[8]_i_1\,
      CO(0) => \n_3_col_cnt_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_col_cnt_reg[8]_i_1\,
      O(2) => \n_5_col_cnt_reg[8]_i_1\,
      O(1) => \n_6_col_cnt_reg[8]_i_1\,
      O(0) => \n_7_col_cnt_reg[8]_i_1\,
      S(3) => \n_0_col_cnt[8]_i_2\,
      S(2) => \n_0_col_cnt[8]_i_3\,
      S(1) => \n_0_col_cnt[8]_i_4\,
      S(0) => \n_0_col_cnt[8]_i_5\
    );
\col_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I17,
      D => \n_6_col_cnt_reg[8]_i_1\,
      Q => \^out\(9),
      R => clear
    );
core_en_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(12),
      I1 => \^out\(10),
      I2 => \^out\(11),
      O => n_0_core_en_i_i_4
    );
core_en_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^out\(5),
      I1 => \^out\(7),
      I2 => \^out\(6),
      I3 => \^out\(8),
      I4 => \^out\(9),
      O => n_0_core_en_i_i_5
    );
core_en_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(3),
      I3 => \^out\(4),
      O => n_0_core_en_i_i_6
    );
core_en_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^out\(10),
      I1 => \^out\(11),
      I2 => \^out\(12),
      O => n_0_core_en_i_i_7
    );
core_en_i_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out\(9),
      I1 => \^out\(7),
      I2 => \^out\(5),
      I3 => \^out\(8),
      I4 => \^out\(6),
      O => n_0_core_en_i_i_8
    );
core_en_i_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \^out\(3),
      I4 => \^out\(1),
      O => n_0_core_en_i_i_9
    );
core_en_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I28,
      Q => \^core_en_i\,
      R => \<const0>\
    );
core_en_i_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_core_en_i_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => O57(0),
      CO(1) => n_2_core_en_i_reg_i_3,
      CO(0) => n_3_core_en_i_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_core_en_i_i_4,
      DI(1) => n_0_core_en_i_i_5,
      DI(0) => n_0_core_en_i_i_6,
      O(3 downto 0) => NLW_core_en_i_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_core_en_i_i_7,
      S(1) => n_0_core_en_i_i_8,
      S(0) => n_0_core_en_i_i_9
    );
d_vsync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => d_Enable,
      O => d_vsync0
    );
e_RegisterRLWidth_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
    port map (
      I0 => I8,
      I1 => \^o4\,
      I2 => resetn,
      I3 => \^o1\,
      O => O18
    );
eof_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => total_rows(0),
      I1 => \^o11\(0),
      I2 => total_rows(1),
      I3 => \^o11\(1),
      I4 => \^o11\(2),
      I5 => total_rows(2),
      O => n_0_eof_i_i_10
    );
eof_i_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => total_rows(12),
      I1 => \^o11\(12),
      O => n_0_eof_i_i_6
    );
eof_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => total_rows(10),
      I1 => \^o11\(10),
      I2 => total_rows(11),
      I3 => \^o11\(11),
      I4 => \^o11\(9),
      I5 => total_rows(9),
      O => n_0_eof_i_i_7
    );
eof_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => total_rows(6),
      I1 => \^o11\(6),
      I2 => total_rows(7),
      I3 => \^o11\(7),
      I4 => \^o11\(8),
      I5 => total_rows(8),
      O => n_0_eof_i_i_8
    );
eof_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => total_rows(4),
      I1 => \^o11\(4),
      I2 => total_rows(5),
      I3 => \^o11\(5),
      I4 => \^o11\(3),
      I5 => total_rows(3),
      O => n_0_eof_i_i_9
    );
eof_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I29,
      Q => \^d\(0),
      R => \<const0>\
    );
eof_i_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_eof_i_reg_i_5,
      CO(3 downto 1) => NLW_eof_i_reg_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => O56(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_eof_i_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_eof_i_i_6
    );
eof_i_reg_i_5: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_eof_i_reg_i_5,
      CO(2) => n_1_eof_i_reg_i_5,
      CO(1) => n_2_eof_i_reg_i_5,
      CO(0) => n_3_eof_i_reg_i_5,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_eof_i_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_eof_i_i_7,
      S(2) => n_0_eof_i_i_8,
      S(1) => n_0_eof_i_i_9,
      S(0) => n_0_eof_i_i_10
    );
eol_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => total_cols(9),
      I1 => \^out\(9),
      I2 => total_cols(8),
      I3 => \^out\(8),
      O => n_0_eol_i_10
    );
eol_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(12),
      I1 => I3(12),
      O => n_0_eol_i_12
    );
eol_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(10),
      I1 => I3(10),
      I2 => I3(11),
      I3 => \^out\(11),
      O => n_0_eol_i_13
    );
eol_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(8),
      I1 => I3(8),
      I2 => I3(9),
      I3 => \^out\(9),
      O => n_0_eol_i_14
    );
eol_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(10),
      I1 => I3(10),
      I2 => I3(11),
      I3 => \^out\(11),
      O => n_0_eol_i_16
    );
eol_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(8),
      I1 => I3(8),
      I2 => I3(9),
      I3 => \^out\(9),
      O => n_0_eol_i_17
    );
eol_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => total_cols(6),
      I1 => \^out\(6),
      I2 => \^out\(7),
      I3 => total_cols(7),
      O => n_0_eol_i_18
    );
eol_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => total_cols(4),
      I1 => \^out\(4),
      I2 => \^out\(5),
      I3 => total_cols(5),
      O => n_0_eol_i_19
    );
eol_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
    port map (
      I0 => \^out\(3),
      I1 => total_cols(3),
      I2 => total_cols(2),
      I3 => \^out\(2),
      O => n_0_eol_i_20
    );
eol_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => total_cols(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => total_cols(1),
      O => n_0_eol_i_21
    );
eol_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(6),
      I1 => total_cols(6),
      I2 => total_cols(7),
      I3 => \^out\(7),
      O => n_0_eol_i_22
    );
eol_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(4),
      I1 => total_cols(4),
      I2 => total_cols(5),
      I3 => \^out\(5),
      O => n_0_eol_i_23
    );
eol_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => total_cols(3),
      I1 => \^out\(3),
      I2 => total_cols(2),
      I3 => \^out\(2),
      O => n_0_eol_i_24
    );
eol_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(0),
      I1 => total_cols(0),
      I2 => total_cols(1),
      I3 => \^out\(1),
      O => n_0_eol_i_25
    );
eol_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(6),
      I1 => I3(6),
      I2 => I3(7),
      I3 => \^out\(7),
      O => n_0_eol_i_26
    );
eol_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(4),
      I1 => I3(4),
      I2 => I3(5),
      I3 => \^out\(5),
      O => n_0_eol_i_27
    );
eol_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(2),
      I1 => I3(2),
      I2 => I3(3),
      I3 => \^out\(3),
      O => n_0_eol_i_28
    );
eol_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(0),
      I1 => I3(0),
      I2 => I3(1),
      I3 => \^out\(1),
      O => n_0_eol_i_29
    );
eol_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(6),
      I1 => I3(6),
      I2 => I3(7),
      I3 => \^out\(7),
      O => n_0_eol_i_30
    );
eol_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(4),
      I1 => I3(4),
      I2 => I3(5),
      I3 => \^out\(5),
      O => n_0_eol_i_31
    );
eol_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(2),
      I1 => I3(2),
      I2 => I3(3),
      I3 => \^out\(3),
      O => n_0_eol_i_32
    );
eol_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(0),
      I1 => I3(0),
      I2 => I3(1),
      I3 => \^out\(1),
      O => n_0_eol_i_33
    );
eol_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => total_cols(12),
      I1 => \^out\(12),
      O => n_0_eol_i_5
    );
eol_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => total_cols(10),
      I1 => \^out\(10),
      I2 => \^out\(11),
      I3 => total_cols(11),
      O => n_0_eol_i_6
    );
eol_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
    port map (
      I0 => \^out\(9),
      I1 => total_cols(9),
      I2 => total_cols(8),
      I3 => \^out\(8),
      O => n_0_eol_i_7
    );
eol_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^out\(12),
      I1 => total_cols(12),
      O => n_0_eol_i_8
    );
eol_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(10),
      I1 => total_cols(10),
      I2 => total_cols(11),
      I3 => \^out\(11),
      O => n_0_eol_i_9
    );
eol_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I26,
      Q => \^o2\,
      R => \<const0>\
    );
eol_reg_i_11: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_eol_reg_i_11,
      CO(2) => n_1_eol_reg_i_11,
      CO(1) => n_2_eol_reg_i_11,
      CO(0) => n_3_eol_reg_i_11,
      CYINIT => \<const0>\,
      DI(3) => n_0_eol_i_26,
      DI(2) => n_0_eol_i_27,
      DI(1) => n_0_eol_i_28,
      DI(0) => n_0_eol_i_29,
      O(3 downto 0) => NLW_eol_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_eol_i_30,
      S(2) => n_0_eol_i_31,
      S(1) => n_0_eol_i_32,
      S(0) => n_0_eol_i_33
    );
eol_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_eol_reg_i_4,
      CO(3) => NLW_eol_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => \^o48\(0),
      CO(1) => n_2_eol_reg_i_2,
      CO(0) => n_3_eol_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_eol_i_5,
      DI(1) => n_0_eol_i_6,
      DI(0) => n_0_eol_i_7,
      O(3 downto 0) => NLW_eol_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_eol_i_8,
      S(1) => n_0_eol_i_9,
      S(0) => n_0_eol_i_10
    );
eol_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_eol_reg_i_11,
      CO(3) => NLW_eol_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => \^o49\(0),
      CO(1) => n_2_eol_reg_i_3,
      CO(0) => n_3_eol_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_eol_i_12,
      DI(1) => n_0_eol_i_13,
      DI(0) => n_0_eol_i_14,
      O(3 downto 0) => NLW_eol_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => I75(0),
      S(1) => n_0_eol_i_16,
      S(0) => n_0_eol_i_17
    );
eol_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_eol_reg_i_4,
      CO(2) => n_1_eol_reg_i_4,
      CO(1) => n_2_eol_reg_i_4,
      CO(0) => n_3_eol_reg_i_4,
      CYINIT => \<const1>\,
      DI(3) => n_0_eol_i_18,
      DI(2) => n_0_eol_i_19,
      DI(1) => n_0_eol_i_20,
      DI(0) => n_0_eol_i_21,
      O(3 downto 0) => NLW_eol_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_eol_i_22,
      S(2) => n_0_eol_i_23,
      S(1) => n_0_eol_i_24,
      S(0) => n_0_eol_i_25
    );
fifo_wr_i_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(3),
      I3 => \^out\(0),
      I4 => \^out\(1),
      O => n_0_fifo_wr_i_i_10
    );
fifo_wr_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o11\(12),
      I1 => \^o11\(10),
      I2 => \^o11\(11),
      O => n_0_fifo_wr_i_i_11
    );
fifo_wr_i_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o11\(5),
      I1 => \^o11\(7),
      I2 => \^o11\(6),
      I3 => \^o11\(8),
      I4 => \^o11\(9),
      O => n_0_fifo_wr_i_i_12
    );
fifo_wr_i_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o11\(0),
      I1 => \^o11\(2),
      I2 => \^o11\(1),
      I3 => \^o11\(3),
      I4 => \^o11\(4),
      O => n_0_fifo_wr_i_i_13
    );
fifo_wr_i_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o11\(10),
      I1 => \^o11\(11),
      I2 => \^o11\(12),
      O => n_0_fifo_wr_i_i_14
    );
fifo_wr_i_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o11\(9),
      I1 => \^o11\(7),
      I2 => \^o11\(5),
      I3 => \^o11\(8),
      I4 => \^o11\(6),
      O => n_0_fifo_wr_i_i_15
    );
fifo_wr_i_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o11\(4),
      I1 => \^o11\(2),
      I2 => \^o11\(0),
      I3 => \^o11\(3),
      I4 => \^o11\(1),
      O => n_0_fifo_wr_i_i_16
    );
fifo_wr_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(12),
      I1 => \^out\(10),
      I2 => \^out\(11),
      O => n_0_fifo_wr_i_i_5
    );
fifo_wr_i_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^out\(5),
      I1 => \^out\(7),
      I2 => \^out\(6),
      I3 => \^out\(8),
      I4 => \^out\(9),
      O => n_0_fifo_wr_i_i_6
    );
fifo_wr_i_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
    port map (
      I0 => \^out\(3),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      I4 => \^out\(4),
      O => n_0_fifo_wr_i_i_7
    );
fifo_wr_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^out\(10),
      I1 => \^out\(11),
      I2 => \^out\(12),
      O => n_0_fifo_wr_i_i_8
    );
fifo_wr_i_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out\(9),
      I1 => \^out\(7),
      I2 => \^out\(5),
      I3 => \^out\(8),
      I4 => \^out\(6),
      O => n_0_fifo_wr_i_i_9
    );
fifo_wr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I27,
      Q => O3,
      R => \<const0>\
    );
fifo_wr_i_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_fifo_wr_i_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => O54(0),
      CO(1) => n_2_fifo_wr_i_reg_i_3,
      CO(0) => n_3_fifo_wr_i_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_fifo_wr_i_i_5,
      DI(1) => n_0_fifo_wr_i_i_6,
      DI(0) => n_0_fifo_wr_i_i_7,
      O(3 downto 0) => NLW_fifo_wr_i_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_fifo_wr_i_i_8,
      S(1) => n_0_fifo_wr_i_i_9,
      S(0) => n_0_fifo_wr_i_i_10
    );
fifo_wr_i_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_fifo_wr_i_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => O55(0),
      CO(1) => n_2_fifo_wr_i_reg_i_4,
      CO(0) => n_3_fifo_wr_i_reg_i_4,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_fifo_wr_i_i_11,
      DI(1) => n_0_fifo_wr_i_i_12,
      DI(0) => n_0_fifo_wr_i_i_13,
      O(3 downto 0) => NLW_fifo_wr_i_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_fifo_wr_i_i_14,
      S(1) => n_0_fifo_wr_i_i_15,
      S(0) => n_0_fifo_wr_i_i_16
    );
\intc_if[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^core_en_i\,
      I1 => \genr_control_regs[0]\(0),
      I2 => aclken,
      O => \^o4\
    );
line_cnt_tc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFFFFFAA200000"
    )
    port map (
      I0 => n_0_line_cnt_tc_i_2,
      I1 => \^o10\,
      I2 => I7,
      I3 => \^co\(0),
      I4 => eof_i3_out,
      I5 => \^d\(2),
      O => n_0_line_cnt_tc_i_1
    );
line_cnt_tc_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
    port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \^out\(4),
      I4 => \^out\(3),
      O => n_0_line_cnt_tc_i_15
    );
line_cnt_tc_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^out\(10),
      I1 => \^out\(11),
      I2 => \^out\(12),
      O => n_0_line_cnt_tc_i_16
    );
line_cnt_tc_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out\(9),
      I1 => \^out\(7),
      I2 => \^out\(5),
      I3 => \^out\(8),
      I4 => \^out\(6),
      O => n_0_line_cnt_tc_i_17
    );
line_cnt_tc_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \^out\(3),
      I4 => \^out\(1),
      O => n_0_line_cnt_tc_i_18
    );
line_cnt_tc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_line_cnt_tc_i_7,
      I1 => \^o11\(1),
      I2 => n_0_line_cnt_tc_i_8,
      O => n_0_line_cnt_tc_i_2
    );
line_cnt_tc_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^out\(12),
      I1 => I3(12),
      O => O62(2)
    );
line_cnt_tc_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(10),
      I1 => I3(10),
      I2 => I3(11),
      I3 => \^out\(11),
      O => O62(1)
    );
line_cnt_tc_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(8),
      I1 => I3(8),
      I2 => I3(9),
      I3 => \^out\(9),
      O => O62(0)
    );
line_cnt_tc_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(12),
      I1 => I4(12),
      O => n_0_line_cnt_tc_i_27
    );
line_cnt_tc_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o11\(11),
      I1 => I4(11),
      I2 => \^o11\(10),
      I3 => I4(10),
      O => n_0_line_cnt_tc_i_28
    );
line_cnt_tc_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o11\(9),
      I1 => I4(9),
      I2 => \^o11\(8),
      I3 => I4(8),
      O => n_0_line_cnt_tc_i_29
    );
line_cnt_tc_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => I81(0),
      I1 => gtOp16_in,
      I2 => \^o49\(0),
      I3 => \^o48\(0),
      O => \^o10\
    );
line_cnt_tc_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(6),
      I1 => I3(6),
      I2 => I3(7),
      I3 => \^out\(7),
      O => O61(3)
    );
line_cnt_tc_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(4),
      I1 => I3(4),
      I2 => I3(5),
      I3 => \^out\(5),
      O => O61(2)
    );
line_cnt_tc_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(2),
      I1 => I3(2),
      I2 => I3(3),
      I3 => \^out\(3),
      O => O61(1)
    );
line_cnt_tc_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(0),
      I1 => I3(0),
      I2 => I3(1),
      I3 => \^out\(1),
      O => O61(0)
    );
line_cnt_tc_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o11\(7),
      I1 => I4(7),
      I2 => \^o11\(6),
      I3 => I4(6),
      O => n_0_line_cnt_tc_i_44
    );
line_cnt_tc_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o11\(5),
      I1 => I4(5),
      I2 => \^o11\(4),
      I3 => I4(4),
      O => n_0_line_cnt_tc_i_45
    );
line_cnt_tc_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o11\(3),
      I1 => I4(3),
      I2 => \^o11\(2),
      I3 => I4(2),
      O => n_0_line_cnt_tc_i_46
    );
line_cnt_tc_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o11\(1),
      I1 => I4(1),
      I2 => \^o11\(0),
      I3 => I4(0),
      O => n_0_line_cnt_tc_i_47
    );
line_cnt_tc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o11\(11),
      I1 => \^o11\(5),
      I2 => \^o11\(6),
      I3 => \^o11\(0),
      I4 => \^o11\(8),
      I5 => \^o11\(9),
      O => n_0_line_cnt_tc_i_7
    );
line_cnt_tc_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o11\(4),
      I1 => \^o11\(12),
      I2 => \^o11\(3),
      I3 => \^o11\(7),
      I4 => \^o11\(10),
      I5 => \^o11\(2),
      O => n_0_line_cnt_tc_i_8
    );
line_cnt_tc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_line_cnt_tc_i_1,
      Q => \^d\(2),
      R => \<const0>\
    );
line_cnt_tc_reg_i_10: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_line_cnt_tc_reg_i_26,
      CO(3) => NLW_line_cnt_tc_reg_i_10_CO_UNCONNECTED(3),
      CO(2) => gtOp16_in,
      CO(1) => n_2_line_cnt_tc_reg_i_10,
      CO(0) => n_3_line_cnt_tc_reg_i_10,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_line_cnt_tc_i_27,
      DI(1) => n_0_line_cnt_tc_i_28,
      DI(0) => n_0_line_cnt_tc_i_29,
      O(3 downto 0) => NLW_line_cnt_tc_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2 downto 0) => I77(2 downto 0)
    );
line_cnt_tc_reg_i_26: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_line_cnt_tc_reg_i_26,
      CO(2) => n_1_line_cnt_tc_reg_i_26,
      CO(1) => n_2_line_cnt_tc_reg_i_26,
      CO(0) => n_3_line_cnt_tc_reg_i_26,
      CYINIT => \<const0>\,
      DI(3) => n_0_line_cnt_tc_i_44,
      DI(2) => n_0_line_cnt_tc_i_45,
      DI(1) => n_0_line_cnt_tc_i_46,
      DI(0) => n_0_line_cnt_tc_i_47,
      O(3 downto 0) => NLW_line_cnt_tc_reg_i_26_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => I76(3 downto 0)
    );
line_cnt_tc_reg_i_5: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_line_cnt_tc_reg_i_5_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => n_2_line_cnt_tc_reg_i_5,
      CO(0) => n_3_line_cnt_tc_reg_i_5,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => n_0_line_cnt_tc_i_15,
      O(3 downto 0) => NLW_line_cnt_tc_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_line_cnt_tc_i_16,
      S(1) => n_0_line_cnt_tc_i_17,
      S(0) => n_0_line_cnt_tc_i_18
    );
out_fifo_eol_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^out\(12),
      I1 => total_cols(12),
      O => n_0_out_fifo_eol_i_4
    );
out_fifo_eol_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^out\(11),
      I1 => total_cols(11),
      I2 => total_cols(10),
      I3 => \^out\(10),
      I4 => total_cols(9),
      I5 => \^out\(9),
      O => n_0_out_fifo_eol_i_5
    );
out_fifo_eol_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^out\(7),
      I1 => total_cols(7),
      I2 => total_cols(6),
      I3 => \^out\(6),
      I4 => total_cols(8),
      I5 => \^out\(8),
      O => n_0_out_fifo_eol_i_6
    );
out_fifo_eol_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^out\(5),
      I1 => total_cols(5),
      I2 => total_cols(4),
      I3 => \^out\(4),
      I4 => total_cols(3),
      I5 => \^out\(3),
      O => n_0_out_fifo_eol_i_7
    );
out_fifo_eol_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^out\(1),
      I1 => total_cols(1),
      I2 => total_cols(0),
      I3 => \^out\(0),
      I4 => total_cols(2),
      I5 => \^out\(2),
      O => n_0_out_fifo_eol_i_8
    );
out_fifo_eol_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I25,
      Q => \^da\(0),
      R => sclr
    );
out_fifo_eol_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_out_fifo_eol_reg_i_3,
      CO(3 downto 1) => NLW_out_fifo_eol_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => O53(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_out_fifo_eol_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_out_fifo_eol_i_4
    );
out_fifo_eol_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_out_fifo_eol_reg_i_3,
      CO(2) => n_1_out_fifo_eol_reg_i_3,
      CO(1) => n_2_out_fifo_eol_reg_i_3,
      CO(0) => n_3_out_fifo_eol_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_out_fifo_eol_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_out_fifo_eol_i_5,
      S(2) => n_0_out_fifo_eol_i_6,
      S(1) => n_0_out_fifo_eol_i_7,
      S(0) => n_0_out_fifo_eol_i_8
    );
out_fifo_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
    port map (
      I0 => n_0_out_fifo_sof_i_2,
      I1 => n_0_out_fifo_sof_i_3,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => \^da\(1),
      O => n_0_out_fifo_sof_i_1
    );
out_fifo_sof_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => n_0_out_fifo_sof_i_4,
      I1 => \^o11\(1),
      I2 => n_0_out_fifo_sof_i_5,
      O => n_0_out_fifo_sof_i_2
    );
out_fifo_sof_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => n_0_out_fifo_sof_i_6,
      I1 => \^out\(1),
      I2 => \^out\(3),
      I3 => \^out\(0),
      I4 => n_0_out_fifo_sof_i_7,
      O => n_0_out_fifo_sof_i_3
    );
out_fifo_sof_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^o11\(11),
      I1 => \^o11\(5),
      I2 => \^o11\(0),
      I3 => \^o11\(6),
      I4 => \^o11\(8),
      I5 => \^o11\(9),
      O => n_0_out_fifo_sof_i_4
    );
out_fifo_sof_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o11\(4),
      I1 => \^o11\(12),
      I2 => \^o11\(3),
      I3 => \^o11\(7),
      I4 => \^o11\(10),
      I5 => \^o11\(2),
      O => n_0_out_fifo_sof_i_5
    );
out_fifo_sof_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^out\(12),
      I1 => \^out\(8),
      I2 => \^out\(7),
      I3 => \^out\(9),
      I4 => \^out\(10),
      I5 => \^out\(11),
      O => n_0_out_fifo_sof_i_6
    );
out_fifo_sof_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(6),
      I1 => \^out\(2),
      I2 => \^out\(5),
      I3 => \^out\(4),
      O => n_0_out_fifo_sof_i_7
    );
out_fifo_sof_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_out_fifo_sof_i_1,
      Q => \^da\(1),
      S => sclr
    );
pixel_cnt_tc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFFFFFAA200000"
    )
    port map (
      I0 => n_0_pixel_cnt_tc_i_2,
      I1 => \^o10\,
      I2 => I7,
      I3 => \^co\(0),
      I4 => eof_i3_out,
      I5 => \^d\(1),
      O => n_0_pixel_cnt_tc_i_1
    );
pixel_cnt_tc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^out\(3),
      I1 => \^out\(0),
      I2 => n_0_pixel_cnt_tc_i_3,
      I3 => n_0_pixel_cnt_tc_i_4,
      O => n_0_pixel_cnt_tc_i_2
    );
pixel_cnt_tc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^out\(6),
      I1 => \^out\(7),
      I2 => \^out\(10),
      I3 => \^out\(9),
      I4 => \^out\(8),
      I5 => \^out\(11),
      O => n_0_pixel_cnt_tc_i_3
    );
pixel_cnt_tc_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^out\(12),
      I1 => \^out\(5),
      I2 => \^out\(4),
      I3 => \^out\(1),
      I4 => \^out\(2),
      O => n_0_pixel_cnt_tc_i_4
    );
pixel_cnt_tc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_pixel_cnt_tc_i_1,
      Q => \^d\(1),
      R => \<const0>\
    );
prng_rst_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0AA"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => resetn,
      I3 => \^o4\,
      O => O19
    );
\random_num[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => PRNG4PrstEn,
      O => I97(0)
    );
\random_num[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => PRNG4PrstEn,
      O => I98(0)
    );
\random_num[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o4\,
      O => SR(0)
    );
\row_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(2),
      O => \n_0_row_cnt[0]_i_10\
    );
\row_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(1),
      O => \n_0_row_cnt[0]_i_11\
    );
\row_cnt[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o11\(0),
      O => \n_0_row_cnt[0]_i_12\
    );
\row_cnt[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(12),
      I1 => total_cols(12),
      O => \n_0_row_cnt[0]_i_15\
    );
\row_cnt[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(10),
      I1 => total_cols(10),
      I2 => total_cols(11),
      I3 => \^out\(11),
      O => \n_0_row_cnt[0]_i_16\
    );
\row_cnt[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
    port map (
      I0 => total_cols(9),
      I1 => \^out\(9),
      I2 => \^out\(8),
      I3 => total_cols(8),
      O => \n_0_row_cnt[0]_i_17\
    );
\row_cnt[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => total_cols(12),
      I1 => \^out\(12),
      O => \n_0_row_cnt[0]_i_18\
    );
\row_cnt[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(10),
      I1 => total_cols(10),
      I2 => total_cols(11),
      I3 => \^out\(11),
      O => \n_0_row_cnt[0]_i_19\
    );
\row_cnt[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => total_cols(9),
      I1 => \^out\(9),
      I2 => total_cols(8),
      I3 => \^out\(8),
      O => \n_0_row_cnt[0]_i_20\
    );
\row_cnt[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => total_rows(12),
      I1 => \^o11\(12),
      O => \n_0_row_cnt[0]_i_31\
    );
\row_cnt[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => total_rows(11),
      I1 => \^o11\(11),
      I2 => total_rows(10),
      I3 => \^o11\(10),
      O => \n_0_row_cnt[0]_i_32\
    );
\row_cnt[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => total_rows(9),
      I1 => \^o11\(9),
      I2 => total_rows(8),
      I3 => \^o11\(8),
      O => \n_0_row_cnt[0]_i_33\
    );
\row_cnt[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o11\(12),
      I1 => total_rows(12),
      O => \n_0_row_cnt[0]_i_34\
    );
\row_cnt[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o11\(11),
      I1 => total_rows(11),
      I2 => \^o11\(10),
      I3 => total_rows(10),
      O => \n_0_row_cnt[0]_i_35\
    );
\row_cnt[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o11\(9),
      I1 => total_rows(9),
      I2 => \^o11\(8),
      I3 => total_rows(8),
      O => \n_0_row_cnt[0]_i_36\
    );
\row_cnt[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(6),
      I1 => total_cols(6),
      I2 => total_cols(7),
      I3 => \^out\(7),
      O => \n_0_row_cnt[0]_i_37\
    );
\row_cnt[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(4),
      I1 => total_cols(4),
      I2 => total_cols(5),
      I3 => \^out\(5),
      O => \n_0_row_cnt[0]_i_38\
    );
\row_cnt[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
    port map (
      I0 => total_cols(3),
      I1 => \^out\(3),
      I2 => \^out\(2),
      I3 => total_cols(2),
      O => \n_0_row_cnt[0]_i_39\
    );
\row_cnt[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^out\(0),
      I1 => total_cols(0),
      I2 => total_cols(1),
      I3 => \^out\(1),
      O => \n_0_row_cnt[0]_i_40\
    );
\row_cnt[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(6),
      I1 => total_cols(6),
      I2 => total_cols(7),
      I3 => \^out\(7),
      O => \n_0_row_cnt[0]_i_41\
    );
\row_cnt[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(4),
      I1 => total_cols(4),
      I2 => total_cols(5),
      I3 => \^out\(5),
      O => \n_0_row_cnt[0]_i_42\
    );
\row_cnt[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => total_cols(3),
      I1 => \^out\(3),
      I2 => total_cols(2),
      I3 => \^out\(2),
      O => \n_0_row_cnt[0]_i_43\
    );
\row_cnt[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^out\(0),
      I1 => total_cols(0),
      I2 => total_cols(1),
      I3 => \^out\(1),
      O => \n_0_row_cnt[0]_i_44\
    );
\row_cnt[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => total_rows(7),
      I1 => \^o11\(7),
      I2 => total_rows(6),
      I3 => \^o11\(6),
      O => \n_0_row_cnt[0]_i_47\
    );
\row_cnt[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => total_rows(5),
      I1 => \^o11\(5),
      I2 => total_rows(4),
      I3 => \^o11\(4),
      O => \n_0_row_cnt[0]_i_48\
    );
\row_cnt[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => total_rows(3),
      I1 => \^o11\(3),
      I2 => total_rows(2),
      I3 => \^o11\(2),
      O => \n_0_row_cnt[0]_i_49\
    );
\row_cnt[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => total_rows(1),
      I1 => \^o11\(1),
      I2 => total_rows(0),
      I3 => \^o11\(0),
      O => \n_0_row_cnt[0]_i_50\
    );
\row_cnt[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o11\(7),
      I1 => total_rows(7),
      I2 => \^o11\(6),
      I3 => total_rows(6),
      O => \n_0_row_cnt[0]_i_51\
    );
\row_cnt[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o11\(5),
      I1 => total_rows(5),
      I2 => \^o11\(4),
      I3 => total_rows(4),
      O => \n_0_row_cnt[0]_i_52\
    );
\row_cnt[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o11\(3),
      I1 => total_rows(3),
      I2 => \^o11\(2),
      I3 => total_rows(2),
      O => \n_0_row_cnt[0]_i_53\
    );
\row_cnt[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o11\(1),
      I1 => total_rows(1),
      I2 => \^o11\(0),
      I3 => total_rows(0),
      O => \n_0_row_cnt[0]_i_54\
    );
\row_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(3),
      O => \n_0_row_cnt[0]_i_9\
    );
\row_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(12),
      O => \n_0_row_cnt[12]_i_2\
    );
\row_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(7),
      O => \n_0_row_cnt[4]_i_2\
    );
\row_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(6),
      O => \n_0_row_cnt[4]_i_3\
    );
\row_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(5),
      O => \n_0_row_cnt[4]_i_4\
    );
\row_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(4),
      O => \n_0_row_cnt[4]_i_5\
    );
\row_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(11),
      O => \n_0_row_cnt[8]_i_2\
    );
\row_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(10),
      O => \n_0_row_cnt[8]_i_3\
    );
\row_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(9),
      O => \n_0_row_cnt[8]_i_4\
    );
\row_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o11\(8),
      O => \n_0_row_cnt[8]_i_5\
    );
\row_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_7_row_cnt_reg[0]_i_3\,
      Q => \^o11\(0),
      S => I18
    );
\row_cnt_reg[0]_i_13\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_cnt_reg[0]_i_30\,
      CO(3) => \NLW_row_cnt_reg[0]_i_13_CO_UNCONNECTED\(3),
      CO(2) => O51(0),
      CO(1) => \n_2_row_cnt_reg[0]_i_13\,
      CO(0) => \n_3_row_cnt_reg[0]_i_13\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_row_cnt[0]_i_31\,
      DI(1) => \n_0_row_cnt[0]_i_32\,
      DI(0) => \n_0_row_cnt[0]_i_33\,
      O(3 downto 0) => \NLW_row_cnt_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_row_cnt[0]_i_34\,
      S(1) => \n_0_row_cnt[0]_i_35\,
      S(0) => \n_0_row_cnt[0]_i_36\
    );
\row_cnt_reg[0]_i_14\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_row_cnt_reg[0]_i_14\,
      CO(2) => \n_1_row_cnt_reg[0]_i_14\,
      CO(1) => \n_2_row_cnt_reg[0]_i_14\,
      CO(0) => \n_3_row_cnt_reg[0]_i_14\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_row_cnt[0]_i_37\,
      DI(2) => \n_0_row_cnt[0]_i_38\,
      DI(1) => \n_0_row_cnt[0]_i_39\,
      DI(0) => \n_0_row_cnt[0]_i_40\,
      O(3 downto 0) => \NLW_row_cnt_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_row_cnt[0]_i_41\,
      S(2) => \n_0_row_cnt[0]_i_42\,
      S(1) => \n_0_row_cnt[0]_i_43\,
      S(0) => \n_0_row_cnt[0]_i_44\
    );
\row_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_row_cnt_reg[0]_i_3\,
      CO(2) => \n_1_row_cnt_reg[0]_i_3\,
      CO(1) => \n_2_row_cnt_reg[0]_i_3\,
      CO(0) => \n_3_row_cnt_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_row_cnt_reg[0]_i_3\,
      O(2) => \n_5_row_cnt_reg[0]_i_3\,
      O(1) => \n_6_row_cnt_reg[0]_i_3\,
      O(0) => \n_7_row_cnt_reg[0]_i_3\,
      S(3) => \n_0_row_cnt[0]_i_9\,
      S(2) => \n_0_row_cnt[0]_i_10\,
      S(1) => \n_0_row_cnt[0]_i_11\,
      S(0) => \n_0_row_cnt[0]_i_12\
    );
\row_cnt_reg[0]_i_30\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_row_cnt_reg[0]_i_30\,
      CO(2) => \n_1_row_cnt_reg[0]_i_30\,
      CO(1) => \n_2_row_cnt_reg[0]_i_30\,
      CO(0) => \n_3_row_cnt_reg[0]_i_30\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_row_cnt[0]_i_47\,
      DI(2) => \n_0_row_cnt[0]_i_48\,
      DI(1) => \n_0_row_cnt[0]_i_49\,
      DI(0) => \n_0_row_cnt[0]_i_50\,
      O(3 downto 0) => \NLW_row_cnt_reg[0]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_row_cnt[0]_i_51\,
      S(2) => \n_0_row_cnt[0]_i_52\,
      S(1) => \n_0_row_cnt[0]_i_53\,
      S(0) => \n_0_row_cnt[0]_i_54\
    );
\row_cnt_reg[0]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_cnt_reg[0]_i_14\,
      CO(3) => \NLW_row_cnt_reg[0]_i_6_CO_UNCONNECTED\(3),
      CO(2) => O50(0),
      CO(1) => \n_2_row_cnt_reg[0]_i_6\,
      CO(0) => \n_3_row_cnt_reg[0]_i_6\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_row_cnt[0]_i_15\,
      DI(1) => \n_0_row_cnt[0]_i_16\,
      DI(0) => \n_0_row_cnt[0]_i_17\,
      O(3 downto 0) => \NLW_row_cnt_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_row_cnt[0]_i_18\,
      S(1) => \n_0_row_cnt[0]_i_19\,
      S(0) => \n_0_row_cnt[0]_i_20\
    );
\row_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_5_row_cnt_reg[8]_i_1\,
      Q => \^o11\(10),
      R => I18
    );
\row_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_4_row_cnt_reg[8]_i_1\,
      Q => \^o11\(11),
      R => I18
    );
\row_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_7_row_cnt_reg[12]_i_1\,
      Q => \^o11\(12),
      R => I18
    );
\row_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_cnt_reg[8]_i_1\,
      CO(3 downto 0) => \NLW_row_cnt_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_row_cnt_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_row_cnt_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_row_cnt[12]_i_2\
    );
\row_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_6_row_cnt_reg[0]_i_3\,
      Q => \^o11\(1),
      R => I18
    );
\row_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_5_row_cnt_reg[0]_i_3\,
      Q => \^o11\(2),
      R => I18
    );
\row_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_4_row_cnt_reg[0]_i_3\,
      Q => \^o11\(3),
      R => I18
    );
\row_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_7_row_cnt_reg[4]_i_1\,
      Q => \^o11\(4),
      R => I18
    );
\row_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_cnt_reg[0]_i_3\,
      CO(3) => \n_0_row_cnt_reg[4]_i_1\,
      CO(2) => \n_1_row_cnt_reg[4]_i_1\,
      CO(1) => \n_2_row_cnt_reg[4]_i_1\,
      CO(0) => \n_3_row_cnt_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_row_cnt_reg[4]_i_1\,
      O(2) => \n_5_row_cnt_reg[4]_i_1\,
      O(1) => \n_6_row_cnt_reg[4]_i_1\,
      O(0) => \n_7_row_cnt_reg[4]_i_1\,
      S(3) => \n_0_row_cnt[4]_i_2\,
      S(2) => \n_0_row_cnt[4]_i_3\,
      S(1) => \n_0_row_cnt[4]_i_4\,
      S(0) => \n_0_row_cnt[4]_i_5\
    );
\row_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_6_row_cnt_reg[4]_i_1\,
      Q => \^o11\(5),
      R => I18
    );
\row_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_5_row_cnt_reg[4]_i_1\,
      Q => \^o11\(6),
      R => I18
    );
\row_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_4_row_cnt_reg[4]_i_1\,
      Q => \^o11\(7),
      R => I18
    );
\row_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_7_row_cnt_reg[8]_i_1\,
      Q => \^o11\(8),
      R => I18
    );
\row_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_cnt_reg[4]_i_1\,
      CO(3) => \n_0_row_cnt_reg[8]_i_1\,
      CO(2) => \n_1_row_cnt_reg[8]_i_1\,
      CO(1) => \n_2_row_cnt_reg[8]_i_1\,
      CO(0) => \n_3_row_cnt_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_row_cnt_reg[8]_i_1\,
      O(2) => \n_5_row_cnt_reg[8]_i_1\,
      O(1) => \n_6_row_cnt_reg[8]_i_1\,
      O(0) => \n_7_row_cnt_reg[8]_i_1\,
      S(3) => \n_0_row_cnt[8]_i_2\,
      S(2) => \n_0_row_cnt[8]_i_3\,
      S(1) => \n_0_row_cnt[8]_i_4\,
      S(0) => \n_0_row_cnt[8]_i_5\
    );
\row_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I19,
      D => \n_6_row_cnt_reg[8]_i_1\,
      Q => \^o11\(9),
      R => I18
    );
sof_expected_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
    port map (
      I0 => n_0_out_fifo_sof_i_2,
      I1 => n_0_sof_expected_i_2,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => \^o1\,
      O => n_0_sof_expected_i_1
    );
sof_expected_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => n_0_out_fifo_sof_i_6,
      I1 => \^out\(3),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => n_0_out_fifo_sof_i_7,
      O => n_0_sof_expected_i_2
    );
sof_expected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_sof_expected_i_1,
      Q => \^o1\,
      R => sclr
    );
\total_cols_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I3(0),
      Q => total_cols(0),
      R => \<const0>\
    );
\total_cols_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(10),
      Q => total_cols(10),
      R => \<const0>\
    );
\total_cols_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(11),
      Q => total_cols(11),
      R => \<const0>\
    );
\total_cols_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(12),
      Q => total_cols(12),
      R => \<const0>\
    );
\total_cols_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_total_cols_reg[9]_i_1\,
      CO(3 downto 2) => \NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_total_cols_reg[12]_i_1\,
      CO(0) => \n_3_total_cols_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_total_cols_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \plusOp__1\(12 downto 10),
      S(3) => \<const0>\,
      S(2 downto 0) => I20(2 downto 0)
    );
\total_cols_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I3(1),
      Q => total_cols(1),
      R => \<const0>\
    );
\total_cols_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(2),
      Q => total_cols(2),
      R => \<const0>\
    );
\total_cols_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(3),
      Q => total_cols(3),
      R => \<const0>\
    );
\total_cols_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(4),
      Q => total_cols(4),
      R => \<const0>\
    );
\total_cols_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(5),
      Q => total_cols(5),
      R => \<const0>\
    );
\total_cols_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_total_cols_reg[5]_i_1\,
      CO(2) => \n_1_total_cols_reg[5]_i_1\,
      CO(1) => \n_2_total_cols_reg[5]_i_1\,
      CO(0) => \n_3_total_cols_reg[5]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => I3(3),
      DI(0) => \<const0>\,
      O(3 downto 0) => \plusOp__1\(5 downto 2),
      S(3 downto 0) => I146(3 downto 0)
    );
\total_cols_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(6),
      Q => total_cols(6),
      R => \<const0>\
    );
\total_cols_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(7),
      Q => total_cols(7),
      R => \<const0>\
    );
\total_cols_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(8),
      Q => total_cols(8),
      R => \<const0>\
    );
\total_cols_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \plusOp__1\(9),
      Q => total_cols(9),
      R => \<const0>\
    );
\total_cols_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_total_cols_reg[5]_i_1\,
      CO(3) => \n_0_total_cols_reg[9]_i_1\,
      CO(2) => \n_1_total_cols_reg[9]_i_1\,
      CO(1) => \n_2_total_cols_reg[9]_i_1\,
      CO(0) => \n_3_total_cols_reg[9]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \plusOp__1\(9 downto 6),
      S(3 downto 0) => I147(3 downto 0)
    );
\total_rows_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(0),
      Q => total_rows(0),
      R => \<const0>\
    );
\total_rows_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(10),
      Q => total_rows(10),
      R => \<const0>\
    );
\total_rows_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(11),
      Q => total_rows(11),
      R => \<const0>\
    );
\total_rows_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(12),
      Q => total_rows(12),
      R => \<const0>\
    );
\total_rows_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(1),
      Q => total_rows(1),
      R => \<const0>\
    );
\total_rows_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(2),
      Q => total_rows(2),
      R => \<const0>\
    );
\total_rows_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(3),
      Q => total_rows(3),
      R => \<const0>\
    );
\total_rows_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(4),
      Q => total_rows(4),
      R => \<const0>\
    );
\total_rows_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(5),
      Q => total_rows(5),
      R => \<const0>\
    );
\total_rows_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(6),
      Q => total_rows(6),
      R => \<const0>\
    );
\total_rows_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(7),
      Q => total_rows(7),
      R => \<const0>\
    );
\total_rows_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(8),
      Q => total_rows(8),
      R => \<const0>\
    );
\total_rows_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4(9),
      Q => total_rows(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0dp_ram is
  port (
    O1 : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclken : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 21 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end v_tpg_0dp_ram;

architecture STRUCTURE of v_tpg_0dp_ram is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal addrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\ : STD_LOGIC;
  signal \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\ : STD_LOGIC;
  signal \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\ : STD_LOGIC;
  signal \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\ : STD_LOGIC;
  signal \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_21_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_21_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3 downto 0) => I2(3 downto 0),
      DIA(1 downto 0) => da(1 downto 0),
      DIB(1 downto 0) => da(3 downto 2),
      DIC(1 downto 0) => da(5 downto 4),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1) => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      DOA(0) => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      DOB(1) => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      DOB(0) => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      DOC(1) => \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      DOC(0) => \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => p_0_in
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => Q(3),
      I1 => \^o1\,
      I2 => Q(2),
      O => addrb(3)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
    port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => I1,
      I3 => m_axis_video_tready,
      I4 => I79,
      I5 => Q(0),
      O => addrb(2)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => m_axis_video_tready,
      I5 => I1,
      O => addrb(1)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => m_axis_video_tready,
      I3 => aclken,
      I4 => \genr_control_regs[0]\(0),
      O => addrb(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => Q(0),
      I1 => \genr_control_regs[0]\(0),
      I2 => aclken,
      I3 => m_axis_video_tready,
      I4 => I1,
      I5 => Q(1),
      O => \^o1\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3 downto 0) => I2(3 downto 0),
      DIA(1 downto 0) => da(13 downto 12),
      DIB(1 downto 0) => da(15 downto 14),
      DIC(1 downto 0) => da(17 downto 16),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1) => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      DOA(0) => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      DOB(1) => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      DOB(0) => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      DOC(1) => \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      DOC(0) => \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => p_0_in
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_18_21\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3 downto 0) => I2(3 downto 0),
      DIA(1 downto 0) => da(19 downto 18),
      DIB(1 downto 0) => da(21 downto 20),
      DIC(1) => \<const0>\,
      DIC(0) => \<const0>\,
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1) => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      DOA(0) => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      DOB(1) => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      DOB(0) => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      DOC(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_21_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_21_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => p_0_in
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3 downto 0) => I2(3 downto 0),
      DIA(1 downto 0) => da(7 downto 6),
      DIB(1 downto 0) => da(9 downto 8),
      DIC(1 downto 0) => da(11 downto 10),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1) => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      DOA(0) => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      DOB(1) => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      DOB(0) => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      DOC(1) => \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      DOC(0) => \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => p_0_in
    );
\GenerateDoutWriteFirstB.t_qb_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      Q => m_axis_video_tdata(0),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      Q => m_axis_video_tdata(10),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      Q => m_axis_video_tdata(11),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      Q => m_axis_video_tdata(12),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      Q => m_axis_video_tdata(13),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      Q => m_axis_video_tdata(14),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      Q => m_axis_video_tdata(15),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      Q => m_axis_video_tdata(16),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_12_17\,
      Q => m_axis_video_tdata(17),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      Q => m_axis_video_tdata(18),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      Q => m_axis_video_tdata(19),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      Q => m_axis_video_tdata(1),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      Q => m_axis_video_tlast,
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_18_21\,
      Q => m_axis_video_tuser,
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      Q => m_axis_video_tdata(2),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      Q => m_axis_video_tdata(3),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_5_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      Q => m_axis_video_tdata(4),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_4_GenerateDoutWriteFirstA.mem_reg_0_15_0_5\,
      Q => m_axis_video_tdata(5),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_1_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      Q => m_axis_video_tdata(6),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      Q => m_axis_video_tdata(7),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_3_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      Q => m_axis_video_tdata(8),
      R => \<const0>\
    );
\GenerateDoutWriteFirstB.t_qb_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_2_GenerateDoutWriteFirstA.mem_reg_0_15_6_11\,
      Q => m_axis_video_tdata(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \v_tpg_0hwt__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O65 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    aclken : in STD_LOGIC;
    fifo_wr_i : in STD_LOGIC;
    I49 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \v_tpg_0hwt__parameterized0\ : entity is "hwt";
end \v_tpg_0hwt__parameterized0\;

architecture STRUCTURE of \v_tpg_0hwt__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal A4 : STD_LOGIC;
  signal A5 : STD_LOGIC;
  signal O : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal cy0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal d : STD_LOGIC;
  signal dsc0 : STD_LOGIC;
  signal f : STD_LOGIC;
  signal f0 : STD_LOGIC;
  signal j : STD_LOGIC;
  signal m : STD_LOGIC;
  signal m0 : STD_LOGIC;
  signal n_0_cy_i_1 : STD_LOGIC;
  signal n_0_cy_i_2 : STD_LOGIC;
  signal n_0_cy_reg : STD_LOGIC;
  signal \n_0_i_reg[0]\ : STD_LOGIC;
  signal n_0_j_i_2 : STD_LOGIC;
  signal n_0_v_i_1 : STD_LOGIC;
  signal n_0_x_i_1 : STD_LOGIC;
  signal v : STD_LOGIC;
  signal w : STD_LOGIC;
  signal w0 : STD_LOGIC;
  signal x : STD_LOGIC;
  signal y : STD_LOGIC;
  signal y0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cy_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of dsc_i_1 : label is "soft_lutpair144";
  attribute use_clock_enable : string;
  attribute use_clock_enable of dsc_reg : label is "no";
  attribute use_sync_reset : string;
  attribute use_sync_reset of dsc_reg : label is "no";
  attribute use_sync_set : string;
  attribute use_sync_set of dsc_reg : label is "no";
  attribute SOFT_HLUTNM of f_i_1 : label is "soft_lutpair143";
  attribute use_clock_enable of f_reg : label is "no";
  attribute use_sync_reset of f_reg : label is "no";
  attribute use_sync_set of f_reg : label is "no";
  attribute box_type : string;
  attribute box_type of gcsram : label is "PRIMITIVE";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \i[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \i[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i[4]_i_1\ : label is "soft_lutpair141";
  attribute use_carry_chain : string;
  attribute use_carry_chain of \i_reg[0]\ : label is "yes";
  attribute use_carry_chain of \i_reg[1]\ : label is "yes";
  attribute use_carry_chain of \i_reg[2]\ : label is "yes";
  attribute use_carry_chain of \i_reg[3]\ : label is "yes";
  attribute use_carry_chain of \i_reg[4]\ : label is "yes";
  attribute use_carry_chain of \i_reg[5]\ : label is "yes";
  attribute SOFT_HLUTNM of j_i_2 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of m_i_1 : label is "soft_lutpair143";
  attribute use_clock_enable of m_reg : label is "no";
  attribute use_sync_reset of m_reg : label is "no";
  attribute use_sync_set of m_reg : label is "no";
  attribute use_clock_enable of v_reg : label is "no";
  attribute use_sync_reset of v_reg : label is "no";
  attribute use_sync_set of v_reg : label is "no";
  attribute SOFT_HLUTNM of w_i_1 : label is "soft_lutpair142";
  attribute use_clock_enable of w_reg : label is "no";
  attribute use_sync_reset of w_reg : label is "no";
  attribute use_sync_set of w_reg : label is "no";
  attribute SOFT_HLUTNM of \write_ptr_int[2]_i_2\ : label is "soft_lutpair144";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => I1,
      I1 => aclken,
      I2 => \^o1\,
      I3 => fifo_wr_i,
      I4 => I49,
      O => p_0_in
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
cy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => n_0_cy_i_2,
      I1 => j,
      I2 => w,
      I3 => n_0_cy_reg,
      O => n_0_cy_i_1
    );
cy_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => A5,
      I1 => A3,
      I2 => \n_0_i_reg[0]\,
      I3 => A1,
      I4 => A2,
      I5 => A4,
      O => n_0_cy_i_2
    );
cy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_cy_i_1,
      Q => n_0_cy_reg,
      R => \<const0>\
    );
d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => O,
      Q => d,
      R => \<const0>\
    );
dsc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^o1\,
      I1 => y,
      I2 => n_0_cy_reg,
      O => dsc0
    );
dsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => dsc0,
      Q => \^o1\,
      R => \<const0>\
    );
f_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => x,
      I1 => j,
      I2 => m,
      I3 => y,
      O => f0
    );
f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => f0,
      Q => f,
      R => \<const0>\
    );
gcsram: unisim.vcomponents.RAM64X1S
    generic map(
      INIT => X"80000001EE1A5168",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => \n_0_i_reg[0]\,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      A4 => A4,
      A5 => A5,
      D => v,
      O => O,
      WCLK => aclk,
      WE => f
    );
\i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_i_reg[0]\,
      O => cy0(0)
    );
\i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_i_reg[0]\,
      I1 => A1,
      O => cy0(1)
    );
\i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_i_reg[0]\,
      I1 => A1,
      I2 => A2,
      O => cy0(2)
    );
\i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => A3,
      I1 => \n_0_i_reg[0]\,
      I2 => A1,
      I3 => A2,
      O => cy0(3)
    );
\i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => A4,
      I1 => A2,
      I2 => A1,
      I3 => \n_0_i_reg[0]\,
      I4 => A3,
      O => cy0(4)
    );
\i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => A5,
      I1 => A3,
      I2 => \n_0_i_reg[0]\,
      I3 => A1,
      I4 => A2,
      I5 => A4,
      O => cy0(5)
    );
\i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(0),
      Q => \n_0_i_reg[0]\,
      R => n_0_cy_reg
    );
\i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(1),
      Q => A1,
      R => n_0_cy_reg
    );
\i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(2),
      Q => A2,
      R => n_0_cy_reg
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(3),
      Q => A3,
      R => n_0_cy_reg
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(4),
      Q => A4,
      R => n_0_cy_reg
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(5),
      Q => A5,
      R => n_0_cy_reg
    );
j_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => j,
      I1 => A4,
      I2 => n_0_j_i_2,
      I3 => A3,
      I4 => A5,
      O => cy0(6)
    );
j_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => A2,
      I1 => A1,
      I2 => \n_0_i_reg[0]\,
      O => n_0_j_i_2
    );
j_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => cy0(6),
      Q => j,
      R => n_0_cy_reg
    );
m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m,
      I1 => w,
      O => m0
    );
m_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => m0,
      Q => m,
      R => \<const0>\
    );
v_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => d,
      O => n_0_v_i_1
    );
v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_v_i_1,
      Q => v,
      R => \<const0>\
    );
w_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m,
      I1 => w,
      O => w0
    );
w_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => w0,
      Q => w,
      R => \<const0>\
    );
\write_ptr_int[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => fifo_wr_i,
      O => O65
    );
x_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => d,
      I1 => j,
      I2 => x,
      O => n_0_x_i_1
    );
x_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => w,
      D => n_0_x_i_1,
      Q => x,
      S => n_0_cy_reg
    );
y_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => y,
      I1 => x,
      I2 => j,
      O => y0
    );
y_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => w,
      D => y0,
      Q => y,
      R => n_0_cy_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0mux_tree is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    genr_regs : in STD_LOGIC_VECTOR ( 28 downto 0 );
    intr_err : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_d : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \genr_status_regs_int_reg[1]_8\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC
  );
end v_tpg_0mux_tree;

architecture STRUCTURE of v_tpg_0mux_tree is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][1]\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/\video_cntrl/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/\video_cntrl/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\ : label is "soft_lutpair177";
begin
\AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(0),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(0),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(0),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(0),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(10),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(10),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(10),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(10),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(11),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(11),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(11),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(11),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(12),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(12),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(12),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(12),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(13),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(13),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(13),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(13),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(14),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(14),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(14),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(14),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(15),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(15),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(15),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(15),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(16),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(16),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(16),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(16),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(17),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(17),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(17),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(17),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(18),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(18),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(18),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(18),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(19),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(19),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(19),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(19),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(1),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(1),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(1),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(1),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(20),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(20),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(20),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(20),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(21),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(21),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(21),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(21),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(22),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(22),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(22),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(22),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(23),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(23),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(23),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(23),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(24),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(24),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(24),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(24),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(25),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(25),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(25),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(25),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(26),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(26),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(26),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(26),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(27),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(27),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(27),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(27),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(28),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(28),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(28),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(28),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(29),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(29),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(29),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(29),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(2),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(2),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(2),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(2),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(30),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(30),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(30),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(30),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(31),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(31),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(31),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(31),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(3),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(3),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(3),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(3),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(4),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(4),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(4),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(4),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(5),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(5),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(5),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(5),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(6),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(6),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(6),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(6),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(7),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(7),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(7),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(7),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(8),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(8),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(8),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(8),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(9),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(9),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(9),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(9),
      O => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2\,
      I1 => I41,
      O => D(0),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[10]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2\,
      I1 => I31,
      O => D(10),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2\,
      I1 => I30,
      O => D(11),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2\,
      I1 => I29,
      O => D(12),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[13]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2\,
      I1 => I28,
      O => D(13),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[14]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2\,
      I1 => I27,
      O => D(14),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[15]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2\,
      I1 => I26,
      O => D(15),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2\,
      I1 => I25,
      O => D(16),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2\,
      I1 => I24,
      O => D(17),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2\,
      I1 => I23,
      O => D(18),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[19]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2\,
      I1 => I22,
      O => D(19),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[1]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2\,
      I1 => I40,
      O => D(1),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[20]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2\,
      I1 => I21,
      O => D(20),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[21]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2\,
      I1 => I20,
      O => D(21),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2\,
      I1 => I19,
      O => D(22),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2\,
      I1 => I18,
      O => D(23),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2\,
      I1 => I17,
      O => D(24),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2\,
      I1 => I16,
      O => D(25),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[26]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2\,
      I1 => I15,
      O => D(26),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[27]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2\,
      I1 => I14,
      O => D(27),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[28]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2\,
      I1 => I13,
      O => D(28),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[29]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2\,
      I1 => I12,
      O => D(29),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[2]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2\,
      I1 => I39,
      O => D(2),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[30]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2\,
      I1 => I11,
      O => D(30),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2\,
      I1 => I10,
      O => D(31),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[3]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2\,
      I1 => I38,
      O => D(3),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[4]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2\,
      I1 => I37,
      O => D(4),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[5]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2\,
      I1 => I36,
      O => D(5),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2\,
      I1 => I35,
      O => D(6),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2\,
      I1 => I34,
      O => D(7),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2\,
      I1 => I33,
      O => D(8),
      S => out_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2\,
      I1 => I32,
      O => D(9),
      S => out_data(4)
    );
\GEN_SEL_DELAY[1].sel_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => out_data(1),
      Q => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][1]\,
      Q => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => out_data(2),
      Q => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][1]\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\,
      Q => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => aclk,
      D => out_data(3),
      Q => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I8,
      I1 => intr_err(0),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \genr_status_regs_int_reg[1]_8\(0),
      I4 => out_data(0),
      I5 => I9,
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(10),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(10),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(11),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(11),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(12),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(12),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(13),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(13),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(14),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(14),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(15),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(15),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => I3,
      I1 => intr_err(16),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => out_data(0),
      I4 => \genr_status_regs_int_reg[1]_8\(16),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(17),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(17),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(18),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(18),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(19),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(19),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I7,
      I1 => intr_err(1),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \genr_status_regs_int_reg[1]_8\(1),
      I4 => out_data(0),
      I5 => \genr_control_regs[0]\(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(20),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(20),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(21),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(21),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(22),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(22),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(23),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(23),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(24),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(24),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(25),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(25),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(26),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(26),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(27),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(27),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(28),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(28),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(29),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(29),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I5,
      I1 => intr_err(2),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \genr_status_regs_int_reg[1]_8\(2),
      I4 => out_data(0),
      I5 => I6,
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => intr_err(30),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \genr_status_regs_int_reg[1]_8\(30),
      I3 => out_data(0),
      I4 => I2,
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => intr_err(31),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => core_d,
      I3 => out_data(0),
      I4 => I1,
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => I4,
      I1 => intr_err(3),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => out_data(0),
      I4 => \genr_status_regs_int_reg[1]_8\(3),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(4),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(4),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(5),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(5),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(6),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(6),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(7),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(7),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(8),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(8),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
    port map (
      I0 => intr_err(9),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => out_data(0),
      I3 => \genr_status_regs_int_reg[1]_8\(9),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(9),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(9),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => genr_regs(26),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => genr_regs(0),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(10),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(11),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(12),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(13),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(14),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(15),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(16),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(1),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(17),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(18),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(19),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(20),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(21),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(22),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(23),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(24),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(25),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => genr_regs(27),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => genr_regs(2),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(3),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => genr_regs(28),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => genr_regs(4),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(5),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(6),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(7),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(8),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => genr_regs(9),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(9),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(9),
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \v_tpg_0mux_tree__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_regs_reg\ : in STD_LOGIC_VECTOR ( 190 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \v_tpg_0mux_tree__parameterized0\ : entity is "mux_tree";
end \v_tpg_0mux_tree__parameterized0\;

architecture STRUCTURE of \v_tpg_0mux_tree__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][1]\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\ : STD_LOGIC;
  signal \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/\video_cntrl/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/\video_cntrl/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0\ : label is "soft_lutpair156";
begin
\AXI4_LITE_INTERFACE.ipif_RdData[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(0),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(0),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(0),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(0),
      O => O32
    );
\AXI4_LITE_INTERFACE.ipif_RdData[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(10),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(10),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(10),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(10),
      O => O22
    );
\AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(11),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(11),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(11),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(11),
      O => O21
    );
\AXI4_LITE_INTERFACE.ipif_RdData[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(12),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(12),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(12),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(12),
      O => O20
    );
\AXI4_LITE_INTERFACE.ipif_RdData[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(13),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(13),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(13),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(13),
      O => O19
    );
\AXI4_LITE_INTERFACE.ipif_RdData[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(14),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(14),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(14),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(14),
      O => O18
    );
\AXI4_LITE_INTERFACE.ipif_RdData[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(15),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(15),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(15),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(15),
      O => O17
    );
\AXI4_LITE_INTERFACE.ipif_RdData[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(16),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(16),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(16),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(16),
      O => O16
    );
\AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(17),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(17),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(17),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(17),
      O => O15
    );
\AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(18),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(18),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(18),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(18),
      O => O14
    );
\AXI4_LITE_INTERFACE.ipif_RdData[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(19),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(19),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(19),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(19),
      O => O13
    );
\AXI4_LITE_INTERFACE.ipif_RdData[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(1),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(1),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(1),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(1),
      O => O31
    );
\AXI4_LITE_INTERFACE.ipif_RdData[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(20),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(20),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(20),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(20),
      O => O12
    );
\AXI4_LITE_INTERFACE.ipif_RdData[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(21),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(21),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(21),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(21),
      O => O11
    );
\AXI4_LITE_INTERFACE.ipif_RdData[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(22),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(22),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(22),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(22),
      O => O10
    );
\AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(23),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(23),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(23),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(23),
      O => O9
    );
\AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(24),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(24),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(24),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(24),
      O => O8
    );
\AXI4_LITE_INTERFACE.ipif_RdData[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(25),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(25),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(25),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(25),
      O => O7
    );
\AXI4_LITE_INTERFACE.ipif_RdData[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(26),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(26),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(26),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(26),
      O => O6
    );
\AXI4_LITE_INTERFACE.ipif_RdData[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(27),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(27),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(27),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(27),
      O => O5
    );
\AXI4_LITE_INTERFACE.ipif_RdData[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(28),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(28),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(28),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(28),
      O => O4
    );
\AXI4_LITE_INTERFACE.ipif_RdData[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(29),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(29),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(29),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(29),
      O => O3
    );
\AXI4_LITE_INTERFACE.ipif_RdData[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(2),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(2),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(2),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(2),
      O => O30
    );
\AXI4_LITE_INTERFACE.ipif_RdData[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(30),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(30),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(30),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(30),
      O => O2
    );
\AXI4_LITE_INTERFACE.ipif_RdData[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(31),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(31),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(31),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(31),
      O => O1
    );
\AXI4_LITE_INTERFACE.ipif_RdData[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(3),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(3),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(3),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(3),
      O => O29
    );
\AXI4_LITE_INTERFACE.ipif_RdData[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(4),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(4),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(4),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(4),
      O => O28
    );
\AXI4_LITE_INTERFACE.ipif_RdData[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(5),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(5),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(5),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(5),
      O => O27
    );
\AXI4_LITE_INTERFACE.ipif_RdData[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(6),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(6),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(6),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(6),
      O => O26
    );
\AXI4_LITE_INTERFACE.ipif_RdData[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(7),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(7),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(7),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(7),
      O => O25
    );
\AXI4_LITE_INTERFACE.ipif_RdData[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(8),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(8),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(8),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(8),
      O => O24
    );
\AXI4_LITE_INTERFACE.ipif_RdData[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(9),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(9),
      I2 => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(9),
      I4 => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(9),
      O => O23
    );
\GEN_SEL_DELAY[1].sel_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => out_data(1),
      Q => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][1]\,
      Q => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][0]\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => out_data(2),
      Q => \n_0_GEN_SEL_DELAY[2].sel_int_reg[2][1]\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\,
      Q => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][0]__0\,
      R => \<const0>\
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => aclk,
      D => out_data(3),
      Q => \n_0_GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(40),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(50),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(10),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(51),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(11),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(76),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(12),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(77),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(13),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(78),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(14),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(79),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(15),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(52),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(16),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(53),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(17),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(54),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(18),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(55),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(19),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(41),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(1),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(56),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(20),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(57),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(21),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(58),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(22),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(59),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(23),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(60),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(24),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(61),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(25),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(62),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(26),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(63),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(27),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(92),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(28),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(93),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(29),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(42),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(2),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(94),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(30),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(95),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(31),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(43),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(3),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(44),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(4),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(45),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(5),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(46),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(6),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(47),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(7),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(48),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(8),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(49),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(9),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_7\(9),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(140),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(96),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(174),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(150),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(138),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(106),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(175),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(151),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(139),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(107),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(176),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(152),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(108),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(177),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(153),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(109),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(178),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(154),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(110),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(179),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(155),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(111),
      I4 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(156),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(112),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(157),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(113),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(158),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(114),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(159),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(115),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(141),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(129),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(97),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(116),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(117),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(118),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      I1 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(119),
      I3 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(120),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(121),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(122),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(123),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(124),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(125),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(142),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(130),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(98),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(126),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => out_data(0),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(127),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(143),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(131),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(99),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(144),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(132),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(100),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(145),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(133),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(101),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(146),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(134),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(102),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(147),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(135),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(103),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(172),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(148),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(136),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(104),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(173),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(149),
      I2 => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(137),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(105),
      O => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_6\(9),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(188),
      I1 => out_data(0),
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(180),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(189),
      I1 => out_data(0),
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(181),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(190),
      I1 => out_data(0),
      I2 => \AXI4_LITE_INTERFACE.core_regs_reg\(182),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(183),
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(184),
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(185),
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(186),
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(187),
      I1 => out_data(0),
      O => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(0),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(10),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(11),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(12),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(13),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(14),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(15),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(16),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(17),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(18),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(19),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(1),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(20),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(21),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(22),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(23),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(24),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(25),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(26),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(27),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(28),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(29),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(2),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(30),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(31),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(3),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(4),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(5),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(6),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(7),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(8),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(9),
      R => \n_0_GEN_SEL_DELAY[1].sel_int_reg[1][0]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(0),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(10),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(11),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(12),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(13),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(14),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(15),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(16),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(17),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(18),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(19),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(1),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(20),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(21),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(22),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(23),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(24),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(25),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(26),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(27),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(28),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(29),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(2),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(30),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(31),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(3),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(4),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(5),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(6),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(7),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(8),
      R => \<const0>\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_4\(9),
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0prng is
  port (
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    I3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end v_tpg_0prng;

architecture STRUCTURE of v_tpg_0prng is
  signal \<const0>\ : STD_LOGIC;
  signal \n_0_rand_temp[0]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[10]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[11]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[12]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[13]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[15]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[16]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[18]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[19]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[1]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[20]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[21]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[23]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[24]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[25]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[26]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[27]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[29]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[2]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[31]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[32]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[33]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[4]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[6]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[7]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[9]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp_reg[33]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rand_temp[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rand_temp[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rand_temp[11]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rand_temp[12]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rand_temp[13]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rand_temp[14]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rand_temp[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rand_temp[16]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rand_temp[17]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rand_temp[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rand_temp[19]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rand_temp[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rand_temp[20]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rand_temp[21]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rand_temp[22]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rand_temp[23]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rand_temp[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rand_temp[25]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rand_temp[26]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rand_temp[27]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rand_temp[28]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rand_temp[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rand_temp[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rand_temp[30]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rand_temp[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rand_temp[32]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rand_temp[33]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rand_temp[3]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rand_temp[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rand_temp[5]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rand_temp[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rand_temp[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rand_temp[8]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rand_temp[9]_i_1\ : label is "soft_lutpair10";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\rand_temp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => p_0_in(33),
      I1 => \n_0_rand_temp_reg[33]\,
      I2 => I3,
      O => \n_0_rand_temp[0]_i_1\
    );
\rand_temp[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(10),
      I1 => I3,
      O => \n_0_rand_temp[10]_i_1\
    );
\rand_temp[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(11),
      I1 => I3,
      O => \n_0_rand_temp[11]_i_1\
    );
\rand_temp[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(12),
      I1 => I3,
      O => \n_0_rand_temp[12]_i_1\
    );
\rand_temp[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(13),
      I1 => I3,
      O => \n_0_rand_temp[13]_i_1\
    );
\rand_temp[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(14),
      I1 => I3,
      O => \n_0_rand_temp[14]_i_1__0\
    );
\rand_temp[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(15),
      I1 => I3,
      O => \n_0_rand_temp[15]_i_1\
    );
\rand_temp[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(16),
      I1 => I3,
      O => \n_0_rand_temp[16]_i_1\
    );
\rand_temp[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(17),
      I1 => I3,
      O => \n_0_rand_temp[17]_i_1__0\
    );
\rand_temp[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(18),
      I1 => I3,
      O => \n_0_rand_temp[18]_i_1\
    );
\rand_temp[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(19),
      I1 => I3,
      O => \n_0_rand_temp[19]_i_1\
    );
\rand_temp[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(1),
      I1 => I3,
      O => \n_0_rand_temp[1]_i_1\
    );
\rand_temp[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(20),
      I1 => I3,
      O => \n_0_rand_temp[20]_i_1\
    );
\rand_temp[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(21),
      I1 => I3,
      O => \n_0_rand_temp[21]_i_1\
    );
\rand_temp[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(22),
      I1 => I3,
      O => \n_0_rand_temp[22]_i_1__0\
    );
\rand_temp[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(23),
      I1 => I3,
      O => \n_0_rand_temp[23]_i_1\
    );
\rand_temp[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(24),
      I1 => I3,
      O => \n_0_rand_temp[24]_i_1\
    );
\rand_temp[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(25),
      I1 => I3,
      O => \n_0_rand_temp[25]_i_1\
    );
\rand_temp[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(26),
      I1 => I3,
      O => \n_0_rand_temp[26]_i_1\
    );
\rand_temp[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(27),
      I1 => I3,
      O => \n_0_rand_temp[27]_i_1\
    );
\rand_temp[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(28),
      I1 => I3,
      O => \n_0_rand_temp[28]_i_1__0\
    );
\rand_temp[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(29),
      I1 => I3,
      O => \n_0_rand_temp[29]_i_1\
    );
\rand_temp[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(2),
      I1 => I3,
      O => \n_0_rand_temp[2]_i_1\
    );
\rand_temp[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(30),
      I1 => I3,
      O => \n_0_rand_temp[30]_i_1__0\
    );
\rand_temp[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(31),
      I1 => I3,
      O => \n_0_rand_temp[31]_i_1\
    );
\rand_temp[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(32),
      I1 => I3,
      O => \n_0_rand_temp[32]_i_1\
    );
\rand_temp[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(33),
      I1 => I3,
      O => \n_0_rand_temp[33]_i_1__0\
    );
\rand_temp[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(3),
      I1 => I3,
      O => \n_0_rand_temp[3]_i_1__0\
    );
\rand_temp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(4),
      I1 => I3,
      O => \n_0_rand_temp[4]_i_1\
    );
\rand_temp[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(5),
      I1 => I3,
      O => \n_0_rand_temp[5]_i_1__0\
    );
\rand_temp[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(6),
      I1 => I3,
      O => \n_0_rand_temp[6]_i_1\
    );
\rand_temp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(7),
      I1 => I3,
      O => \n_0_rand_temp[7]_i_1\
    );
\rand_temp[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(8),
      I1 => I3,
      O => \n_0_rand_temp[8]_i_1__0\
    );
\rand_temp[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(9),
      I1 => I3,
      O => \n_0_rand_temp[9]_i_1\
    );
\rand_temp_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[0]_i_1\,
      Q => p_0_in(1),
      R => \<const0>\
    );
\rand_temp_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[10]_i_1\,
      Q => p_0_in(11),
      R => \<const0>\
    );
\rand_temp_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[11]_i_1\,
      Q => p_0_in(12),
      R => \<const0>\
    );
\rand_temp_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[12]_i_1\,
      Q => p_0_in(13),
      R => \<const0>\
    );
\rand_temp_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[13]_i_1\,
      Q => p_0_in(14),
      R => \<const0>\
    );
\rand_temp_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[14]_i_1__0\,
      Q => p_0_in(15),
      R => \<const0>\
    );
\rand_temp_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[15]_i_1\,
      Q => p_0_in(16),
      R => \<const0>\
    );
\rand_temp_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[16]_i_1\,
      Q => p_0_in(17),
      R => \<const0>\
    );
\rand_temp_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[17]_i_1__0\,
      Q => p_0_in(18),
      R => \<const0>\
    );
\rand_temp_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[18]_i_1\,
      Q => p_0_in(19),
      R => \<const0>\
    );
\rand_temp_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[19]_i_1\,
      Q => p_0_in(20),
      R => \<const0>\
    );
\rand_temp_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[1]_i_1\,
      Q => p_0_in(2),
      R => \<const0>\
    );
\rand_temp_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[20]_i_1\,
      Q => p_0_in(21),
      R => \<const0>\
    );
\rand_temp_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[21]_i_1\,
      Q => p_0_in(22),
      R => \<const0>\
    );
\rand_temp_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[22]_i_1__0\,
      Q => p_0_in(23),
      R => \<const0>\
    );
\rand_temp_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[23]_i_1\,
      Q => p_0_in(24),
      R => \<const0>\
    );
\rand_temp_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[24]_i_1\,
      Q => p_0_in(25),
      R => \<const0>\
    );
\rand_temp_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[25]_i_1\,
      Q => p_0_in(26),
      R => \<const0>\
    );
\rand_temp_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[26]_i_1\,
      Q => p_0_in(27),
      R => \<const0>\
    );
\rand_temp_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[27]_i_1\,
      Q => p_0_in(28),
      R => \<const0>\
    );
\rand_temp_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[28]_i_1__0\,
      Q => p_0_in(29),
      R => \<const0>\
    );
\rand_temp_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[29]_i_1\,
      Q => p_0_in(30),
      R => \<const0>\
    );
\rand_temp_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[2]_i_1\,
      Q => p_0_in(3),
      R => \<const0>\
    );
\rand_temp_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[30]_i_1__0\,
      Q => p_0_in(31),
      R => \<const0>\
    );
\rand_temp_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[31]_i_1\,
      Q => p_0_in(32),
      R => \<const0>\
    );
\rand_temp_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[32]_i_1\,
      Q => p_0_in(33),
      R => \<const0>\
    );
\rand_temp_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[33]_i_1__0\,
      Q => \n_0_rand_temp_reg[33]\,
      R => \<const0>\
    );
\rand_temp_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[3]_i_1__0\,
      Q => p_0_in(4),
      R => \<const0>\
    );
\rand_temp_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[4]_i_1\,
      Q => p_0_in(5),
      R => \<const0>\
    );
\rand_temp_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[5]_i_1__0\,
      Q => p_0_in(6),
      R => \<const0>\
    );
\rand_temp_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[6]_i_1\,
      Q => p_0_in(7),
      R => \<const0>\
    );
\rand_temp_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[7]_i_1\,
      Q => p_0_in(8),
      R => \<const0>\
    );
\rand_temp_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[8]_i_1__0\,
      Q => p_0_in(9),
      R => \<const0>\
    );
\rand_temp_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_rand_temp[9]_i_1\,
      Q => p_0_in(10),
      R => \<const0>\
    );
\random_num[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_0_in(33),
      I1 => \n_0_rand_temp_reg[33]\,
      O => p_0_in(0)
    );
\random_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(0),
      Q => Q(0),
      R => SR(0)
    );
\random_num_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(10),
      Q => Q(10),
      R => SR(0)
    );
\random_num_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(11),
      Q => Q(11),
      R => SR(0)
    );
\random_num_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(12),
      Q => Q(12),
      R => SR(0)
    );
\random_num_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(13),
      Q => Q(13),
      R => SR(0)
    );
\random_num_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(14),
      Q => Q(14),
      R => SR(0)
    );
\random_num_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(15),
      Q => Q(15),
      R => SR(0)
    );
\random_num_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(16),
      Q => Q(16),
      R => SR(0)
    );
\random_num_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(17),
      Q => Q(17),
      R => SR(0)
    );
\random_num_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(18),
      Q => Q(18),
      R => SR(0)
    );
\random_num_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(19),
      Q => Q(19),
      R => SR(0)
    );
\random_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(1),
      Q => Q(1),
      R => SR(0)
    );
\random_num_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(20),
      Q => Q(20),
      R => SR(0)
    );
\random_num_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(21),
      Q => Q(21),
      R => SR(0)
    );
\random_num_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(22),
      Q => Q(22),
      R => SR(0)
    );
\random_num_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(23),
      Q => Q(23),
      R => SR(0)
    );
\random_num_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(24),
      Q => Q(24),
      R => SR(0)
    );
\random_num_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(25),
      Q => Q(25),
      R => SR(0)
    );
\random_num_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(26),
      Q => Q(26),
      R => SR(0)
    );
\random_num_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(27),
      Q => Q(27),
      R => SR(0)
    );
\random_num_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(28),
      Q => Q(28),
      R => SR(0)
    );
\random_num_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(29),
      Q => Q(29),
      R => SR(0)
    );
\random_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(2),
      Q => Q(2),
      R => SR(0)
    );
\random_num_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(30),
      Q => Q(30),
      R => SR(0)
    );
\random_num_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(31),
      Q => Q(31),
      R => SR(0)
    );
\random_num_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(32),
      Q => Q(32),
      R => SR(0)
    );
\random_num_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(33),
      Q => Q(33),
      R => SR(0)
    );
\random_num_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(3),
      Q => Q(3),
      R => SR(0)
    );
\random_num_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(4),
      Q => Q(4),
      R => SR(0)
    );
\random_num_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(5),
      Q => Q(5),
      R => SR(0)
    );
\random_num_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(6),
      Q => Q(6),
      R => SR(0)
    );
\random_num_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(7),
      Q => Q(7),
      R => SR(0)
    );
\random_num_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(8),
      Q => Q(8),
      R => SR(0)
    );
\random_num_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => p_0_in(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0prng_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I97 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v_tpg_0prng_1 : entity is "prng";
end v_tpg_0prng_1;

architecture STRUCTURE of v_tpg_0prng_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \n_0_rand_temp[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[32]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[33]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_rand_temp_reg[33]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rand_temp[0]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rand_temp[10]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rand_temp[11]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rand_temp[12]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rand_temp[13]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rand_temp[14]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rand_temp[15]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rand_temp[16]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rand_temp[17]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rand_temp[18]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rand_temp[19]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rand_temp[1]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rand_temp[20]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rand_temp[21]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rand_temp[22]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rand_temp[23]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rand_temp[24]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rand_temp[25]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rand_temp[26]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rand_temp[27]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rand_temp[28]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rand_temp[29]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rand_temp[2]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rand_temp[30]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rand_temp[31]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rand_temp[32]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rand_temp[33]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rand_temp[3]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rand_temp[4]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rand_temp[5]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rand_temp[6]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rand_temp[7]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rand_temp[8]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rand_temp[9]_i_1__0\ : label is "soft_lutpair27";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\rand_temp[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => p_0_in(33),
      I1 => \n_0_rand_temp_reg[33]\,
      I2 => I1,
      O => \n_0_rand_temp[0]_i_1__0\
    );
\rand_temp[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(10),
      I1 => I1,
      O => \n_0_rand_temp[10]_i_1__0\
    );
\rand_temp[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(11),
      I1 => I1,
      O => \n_0_rand_temp[11]_i_1__0\
    );
\rand_temp[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(12),
      I1 => I1,
      O => \n_0_rand_temp[12]_i_1__0\
    );
\rand_temp[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(13),
      I1 => I1,
      O => \n_0_rand_temp[13]_i_1__0\
    );
\rand_temp[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(14),
      I1 => I1,
      O => \n_0_rand_temp[14]_i_1__1\
    );
\rand_temp[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(15),
      I1 => I1,
      O => \n_0_rand_temp[15]_i_1__0\
    );
\rand_temp[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(16),
      I1 => I1,
      O => \n_0_rand_temp[16]_i_1__0\
    );
\rand_temp[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(17),
      I1 => I1,
      O => \n_0_rand_temp[17]_i_1__1\
    );
\rand_temp[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(18),
      I1 => I1,
      O => \n_0_rand_temp[18]_i_1__0\
    );
\rand_temp[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(19),
      I1 => I1,
      O => \n_0_rand_temp[19]_i_1__0\
    );
\rand_temp[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(1),
      I1 => I1,
      O => \n_0_rand_temp[1]_i_1__0\
    );
\rand_temp[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(20),
      I1 => I1,
      O => \n_0_rand_temp[20]_i_1__0\
    );
\rand_temp[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(21),
      I1 => I1,
      O => \n_0_rand_temp[21]_i_1__0\
    );
\rand_temp[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(22),
      I1 => I1,
      O => \n_0_rand_temp[22]_i_1__1\
    );
\rand_temp[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(23),
      I1 => I1,
      O => \n_0_rand_temp[23]_i_1__0\
    );
\rand_temp[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(24),
      I1 => I1,
      O => \n_0_rand_temp[24]_i_1__0\
    );
\rand_temp[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(25),
      I1 => I1,
      O => \n_0_rand_temp[25]_i_1__0\
    );
\rand_temp[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(26),
      I1 => I1,
      O => \n_0_rand_temp[26]_i_1__0\
    );
\rand_temp[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(27),
      I1 => I1,
      O => \n_0_rand_temp[27]_i_1__0\
    );
\rand_temp[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(28),
      I1 => I1,
      O => \n_0_rand_temp[28]_i_1__1\
    );
\rand_temp[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(29),
      I1 => I1,
      O => \n_0_rand_temp[29]_i_1__0\
    );
\rand_temp[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(2),
      I1 => I1,
      O => \n_0_rand_temp[2]_i_1__0\
    );
\rand_temp[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(30),
      I1 => I1,
      O => \n_0_rand_temp[30]_i_1__1\
    );
\rand_temp[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(31),
      I1 => I1,
      O => \n_0_rand_temp[31]_i_1__0\
    );
\rand_temp[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(32),
      I1 => I1,
      O => \n_0_rand_temp[32]_i_1__0\
    );
\rand_temp[33]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(33),
      I1 => I1,
      O => \n_0_rand_temp[33]_i_1__1\
    );
\rand_temp[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(3),
      I1 => I1,
      O => \n_0_rand_temp[3]_i_1__1\
    );
\rand_temp[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(4),
      I1 => I1,
      O => \n_0_rand_temp[4]_i_1__0\
    );
\rand_temp[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(5),
      I1 => I1,
      O => \n_0_rand_temp[5]_i_1__1\
    );
\rand_temp[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(6),
      I1 => I1,
      O => \n_0_rand_temp[6]_i_1__0\
    );
\rand_temp[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(7),
      I1 => I1,
      O => \n_0_rand_temp[7]_i_1__0\
    );
\rand_temp[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(8),
      I1 => I1,
      O => \n_0_rand_temp[8]_i_1__1\
    );
\rand_temp[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(9),
      I1 => I1,
      O => \n_0_rand_temp[9]_i_1__0\
    );
\rand_temp_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[0]_i_1__0\,
      Q => p_0_in(1),
      R => \<const0>\
    );
\rand_temp_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[10]_i_1__0\,
      Q => p_0_in(11),
      R => \<const0>\
    );
\rand_temp_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[11]_i_1__0\,
      Q => p_0_in(12),
      R => \<const0>\
    );
\rand_temp_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[12]_i_1__0\,
      Q => p_0_in(13),
      R => \<const0>\
    );
\rand_temp_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[13]_i_1__0\,
      Q => p_0_in(14),
      R => \<const0>\
    );
\rand_temp_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[14]_i_1__1\,
      Q => p_0_in(15),
      R => \<const0>\
    );
\rand_temp_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[15]_i_1__0\,
      Q => p_0_in(16),
      R => \<const0>\
    );
\rand_temp_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[16]_i_1__0\,
      Q => p_0_in(17),
      R => \<const0>\
    );
\rand_temp_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[17]_i_1__1\,
      Q => p_0_in(18),
      R => \<const0>\
    );
\rand_temp_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[18]_i_1__0\,
      Q => p_0_in(19),
      R => \<const0>\
    );
\rand_temp_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[19]_i_1__0\,
      Q => p_0_in(20),
      R => \<const0>\
    );
\rand_temp_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[1]_i_1__0\,
      Q => p_0_in(2),
      R => \<const0>\
    );
\rand_temp_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[20]_i_1__0\,
      Q => p_0_in(21),
      R => \<const0>\
    );
\rand_temp_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[21]_i_1__0\,
      Q => p_0_in(22),
      R => \<const0>\
    );
\rand_temp_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[22]_i_1__1\,
      Q => p_0_in(23),
      R => \<const0>\
    );
\rand_temp_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[23]_i_1__0\,
      Q => p_0_in(24),
      R => \<const0>\
    );
\rand_temp_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[24]_i_1__0\,
      Q => p_0_in(25),
      R => \<const0>\
    );
\rand_temp_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[25]_i_1__0\,
      Q => p_0_in(26),
      R => \<const0>\
    );
\rand_temp_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[26]_i_1__0\,
      Q => p_0_in(27),
      R => \<const0>\
    );
\rand_temp_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[27]_i_1__0\,
      Q => p_0_in(28),
      R => \<const0>\
    );
\rand_temp_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[28]_i_1__1\,
      Q => p_0_in(29),
      R => \<const0>\
    );
\rand_temp_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[29]_i_1__0\,
      Q => p_0_in(30),
      R => \<const0>\
    );
\rand_temp_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[2]_i_1__0\,
      Q => p_0_in(3),
      R => \<const0>\
    );
\rand_temp_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[30]_i_1__1\,
      Q => p_0_in(31),
      R => \<const0>\
    );
\rand_temp_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[31]_i_1__0\,
      Q => p_0_in(32),
      R => \<const0>\
    );
\rand_temp_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[32]_i_1__0\,
      Q => p_0_in(33),
      R => \<const0>\
    );
\rand_temp_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[33]_i_1__1\,
      Q => \n_0_rand_temp_reg[33]\,
      R => \<const0>\
    );
\rand_temp_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[3]_i_1__1\,
      Q => p_0_in(4),
      R => \<const0>\
    );
\rand_temp_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[4]_i_1__0\,
      Q => p_0_in(5),
      R => \<const0>\
    );
\rand_temp_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[5]_i_1__1\,
      Q => p_0_in(6),
      R => \<const0>\
    );
\rand_temp_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[6]_i_1__0\,
      Q => p_0_in(7),
      R => \<const0>\
    );
\rand_temp_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[7]_i_1__0\,
      Q => p_0_in(8),
      R => \<const0>\
    );
\rand_temp_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[8]_i_1__1\,
      Q => p_0_in(9),
      R => \<const0>\
    );
\rand_temp_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[9]_i_1__0\,
      Q => p_0_in(10),
      R => \<const0>\
    );
\random_num[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_0_in(33),
      I1 => \n_0_rand_temp_reg[33]\,
      O => p_0_in(0)
    );
\random_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(0),
      Q => Q(0),
      R => I97(0)
    );
\random_num_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(10),
      Q => Q(10),
      R => I97(0)
    );
\random_num_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(11),
      Q => Q(11),
      R => I97(0)
    );
\random_num_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(12),
      Q => Q(12),
      R => I97(0)
    );
\random_num_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(13),
      Q => Q(13),
      R => I97(0)
    );
\random_num_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(14),
      Q => Q(14),
      R => I97(0)
    );
\random_num_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(15),
      Q => Q(15),
      R => I97(0)
    );
\random_num_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(16),
      Q => Q(16),
      R => I97(0)
    );
\random_num_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(17),
      Q => Q(17),
      R => I97(0)
    );
\random_num_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(18),
      Q => Q(18),
      R => I97(0)
    );
\random_num_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(19),
      Q => Q(19),
      R => I97(0)
    );
\random_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(1),
      Q => Q(1),
      R => I97(0)
    );
\random_num_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(20),
      Q => Q(20),
      R => I97(0)
    );
\random_num_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(21),
      Q => Q(21),
      R => I97(0)
    );
\random_num_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(22),
      Q => Q(22),
      R => I97(0)
    );
\random_num_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(23),
      Q => Q(23),
      R => I97(0)
    );
\random_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(2),
      Q => Q(2),
      R => I97(0)
    );
\random_num_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(3),
      Q => Q(3),
      R => I97(0)
    );
\random_num_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(4),
      Q => Q(4),
      R => I97(0)
    );
\random_num_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(5),
      Q => Q(5),
      R => I97(0)
    );
\random_num_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(6),
      Q => Q(6),
      R => I97(0)
    );
\random_num_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(7),
      Q => Q(7),
      R => I97(0)
    );
\random_num_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(8),
      Q => Q(8),
      R => I97(0)
    );
\random_num_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(9),
      Q => Q(9),
      R => I97(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0prng_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I98 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v_tpg_0prng_2 : entity is "prng";
end v_tpg_0prng_2;

architecture STRUCTURE of v_tpg_0prng_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \n_0_rand_temp[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[14]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[17]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[22]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[24]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[25]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[27]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[28]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[30]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[32]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[33]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[3]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[5]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp[8]_i_1\ : STD_LOGIC;
  signal \n_0_rand_temp[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_rand_temp_reg[33]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rand_temp[0]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rand_temp[10]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rand_temp[11]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rand_temp[12]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rand_temp[13]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rand_temp[14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rand_temp[15]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rand_temp[16]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rand_temp[17]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rand_temp[18]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rand_temp[19]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rand_temp[1]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rand_temp[20]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rand_temp[21]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rand_temp[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rand_temp[23]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rand_temp[24]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rand_temp[25]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rand_temp[26]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rand_temp[27]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rand_temp[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rand_temp[29]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rand_temp[2]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rand_temp[30]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rand_temp[31]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rand_temp[32]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rand_temp[33]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rand_temp[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rand_temp[4]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rand_temp[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rand_temp[6]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rand_temp[7]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rand_temp[8]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rand_temp[9]_i_1__1\ : label is "soft_lutpair51";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\rand_temp[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_rand_temp_reg[33]\,
      I1 => p_0_in(33),
      I2 => I1,
      O => \n_0_rand_temp[0]_i_1__1\
    );
\rand_temp[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(10),
      I1 => I1,
      O => \n_0_rand_temp[10]_i_1__1\
    );
\rand_temp[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(11),
      I1 => I1,
      O => \n_0_rand_temp[11]_i_1__1\
    );
\rand_temp[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(12),
      I1 => I1,
      O => \n_0_rand_temp[12]_i_1__1\
    );
\rand_temp[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(13),
      I1 => I1,
      O => \n_0_rand_temp[13]_i_1__1\
    );
\rand_temp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(14),
      I1 => I1,
      O => \n_0_rand_temp[14]_i_1\
    );
\rand_temp[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(15),
      I1 => I1,
      O => \n_0_rand_temp[15]_i_1__1\
    );
\rand_temp[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(16),
      I1 => I1,
      O => \n_0_rand_temp[16]_i_1__1\
    );
\rand_temp[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(17),
      I1 => I1,
      O => \n_0_rand_temp[17]_i_1\
    );
\rand_temp[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(18),
      I1 => I1,
      O => \n_0_rand_temp[18]_i_1__1\
    );
\rand_temp[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(19),
      I1 => I1,
      O => \n_0_rand_temp[19]_i_1__1\
    );
\rand_temp[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(1),
      I1 => I1,
      O => \n_0_rand_temp[1]_i_1__1\
    );
\rand_temp[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(20),
      I1 => I1,
      O => \n_0_rand_temp[20]_i_1__1\
    );
\rand_temp[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(21),
      I1 => I1,
      O => \n_0_rand_temp[21]_i_1__1\
    );
\rand_temp[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(22),
      I1 => I1,
      O => \n_0_rand_temp[22]_i_1\
    );
\rand_temp[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(23),
      I1 => I1,
      O => \n_0_rand_temp[23]_i_1__1\
    );
\rand_temp[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(24),
      I1 => I1,
      O => \n_0_rand_temp[24]_i_1__1\
    );
\rand_temp[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(25),
      I1 => I1,
      O => \n_0_rand_temp[25]_i_1__1\
    );
\rand_temp[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(26),
      I1 => I1,
      O => \n_0_rand_temp[26]_i_1__1\
    );
\rand_temp[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(27),
      I1 => I1,
      O => \n_0_rand_temp[27]_i_1__1\
    );
\rand_temp[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(28),
      I1 => I1,
      O => \n_0_rand_temp[28]_i_1\
    );
\rand_temp[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(29),
      I1 => I1,
      O => \n_0_rand_temp[29]_i_1__1\
    );
\rand_temp[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(2),
      I1 => I1,
      O => \n_0_rand_temp[2]_i_1__1\
    );
\rand_temp[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(30),
      I1 => I1,
      O => \n_0_rand_temp[30]_i_1\
    );
\rand_temp[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(31),
      I1 => I1,
      O => \n_0_rand_temp[31]_i_1__1\
    );
\rand_temp[32]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(32),
      I1 => I1,
      O => \n_0_rand_temp[32]_i_1__1\
    );
\rand_temp[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(33),
      I1 => I1,
      O => \n_0_rand_temp[33]_i_1\
    );
\rand_temp[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(3),
      I1 => I1,
      O => \n_0_rand_temp[3]_i_1\
    );
\rand_temp[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(4),
      I1 => I1,
      O => \n_0_rand_temp[4]_i_1__1\
    );
\rand_temp[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(5),
      I1 => I1,
      O => \n_0_rand_temp[5]_i_1\
    );
\rand_temp[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(6),
      I1 => I1,
      O => \n_0_rand_temp[6]_i_1__1\
    );
\rand_temp[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(7),
      I1 => I1,
      O => \n_0_rand_temp[7]_i_1__1\
    );
\rand_temp[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(8),
      I1 => I1,
      O => \n_0_rand_temp[8]_i_1\
    );
\rand_temp[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(9),
      I1 => I1,
      O => \n_0_rand_temp[9]_i_1__1\
    );
\rand_temp_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[0]_i_1__1\,
      Q => p_0_in(1),
      R => \<const0>\
    );
\rand_temp_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[10]_i_1__1\,
      Q => p_0_in(11),
      R => \<const0>\
    );
\rand_temp_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[11]_i_1__1\,
      Q => p_0_in(12),
      R => \<const0>\
    );
\rand_temp_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[12]_i_1__1\,
      Q => p_0_in(13),
      R => \<const0>\
    );
\rand_temp_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[13]_i_1__1\,
      Q => p_0_in(14),
      R => \<const0>\
    );
\rand_temp_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[14]_i_1\,
      Q => p_0_in(15),
      R => \<const0>\
    );
\rand_temp_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[15]_i_1__1\,
      Q => p_0_in(16),
      R => \<const0>\
    );
\rand_temp_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[16]_i_1__1\,
      Q => p_0_in(17),
      R => \<const0>\
    );
\rand_temp_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[17]_i_1\,
      Q => p_0_in(18),
      R => \<const0>\
    );
\rand_temp_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[18]_i_1__1\,
      Q => p_0_in(19),
      R => \<const0>\
    );
\rand_temp_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[19]_i_1__1\,
      Q => p_0_in(20),
      R => \<const0>\
    );
\rand_temp_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[1]_i_1__1\,
      Q => p_0_in(2),
      R => \<const0>\
    );
\rand_temp_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[20]_i_1__1\,
      Q => p_0_in(21),
      R => \<const0>\
    );
\rand_temp_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[21]_i_1__1\,
      Q => p_0_in(22),
      R => \<const0>\
    );
\rand_temp_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[22]_i_1\,
      Q => p_0_in(23),
      R => \<const0>\
    );
\rand_temp_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[23]_i_1__1\,
      Q => p_0_in(24),
      R => \<const0>\
    );
\rand_temp_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[24]_i_1__1\,
      Q => p_0_in(25),
      R => \<const0>\
    );
\rand_temp_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[25]_i_1__1\,
      Q => p_0_in(26),
      R => \<const0>\
    );
\rand_temp_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[26]_i_1__1\,
      Q => p_0_in(27),
      R => \<const0>\
    );
\rand_temp_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[27]_i_1__1\,
      Q => p_0_in(28),
      R => \<const0>\
    );
\rand_temp_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[28]_i_1\,
      Q => p_0_in(29),
      R => \<const0>\
    );
\rand_temp_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[29]_i_1__1\,
      Q => p_0_in(30),
      R => \<const0>\
    );
\rand_temp_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[2]_i_1__1\,
      Q => p_0_in(3),
      R => \<const0>\
    );
\rand_temp_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[30]_i_1\,
      Q => p_0_in(31),
      R => \<const0>\
    );
\rand_temp_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[31]_i_1__1\,
      Q => p_0_in(32),
      R => \<const0>\
    );
\rand_temp_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[32]_i_1__1\,
      Q => p_0_in(33),
      R => \<const0>\
    );
\rand_temp_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[33]_i_1\,
      Q => \n_0_rand_temp_reg[33]\,
      R => \<const0>\
    );
\rand_temp_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[3]_i_1\,
      Q => p_0_in(4),
      R => \<const0>\
    );
\rand_temp_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[4]_i_1__1\,
      Q => p_0_in(5),
      R => \<const0>\
    );
\rand_temp_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[5]_i_1\,
      Q => p_0_in(6),
      R => \<const0>\
    );
\rand_temp_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[6]_i_1__1\,
      Q => p_0_in(7),
      R => \<const0>\
    );
\rand_temp_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[7]_i_1__1\,
      Q => p_0_in(8),
      R => \<const0>\
    );
\rand_temp_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[8]_i_1\,
      Q => p_0_in(9),
      R => \<const0>\
    );
\rand_temp_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I2,
      D => \n_0_rand_temp[9]_i_1__1\,
      Q => p_0_in(10),
      R => \<const0>\
    );
\random_num[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_0_in(33),
      I1 => \n_0_rand_temp_reg[33]\,
      O => p_0_in(0)
    );
\random_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(0),
      Q => Q(0),
      R => I98(0)
    );
\random_num_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(10),
      Q => Q(10),
      R => I98(0)
    );
\random_num_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(11),
      Q => Q(11),
      R => I98(0)
    );
\random_num_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(12),
      Q => Q(12),
      R => I98(0)
    );
\random_num_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(13),
      Q => Q(13),
      R => I98(0)
    );
\random_num_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(14),
      Q => Q(14),
      R => I98(0)
    );
\random_num_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(15),
      Q => Q(15),
      R => I98(0)
    );
\random_num_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(16),
      Q => Q(16),
      R => I98(0)
    );
\random_num_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(17),
      Q => Q(17),
      R => I98(0)
    );
\random_num_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(18),
      Q => Q(18),
      R => I98(0)
    );
\random_num_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(19),
      Q => Q(19),
      R => I98(0)
    );
\random_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(1),
      Q => Q(1),
      R => I98(0)
    );
\random_num_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(20),
      Q => Q(20),
      R => I98(0)
    );
\random_num_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(21),
      Q => Q(21),
      R => I98(0)
    );
\random_num_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(22),
      Q => Q(22),
      R => I98(0)
    );
\random_num_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(23),
      Q => Q(23),
      R => I98(0)
    );
\random_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(2),
      Q => Q(2),
      R => I98(0)
    );
\random_num_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(3),
      Q => Q(3),
      R => I98(0)
    );
\random_num_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(4),
      Q => Q(4),
      R => I98(0)
    );
\random_num_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(5),
      Q => Q(5),
      R => I98(0)
    );
\random_num_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(6),
      Q => Q(6),
      R => I98(0)
    );
\random_num_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(7),
      Q => Q(7),
      R => I98(0)
    );
\random_num_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(8),
      Q => Q(8),
      R => I98(0)
    );
\random_num_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I2,
      D => p_0_in(9),
      Q => Q(9),
      R => I98(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0v_tpg_v5_0_DELAY is
  port (
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I54 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    O50 : in STD_LOGIC;
    O51 : in STD_LOGIC;
    O52 : in STD_LOGIC;
    O53 : in STD_LOGIC;
    O54 : in STD_LOGIC
  );
end v_tpg_0v_tpg_v5_0_DELAY;

architecture STRUCTURE of v_tpg_0v_tpg_v5_0_DELAY is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \n_0_Cr[0]_i_3\ : STD_LOGIC;
  signal \n_0_Cr[1]_i_3\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][0]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][1]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][2]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][3]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][4]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][5]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][6]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][7]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][8]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][9]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[3][0]__0\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[3][1]__0\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[3][2]__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Cb[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Cb[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Cr[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Cr[1]_i_1\ : label is "soft_lutpair1";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][7]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][8]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.BlueComponentDelay/needs_delay.shift_register_reg[2][9]_srl2 ";
begin
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O20 <= \^o20\;
\Cb[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3,
      I1 => I72,
      I2 => \n_0_Cr[0]_i_3\,
      O => O1(0)
    );
\Cb[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6,
      I1 => I72,
      I2 => \n_0_Cr[1]_i_3\,
      O => O1(1)
    );
\Cb[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000CFC0"
    )
    port map (
      I0 => O50,
      I1 => Q(2),
      I2 => I54,
      I3 => \n_0_needs_delay.shift_register_reg[3][2]__0\,
      I4 => I73,
      I5 => I74,
      O => O3
    );
\Cr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2,
      I1 => I72,
      I2 => \n_0_Cr[0]_i_3\,
      O => D(0)
    );
\Cr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000CFC0"
    )
    port map (
      I0 => I4,
      I1 => Q(0),
      I2 => I54,
      I3 => \n_0_needs_delay.shift_register_reg[3][0]__0\,
      I4 => I73,
      I5 => I74,
      O => \n_0_Cr[0]_i_3\
    );
\Cr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I5,
      I1 => I72,
      I2 => \n_0_Cr[1]_i_3\,
      O => D(1)
    );
\Cr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000CFC0"
    )
    port map (
      I0 => I7,
      I1 => Q(1),
      I2 => I54,
      I3 => \n_0_needs_delay.shift_register_reg[3][1]__0\,
      I4 => I73,
      I5 => I74,
      O => \n_0_Cr[1]_i_3\
    );
\Cr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F0FFCC00AA"
    )
    port map (
      I0 => \n_0_needs_delay.shift_register_reg[3][2]__0\,
      I1 => Q(2),
      I2 => O50,
      I3 => I73,
      I4 => I54,
      I5 => I74,
      O => O2
    );
\Cr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFCCFFF000AA"
    )
    port map (
      I0 => \^o20\,
      I1 => Q(3),
      I2 => O51,
      I3 => I73,
      I4 => I74,
      I5 => I54,
      O => O4
    );
\Cr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCFFF000AA"
    )
    port map (
      I0 => \^o19\,
      I1 => Q(4),
      I2 => O52,
      I3 => I73,
      I4 => I74,
      I5 => I54,
      O => O5
    );
\Cr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCFFF000AA"
    )
    port map (
      I0 => \^o18\,
      I1 => Q(5),
      I2 => O53,
      I3 => I73,
      I4 => I74,
      I5 => I54,
      O => O6
    );
\Cr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CC00F0FFAA"
    )
    port map (
      I0 => \^o17\,
      I1 => Q(6),
      I2 => O54,
      I3 => I73,
      I4 => I74,
      I5 => I54,
      O => O7
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][0]_srl2\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][1]_srl2\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][2]_srl2\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][3]_srl2\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][4]_srl2\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][5]_srl2\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][6]_srl2\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][7]_srl2\
    );
\needs_delay.shift_register_reg[2][8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][8]_srl2\
    );
\needs_delay.shift_register_reg[2][9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][9]_srl2\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][0]_srl2\,
      Q => \n_0_needs_delay.shift_register_reg[3][0]__0\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][1]_srl2\,
      Q => \n_0_needs_delay.shift_register_reg[3][1]__0\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][2]_srl2\,
      Q => \n_0_needs_delay.shift_register_reg[3][2]__0\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][3]_srl2\,
      Q => \^o20\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][4]_srl2\,
      Q => \^o19\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][5]_srl2\,
      Q => \^o18\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][6]_srl2\,
      Q => \^o17\,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][7]_srl2\,
      Q => O16,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][8]_srl2\,
      Q => O15,
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][9]_srl2\,
      Q => O14,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0v_tpg_v5_0_DELAY_0 is
  port (
    O13 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O83 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I54 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I74 : in STD_LOGIC;
    O52 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    O51 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v_tpg_0v_tpg_v5_0_DELAY_0 : entity is "v_tpg_v5_0_DELAY";
end v_tpg_0v_tpg_v5_0_DELAY_0;

architecture STRUCTURE of v_tpg_0v_tpg_v5_0_DELAY_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][0]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][1]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][2]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][3]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][4]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][5]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][6]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][7]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][8]_srl2\ : STD_LOGIC;
  signal \n_0_needs_delay.shift_register_reg[2][9]_srl2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][7]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][8]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\tpg_top_inst/intcore/Generate2ChInput.GreenComponentDelay/needs_delay.shift_register_reg[2][9]_srl2 ";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\Y[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \needs_delay.shift_register_reg[3]_0\(0),
      I1 => I54,
      I2 => Q(0),
      I3 => I74,
      I4 => I3,
      I5 => I73,
      O => O87
    );
\Y[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \needs_delay.shift_register_reg[3]_0\(1),
      I1 => I54,
      I2 => Q(1),
      I3 => I74,
      I4 => I2,
      I5 => I73,
      O => O86
    );
\Y[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \needs_delay.shift_register_reg[3]_0\(3),
      I1 => I54,
      I2 => Q(2),
      I3 => I74,
      I4 => O51,
      I5 => I73,
      O => O1
    );
\Y[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \needs_delay.shift_register_reg[3]_0\(4),
      I1 => I54,
      I2 => Q(3),
      I3 => I74,
      I4 => O52,
      I5 => I73,
      O => O83
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][0]_srl2\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][1]_srl2\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][2]_srl2\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][3]_srl2\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][4]_srl2\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][5]_srl2\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][6]_srl2\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][7]_srl2\
    );
\needs_delay.shift_register_reg[2][8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][8]_srl2\
    );
\needs_delay.shift_register_reg[2][9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => I1,
      CLK => aclk,
      D => \<const0>\,
      Q => \n_0_needs_delay.shift_register_reg[2][9]_srl2\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][0]_srl2\,
      Q => \needs_delay.shift_register_reg[3]_0\(0),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][1]_srl2\,
      Q => \needs_delay.shift_register_reg[3]_0\(1),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][2]_srl2\,
      Q => O13(0),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][3]_srl2\,
      Q => \needs_delay.shift_register_reg[3]_0\(3),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][4]_srl2\,
      Q => \needs_delay.shift_register_reg[3]_0\(4),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][5]_srl2\,
      Q => O13(1),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][6]_srl2\,
      Q => O13(2),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][7]_srl2\,
      Q => O13(3),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][8]_srl2\,
      Q => O13(4),
      R => \<const0>\
    );
\needs_delay.shift_register_reg[3][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_needs_delay.shift_register_reg[2][9]_srl2\,
      Q => O13(5),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0video_clock_cross is
  port (
    clk : in STD_LOGIC;
    in_data : in STD_LOGIC_VECTOR ( 44 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 44 downto 0 )
  );
  attribute C_NUM_SYNC_REGS : integer;
  attribute C_NUM_SYNC_REGS of v_tpg_0video_clock_cross : entity is 3;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of v_tpg_0video_clock_cross : entity is 45;
  attribute shreg_extract : string;
  attribute shreg_extract of v_tpg_0video_clock_cross : entity is "no";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of v_tpg_0video_clock_cross : entity is "yes";
end v_tpg_0video_clock_cross;

architecture STRUCTURE of v_tpg_0video_clock_cross is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \data_sync_reg[0]__0\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal \data_sync_reg[1]__0\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \data_sync_reg[0][0]\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \data_sync_reg[0][0]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][10]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][10]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][11]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][11]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][12]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][12]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][13]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][13]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][14]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][14]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][15]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][15]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][16]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][16]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][17]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][17]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][18]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][18]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][19]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][19]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][1]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][1]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][20]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][20]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][21]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][21]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][22]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][22]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][23]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][23]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][24]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][24]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][25]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][25]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][26]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][26]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][27]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][27]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][28]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][28]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][29]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][29]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][2]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][2]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][30]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][30]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][31]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][31]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][32]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][32]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][33]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][33]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][34]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][34]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][35]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][35]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][36]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][36]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][37]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][37]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][38]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][38]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][39]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][39]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][3]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][3]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][40]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][40]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][41]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][41]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][42]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][42]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][43]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][43]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][44]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][44]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][4]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][4]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][5]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][5]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][6]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][6]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][7]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][7]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][8]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][8]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][9]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][9]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][0]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][0]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][10]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][10]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][11]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][11]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][12]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][12]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][13]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][13]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][14]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][14]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][15]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][15]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][16]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][16]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][17]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][17]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][18]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][18]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][19]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][19]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][1]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][1]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][20]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][20]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][21]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][21]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][22]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][22]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][23]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][23]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][24]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][24]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][25]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][25]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][26]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][26]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][27]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][27]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][28]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][28]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][29]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][29]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][2]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][2]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][30]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][30]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][31]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][31]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][32]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][32]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][33]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][33]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][34]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][34]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][35]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][35]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][36]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][36]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][37]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][37]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][38]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][38]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][39]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][39]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][3]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][3]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][40]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][40]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][41]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][41]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][42]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][42]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][43]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][43]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][44]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][44]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][4]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][4]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][5]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][5]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][6]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][6]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][7]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][7]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][8]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][8]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][9]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][9]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][0]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][0]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][10]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][10]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][11]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][11]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][12]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][12]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][13]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][13]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][14]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][14]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][15]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][15]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][16]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][16]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][17]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][17]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][18]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][18]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][19]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][19]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][1]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][1]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][20]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][20]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][21]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][21]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][22]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][22]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][23]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][23]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][24]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][24]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][25]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][25]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][26]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][26]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][27]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][27]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][28]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][28]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][29]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][29]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][2]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][2]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][30]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][30]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][31]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][31]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][32]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][32]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][33]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][33]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][34]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][34]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][35]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][35]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][36]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][36]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][37]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][37]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][38]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][38]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][39]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][39]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][3]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][3]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][40]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][40]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][41]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][41]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][42]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][42]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][43]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][43]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][44]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][44]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][4]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][4]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][5]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][5]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][6]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][6]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][7]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][7]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][8]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][8]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][9]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][9]\ : label is "NO";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\data_sync_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(0),
      Q => \data_sync_reg[0]__0\(0),
      R => \<const0>\
    );
\data_sync_reg[0][10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(10),
      Q => \data_sync_reg[0]__0\(10),
      R => \<const0>\
    );
\data_sync_reg[0][11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(11),
      Q => \data_sync_reg[0]__0\(11),
      R => \<const0>\
    );
\data_sync_reg[0][12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(12),
      Q => \data_sync_reg[0]__0\(12),
      R => \<const0>\
    );
\data_sync_reg[0][13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(13),
      Q => \data_sync_reg[0]__0\(13),
      R => \<const0>\
    );
\data_sync_reg[0][14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(14),
      Q => \data_sync_reg[0]__0\(14),
      R => \<const0>\
    );
\data_sync_reg[0][15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(15),
      Q => \data_sync_reg[0]__0\(15),
      R => \<const0>\
    );
\data_sync_reg[0][16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(16),
      Q => \data_sync_reg[0]__0\(16),
      R => \<const0>\
    );
\data_sync_reg[0][17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(17),
      Q => \data_sync_reg[0]__0\(17),
      R => \<const0>\
    );
\data_sync_reg[0][18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(18),
      Q => \data_sync_reg[0]__0\(18),
      R => \<const0>\
    );
\data_sync_reg[0][19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(19),
      Q => \data_sync_reg[0]__0\(19),
      R => \<const0>\
    );
\data_sync_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(1),
      Q => \data_sync_reg[0]__0\(1),
      R => \<const0>\
    );
\data_sync_reg[0][20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(20),
      Q => \data_sync_reg[0]__0\(20),
      R => \<const0>\
    );
\data_sync_reg[0][21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(21),
      Q => \data_sync_reg[0]__0\(21),
      R => \<const0>\
    );
\data_sync_reg[0][22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(22),
      Q => \data_sync_reg[0]__0\(22),
      R => \<const0>\
    );
\data_sync_reg[0][23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(23),
      Q => \data_sync_reg[0]__0\(23),
      R => \<const0>\
    );
\data_sync_reg[0][24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(24),
      Q => \data_sync_reg[0]__0\(24),
      R => \<const0>\
    );
\data_sync_reg[0][25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(25),
      Q => \data_sync_reg[0]__0\(25),
      R => \<const0>\
    );
\data_sync_reg[0][26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(26),
      Q => \data_sync_reg[0]__0\(26),
      R => \<const0>\
    );
\data_sync_reg[0][27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(27),
      Q => \data_sync_reg[0]__0\(27),
      R => \<const0>\
    );
\data_sync_reg[0][28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(28),
      Q => \data_sync_reg[0]__0\(28),
      R => \<const0>\
    );
\data_sync_reg[0][29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(29),
      Q => \data_sync_reg[0]__0\(29),
      R => \<const0>\
    );
\data_sync_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(2),
      Q => \data_sync_reg[0]__0\(2),
      R => \<const0>\
    );
\data_sync_reg[0][30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(30),
      Q => \data_sync_reg[0]__0\(30),
      R => \<const0>\
    );
\data_sync_reg[0][31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(31),
      Q => \data_sync_reg[0]__0\(31),
      R => \<const0>\
    );
\data_sync_reg[0][32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(32),
      Q => \data_sync_reg[0]__0\(32),
      R => \<const0>\
    );
\data_sync_reg[0][33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(33),
      Q => \data_sync_reg[0]__0\(33),
      R => \<const0>\
    );
\data_sync_reg[0][34]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(34),
      Q => \data_sync_reg[0]__0\(34),
      R => \<const0>\
    );
\data_sync_reg[0][35]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(35),
      Q => \data_sync_reg[0]__0\(35),
      R => \<const0>\
    );
\data_sync_reg[0][36]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(36),
      Q => \data_sync_reg[0]__0\(36),
      R => \<const0>\
    );
\data_sync_reg[0][37]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(37),
      Q => \data_sync_reg[0]__0\(37),
      R => \<const0>\
    );
\data_sync_reg[0][38]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(38),
      Q => \data_sync_reg[0]__0\(38),
      R => \<const0>\
    );
\data_sync_reg[0][39]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(39),
      Q => \data_sync_reg[0]__0\(39),
      R => \<const0>\
    );
\data_sync_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(3),
      Q => \data_sync_reg[0]__0\(3),
      R => \<const0>\
    );
\data_sync_reg[0][40]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(40),
      Q => \data_sync_reg[0]__0\(40),
      R => \<const0>\
    );
\data_sync_reg[0][41]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(41),
      Q => \data_sync_reg[0]__0\(41),
      R => \<const0>\
    );
\data_sync_reg[0][42]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(42),
      Q => \data_sync_reg[0]__0\(42),
      R => \<const0>\
    );
\data_sync_reg[0][43]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(43),
      Q => \data_sync_reg[0]__0\(43),
      R => \<const0>\
    );
\data_sync_reg[0][44]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(44),
      Q => \data_sync_reg[0]__0\(44),
      R => \<const0>\
    );
\data_sync_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(4),
      Q => \data_sync_reg[0]__0\(4),
      R => \<const0>\
    );
\data_sync_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(5),
      Q => \data_sync_reg[0]__0\(5),
      R => \<const0>\
    );
\data_sync_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(6),
      Q => \data_sync_reg[0]__0\(6),
      R => \<const0>\
    );
\data_sync_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(7),
      Q => \data_sync_reg[0]__0\(7),
      R => \<const0>\
    );
\data_sync_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(8),
      Q => \data_sync_reg[0]__0\(8),
      R => \<const0>\
    );
\data_sync_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(9),
      Q => \data_sync_reg[0]__0\(9),
      R => \<const0>\
    );
\data_sync_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(0),
      Q => \data_sync_reg[1]__0\(0),
      R => \<const0>\
    );
\data_sync_reg[1][10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(10),
      Q => \data_sync_reg[1]__0\(10),
      R => \<const0>\
    );
\data_sync_reg[1][11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(11),
      Q => \data_sync_reg[1]__0\(11),
      R => \<const0>\
    );
\data_sync_reg[1][12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(12),
      Q => \data_sync_reg[1]__0\(12),
      R => \<const0>\
    );
\data_sync_reg[1][13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(13),
      Q => \data_sync_reg[1]__0\(13),
      R => \<const0>\
    );
\data_sync_reg[1][14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(14),
      Q => \data_sync_reg[1]__0\(14),
      R => \<const0>\
    );
\data_sync_reg[1][15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(15),
      Q => \data_sync_reg[1]__0\(15),
      R => \<const0>\
    );
\data_sync_reg[1][16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(16),
      Q => \data_sync_reg[1]__0\(16),
      R => \<const0>\
    );
\data_sync_reg[1][17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(17),
      Q => \data_sync_reg[1]__0\(17),
      R => \<const0>\
    );
\data_sync_reg[1][18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(18),
      Q => \data_sync_reg[1]__0\(18),
      R => \<const0>\
    );
\data_sync_reg[1][19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(19),
      Q => \data_sync_reg[1]__0\(19),
      R => \<const0>\
    );
\data_sync_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(1),
      Q => \data_sync_reg[1]__0\(1),
      R => \<const0>\
    );
\data_sync_reg[1][20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(20),
      Q => \data_sync_reg[1]__0\(20),
      R => \<const0>\
    );
\data_sync_reg[1][21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(21),
      Q => \data_sync_reg[1]__0\(21),
      R => \<const0>\
    );
\data_sync_reg[1][22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(22),
      Q => \data_sync_reg[1]__0\(22),
      R => \<const0>\
    );
\data_sync_reg[1][23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(23),
      Q => \data_sync_reg[1]__0\(23),
      R => \<const0>\
    );
\data_sync_reg[1][24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(24),
      Q => \data_sync_reg[1]__0\(24),
      R => \<const0>\
    );
\data_sync_reg[1][25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(25),
      Q => \data_sync_reg[1]__0\(25),
      R => \<const0>\
    );
\data_sync_reg[1][26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(26),
      Q => \data_sync_reg[1]__0\(26),
      R => \<const0>\
    );
\data_sync_reg[1][27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(27),
      Q => \data_sync_reg[1]__0\(27),
      R => \<const0>\
    );
\data_sync_reg[1][28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(28),
      Q => \data_sync_reg[1]__0\(28),
      R => \<const0>\
    );
\data_sync_reg[1][29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(29),
      Q => \data_sync_reg[1]__0\(29),
      R => \<const0>\
    );
\data_sync_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(2),
      Q => \data_sync_reg[1]__0\(2),
      R => \<const0>\
    );
\data_sync_reg[1][30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(30),
      Q => \data_sync_reg[1]__0\(30),
      R => \<const0>\
    );
\data_sync_reg[1][31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(31),
      Q => \data_sync_reg[1]__0\(31),
      R => \<const0>\
    );
\data_sync_reg[1][32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(32),
      Q => \data_sync_reg[1]__0\(32),
      R => \<const0>\
    );
\data_sync_reg[1][33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(33),
      Q => \data_sync_reg[1]__0\(33),
      R => \<const0>\
    );
\data_sync_reg[1][34]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(34),
      Q => \data_sync_reg[1]__0\(34),
      R => \<const0>\
    );
\data_sync_reg[1][35]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(35),
      Q => \data_sync_reg[1]__0\(35),
      R => \<const0>\
    );
\data_sync_reg[1][36]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(36),
      Q => \data_sync_reg[1]__0\(36),
      R => \<const0>\
    );
\data_sync_reg[1][37]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(37),
      Q => \data_sync_reg[1]__0\(37),
      R => \<const0>\
    );
\data_sync_reg[1][38]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(38),
      Q => \data_sync_reg[1]__0\(38),
      R => \<const0>\
    );
\data_sync_reg[1][39]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(39),
      Q => \data_sync_reg[1]__0\(39),
      R => \<const0>\
    );
\data_sync_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(3),
      Q => \data_sync_reg[1]__0\(3),
      R => \<const0>\
    );
\data_sync_reg[1][40]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(40),
      Q => \data_sync_reg[1]__0\(40),
      R => \<const0>\
    );
\data_sync_reg[1][41]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(41),
      Q => \data_sync_reg[1]__0\(41),
      R => \<const0>\
    );
\data_sync_reg[1][42]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(42),
      Q => \data_sync_reg[1]__0\(42),
      R => \<const0>\
    );
\data_sync_reg[1][43]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(43),
      Q => \data_sync_reg[1]__0\(43),
      R => \<const0>\
    );
\data_sync_reg[1][44]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(44),
      Q => \data_sync_reg[1]__0\(44),
      R => \<const0>\
    );
\data_sync_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(4),
      Q => \data_sync_reg[1]__0\(4),
      R => \<const0>\
    );
\data_sync_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(5),
      Q => \data_sync_reg[1]__0\(5),
      R => \<const0>\
    );
\data_sync_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(6),
      Q => \data_sync_reg[1]__0\(6),
      R => \<const0>\
    );
\data_sync_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(7),
      Q => \data_sync_reg[1]__0\(7),
      R => \<const0>\
    );
\data_sync_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(8),
      Q => \data_sync_reg[1]__0\(8),
      R => \<const0>\
    );
\data_sync_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(9),
      Q => \data_sync_reg[1]__0\(9),
      R => \<const0>\
    );
\data_sync_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(0),
      Q => out_data(0),
      R => \<const0>\
    );
\data_sync_reg[2][10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(10),
      Q => out_data(10),
      R => \<const0>\
    );
\data_sync_reg[2][11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(11),
      Q => out_data(11),
      R => \<const0>\
    );
\data_sync_reg[2][12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(12),
      Q => out_data(12),
      R => \<const0>\
    );
\data_sync_reg[2][13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(13),
      Q => out_data(13),
      R => \<const0>\
    );
\data_sync_reg[2][14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(14),
      Q => out_data(14),
      R => \<const0>\
    );
\data_sync_reg[2][15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(15),
      Q => out_data(15),
      R => \<const0>\
    );
\data_sync_reg[2][16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(16),
      Q => out_data(16),
      R => \<const0>\
    );
\data_sync_reg[2][17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(17),
      Q => out_data(17),
      R => \<const0>\
    );
\data_sync_reg[2][18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(18),
      Q => out_data(18),
      R => \<const0>\
    );
\data_sync_reg[2][19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(19),
      Q => out_data(19),
      R => \<const0>\
    );
\data_sync_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(1),
      Q => out_data(1),
      R => \<const0>\
    );
\data_sync_reg[2][20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(20),
      Q => out_data(20),
      R => \<const0>\
    );
\data_sync_reg[2][21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(21),
      Q => out_data(21),
      R => \<const0>\
    );
\data_sync_reg[2][22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(22),
      Q => out_data(22),
      R => \<const0>\
    );
\data_sync_reg[2][23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(23),
      Q => out_data(23),
      R => \<const0>\
    );
\data_sync_reg[2][24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(24),
      Q => out_data(24),
      R => \<const0>\
    );
\data_sync_reg[2][25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(25),
      Q => out_data(25),
      R => \<const0>\
    );
\data_sync_reg[2][26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(26),
      Q => out_data(26),
      R => \<const0>\
    );
\data_sync_reg[2][27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(27),
      Q => out_data(27),
      R => \<const0>\
    );
\data_sync_reg[2][28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(28),
      Q => out_data(28),
      R => \<const0>\
    );
\data_sync_reg[2][29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(29),
      Q => out_data(29),
      R => \<const0>\
    );
\data_sync_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(2),
      Q => out_data(2),
      R => \<const0>\
    );
\data_sync_reg[2][30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(30),
      Q => out_data(30),
      R => \<const0>\
    );
\data_sync_reg[2][31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(31),
      Q => out_data(31),
      R => \<const0>\
    );
\data_sync_reg[2][32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(32),
      Q => out_data(32),
      R => \<const0>\
    );
\data_sync_reg[2][33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(33),
      Q => out_data(33),
      R => \<const0>\
    );
\data_sync_reg[2][34]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(34),
      Q => out_data(34),
      R => \<const0>\
    );
\data_sync_reg[2][35]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(35),
      Q => out_data(35),
      R => \<const0>\
    );
\data_sync_reg[2][36]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(36),
      Q => out_data(36),
      R => \<const0>\
    );
\data_sync_reg[2][37]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(37),
      Q => out_data(37),
      R => \<const0>\
    );
\data_sync_reg[2][38]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(38),
      Q => out_data(38),
      R => \<const0>\
    );
\data_sync_reg[2][39]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(39),
      Q => out_data(39),
      R => \<const0>\
    );
\data_sync_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(3),
      Q => out_data(3),
      R => \<const0>\
    );
\data_sync_reg[2][40]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(40),
      Q => out_data(40),
      R => \<const0>\
    );
\data_sync_reg[2][41]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(41),
      Q => out_data(41),
      R => \<const0>\
    );
\data_sync_reg[2][42]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(42),
      Q => out_data(42),
      R => \<const0>\
    );
\data_sync_reg[2][43]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(43),
      Q => out_data(43),
      R => \<const0>\
    );
\data_sync_reg[2][44]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(44),
      Q => out_data(44),
      R => \<const0>\
    );
\data_sync_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(4),
      Q => out_data(4),
      R => \<const0>\
    );
\data_sync_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(5),
      Q => out_data(5),
      R => \<const0>\
    );
\data_sync_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(6),
      Q => out_data(6),
      R => \<const0>\
    );
\data_sync_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(7),
      Q => out_data(7),
      R => \<const0>\
    );
\data_sync_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(8),
      Q => out_data(8),
      R => \<const0>\
    );
\data_sync_reg[2][9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(9),
      Q => out_data(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \v_tpg_0video_clock_cross__parameterized0\ is
  port (
    clk : in STD_LOGIC;
    in_data : in STD_LOGIC_VECTOR ( 33 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \v_tpg_0video_clock_cross__parameterized0\ : entity is "video_clock_cross";
  attribute C_NUM_SYNC_REGS : integer;
  attribute C_NUM_SYNC_REGS of \v_tpg_0video_clock_cross__parameterized0\ : entity is 3;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \v_tpg_0video_clock_cross__parameterized0\ : entity is 34;
  attribute shreg_extract : string;
  attribute shreg_extract of \v_tpg_0video_clock_cross__parameterized0\ : entity is "no";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \v_tpg_0video_clock_cross__parameterized0\ : entity is "yes";
end \v_tpg_0video_clock_cross__parameterized0\;

architecture STRUCTURE of \v_tpg_0video_clock_cross__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \data_sync_reg[0]__0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \data_sync_reg[1]__0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \data_sync_reg[0][0]\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \data_sync_reg[0][0]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][10]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][10]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][11]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][11]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][12]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][12]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][13]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][13]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][14]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][14]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][15]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][15]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][16]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][16]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][17]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][17]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][18]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][18]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][19]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][19]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][1]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][1]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][20]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][20]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][21]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][21]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][22]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][22]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][23]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][23]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][24]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][24]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][25]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][25]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][26]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][26]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][27]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][27]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][28]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][28]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][29]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][29]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][2]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][2]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][30]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][30]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][31]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][31]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][32]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][32]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][33]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][33]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][3]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][3]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][4]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][4]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][5]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][5]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][6]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][6]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][7]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][7]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][8]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][8]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[0][9]\ : label is true;
  attribute shift_extract of \data_sync_reg[0][9]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][0]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][0]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][10]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][10]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][11]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][11]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][12]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][12]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][13]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][13]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][14]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][14]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][15]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][15]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][16]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][16]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][17]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][17]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][18]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][18]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][19]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][19]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][1]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][1]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][20]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][20]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][21]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][21]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][22]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][22]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][23]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][23]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][24]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][24]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][25]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][25]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][26]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][26]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][27]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][27]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][28]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][28]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][29]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][29]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][2]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][2]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][30]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][30]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][31]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][31]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][32]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][32]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][33]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][33]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][3]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][3]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][4]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][4]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][5]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][5]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][6]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][6]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][7]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][7]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][8]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][8]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[1][9]\ : label is true;
  attribute shift_extract of \data_sync_reg[1][9]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][0]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][0]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][10]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][10]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][11]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][11]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][12]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][12]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][13]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][13]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][14]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][14]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][15]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][15]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][16]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][16]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][17]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][17]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][18]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][18]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][19]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][19]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][1]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][1]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][20]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][20]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][21]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][21]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][22]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][22]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][23]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][23]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][24]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][24]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][25]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][25]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][26]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][26]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][27]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][27]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][28]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][28]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][29]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][29]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][2]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][2]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][30]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][30]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][31]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][31]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][32]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][32]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][33]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][33]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][3]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][3]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][4]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][4]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][5]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][5]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][6]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][6]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][7]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][7]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][8]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][8]\ : label is "NO";
  attribute ASYNC_REG of \data_sync_reg[2][9]\ : label is true;
  attribute shift_extract of \data_sync_reg[2][9]\ : label is "NO";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\data_sync_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(0),
      Q => \data_sync_reg[0]__0\(0),
      R => \<const0>\
    );
\data_sync_reg[0][10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(10),
      Q => \data_sync_reg[0]__0\(10),
      R => \<const0>\
    );
\data_sync_reg[0][11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(11),
      Q => \data_sync_reg[0]__0\(11),
      R => \<const0>\
    );
\data_sync_reg[0][12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(12),
      Q => \data_sync_reg[0]__0\(12),
      R => \<const0>\
    );
\data_sync_reg[0][13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(13),
      Q => \data_sync_reg[0]__0\(13),
      R => \<const0>\
    );
\data_sync_reg[0][14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(14),
      Q => \data_sync_reg[0]__0\(14),
      R => \<const0>\
    );
\data_sync_reg[0][15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(15),
      Q => \data_sync_reg[0]__0\(15),
      R => \<const0>\
    );
\data_sync_reg[0][16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(16),
      Q => \data_sync_reg[0]__0\(16),
      R => \<const0>\
    );
\data_sync_reg[0][17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(17),
      Q => \data_sync_reg[0]__0\(17),
      R => \<const0>\
    );
\data_sync_reg[0][18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(18),
      Q => \data_sync_reg[0]__0\(18),
      R => \<const0>\
    );
\data_sync_reg[0][19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(19),
      Q => \data_sync_reg[0]__0\(19),
      R => \<const0>\
    );
\data_sync_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(1),
      Q => \data_sync_reg[0]__0\(1),
      R => \<const0>\
    );
\data_sync_reg[0][20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(20),
      Q => \data_sync_reg[0]__0\(20),
      R => \<const0>\
    );
\data_sync_reg[0][21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(21),
      Q => \data_sync_reg[0]__0\(21),
      R => \<const0>\
    );
\data_sync_reg[0][22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(22),
      Q => \data_sync_reg[0]__0\(22),
      R => \<const0>\
    );
\data_sync_reg[0][23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(23),
      Q => \data_sync_reg[0]__0\(23),
      R => \<const0>\
    );
\data_sync_reg[0][24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(24),
      Q => \data_sync_reg[0]__0\(24),
      R => \<const0>\
    );
\data_sync_reg[0][25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(25),
      Q => \data_sync_reg[0]__0\(25),
      R => \<const0>\
    );
\data_sync_reg[0][26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(26),
      Q => \data_sync_reg[0]__0\(26),
      R => \<const0>\
    );
\data_sync_reg[0][27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(27),
      Q => \data_sync_reg[0]__0\(27),
      R => \<const0>\
    );
\data_sync_reg[0][28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(28),
      Q => \data_sync_reg[0]__0\(28),
      R => \<const0>\
    );
\data_sync_reg[0][29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(29),
      Q => \data_sync_reg[0]__0\(29),
      R => \<const0>\
    );
\data_sync_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(2),
      Q => \data_sync_reg[0]__0\(2),
      R => \<const0>\
    );
\data_sync_reg[0][30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(30),
      Q => \data_sync_reg[0]__0\(30),
      R => \<const0>\
    );
\data_sync_reg[0][31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(31),
      Q => \data_sync_reg[0]__0\(31),
      R => \<const0>\
    );
\data_sync_reg[0][32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(32),
      Q => \data_sync_reg[0]__0\(32),
      R => \<const0>\
    );
\data_sync_reg[0][33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(33),
      Q => \data_sync_reg[0]__0\(33),
      R => \<const0>\
    );
\data_sync_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(3),
      Q => \data_sync_reg[0]__0\(3),
      R => \<const0>\
    );
\data_sync_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(4),
      Q => \data_sync_reg[0]__0\(4),
      R => \<const0>\
    );
\data_sync_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(5),
      Q => \data_sync_reg[0]__0\(5),
      R => \<const0>\
    );
\data_sync_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(6),
      Q => \data_sync_reg[0]__0\(6),
      R => \<const0>\
    );
\data_sync_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(7),
      Q => \data_sync_reg[0]__0\(7),
      R => \<const0>\
    );
\data_sync_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(8),
      Q => \data_sync_reg[0]__0\(8),
      R => \<const0>\
    );
\data_sync_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => in_data(9),
      Q => \data_sync_reg[0]__0\(9),
      R => \<const0>\
    );
\data_sync_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(0),
      Q => \data_sync_reg[1]__0\(0),
      R => \<const0>\
    );
\data_sync_reg[1][10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(10),
      Q => \data_sync_reg[1]__0\(10),
      R => \<const0>\
    );
\data_sync_reg[1][11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(11),
      Q => \data_sync_reg[1]__0\(11),
      R => \<const0>\
    );
\data_sync_reg[1][12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(12),
      Q => \data_sync_reg[1]__0\(12),
      R => \<const0>\
    );
\data_sync_reg[1][13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(13),
      Q => \data_sync_reg[1]__0\(13),
      R => \<const0>\
    );
\data_sync_reg[1][14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(14),
      Q => \data_sync_reg[1]__0\(14),
      R => \<const0>\
    );
\data_sync_reg[1][15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(15),
      Q => \data_sync_reg[1]__0\(15),
      R => \<const0>\
    );
\data_sync_reg[1][16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(16),
      Q => \data_sync_reg[1]__0\(16),
      R => \<const0>\
    );
\data_sync_reg[1][17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(17),
      Q => \data_sync_reg[1]__0\(17),
      R => \<const0>\
    );
\data_sync_reg[1][18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(18),
      Q => \data_sync_reg[1]__0\(18),
      R => \<const0>\
    );
\data_sync_reg[1][19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(19),
      Q => \data_sync_reg[1]__0\(19),
      R => \<const0>\
    );
\data_sync_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(1),
      Q => \data_sync_reg[1]__0\(1),
      R => \<const0>\
    );
\data_sync_reg[1][20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(20),
      Q => \data_sync_reg[1]__0\(20),
      R => \<const0>\
    );
\data_sync_reg[1][21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(21),
      Q => \data_sync_reg[1]__0\(21),
      R => \<const0>\
    );
\data_sync_reg[1][22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(22),
      Q => \data_sync_reg[1]__0\(22),
      R => \<const0>\
    );
\data_sync_reg[1][23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(23),
      Q => \data_sync_reg[1]__0\(23),
      R => \<const0>\
    );
\data_sync_reg[1][24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(24),
      Q => \data_sync_reg[1]__0\(24),
      R => \<const0>\
    );
\data_sync_reg[1][25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(25),
      Q => \data_sync_reg[1]__0\(25),
      R => \<const0>\
    );
\data_sync_reg[1][26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(26),
      Q => \data_sync_reg[1]__0\(26),
      R => \<const0>\
    );
\data_sync_reg[1][27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(27),
      Q => \data_sync_reg[1]__0\(27),
      R => \<const0>\
    );
\data_sync_reg[1][28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(28),
      Q => \data_sync_reg[1]__0\(28),
      R => \<const0>\
    );
\data_sync_reg[1][29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(29),
      Q => \data_sync_reg[1]__0\(29),
      R => \<const0>\
    );
\data_sync_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(2),
      Q => \data_sync_reg[1]__0\(2),
      R => \<const0>\
    );
\data_sync_reg[1][30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(30),
      Q => \data_sync_reg[1]__0\(30),
      R => \<const0>\
    );
\data_sync_reg[1][31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(31),
      Q => \data_sync_reg[1]__0\(31),
      R => \<const0>\
    );
\data_sync_reg[1][32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(32),
      Q => \data_sync_reg[1]__0\(32),
      R => \<const0>\
    );
\data_sync_reg[1][33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(33),
      Q => \data_sync_reg[1]__0\(33),
      R => \<const0>\
    );
\data_sync_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(3),
      Q => \data_sync_reg[1]__0\(3),
      R => \<const0>\
    );
\data_sync_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(4),
      Q => \data_sync_reg[1]__0\(4),
      R => \<const0>\
    );
\data_sync_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(5),
      Q => \data_sync_reg[1]__0\(5),
      R => \<const0>\
    );
\data_sync_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(6),
      Q => \data_sync_reg[1]__0\(6),
      R => \<const0>\
    );
\data_sync_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(7),
      Q => \data_sync_reg[1]__0\(7),
      R => \<const0>\
    );
\data_sync_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(8),
      Q => \data_sync_reg[1]__0\(8),
      R => \<const0>\
    );
\data_sync_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[0]__0\(9),
      Q => \data_sync_reg[1]__0\(9),
      R => \<const0>\
    );
\data_sync_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(0),
      Q => out_data(0),
      R => \<const0>\
    );
\data_sync_reg[2][10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(10),
      Q => out_data(10),
      R => \<const0>\
    );
\data_sync_reg[2][11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(11),
      Q => out_data(11),
      R => \<const0>\
    );
\data_sync_reg[2][12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(12),
      Q => out_data(12),
      R => \<const0>\
    );
\data_sync_reg[2][13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(13),
      Q => out_data(13),
      R => \<const0>\
    );
\data_sync_reg[2][14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(14),
      Q => out_data(14),
      R => \<const0>\
    );
\data_sync_reg[2][15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(15),
      Q => out_data(15),
      R => \<const0>\
    );
\data_sync_reg[2][16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(16),
      Q => out_data(16),
      R => \<const0>\
    );
\data_sync_reg[2][17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(17),
      Q => out_data(17),
      R => \<const0>\
    );
\data_sync_reg[2][18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(18),
      Q => out_data(18),
      R => \<const0>\
    );
\data_sync_reg[2][19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(19),
      Q => out_data(19),
      R => \<const0>\
    );
\data_sync_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(1),
      Q => out_data(1),
      R => \<const0>\
    );
\data_sync_reg[2][20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(20),
      Q => out_data(20),
      R => \<const0>\
    );
\data_sync_reg[2][21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(21),
      Q => out_data(21),
      R => \<const0>\
    );
\data_sync_reg[2][22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(22),
      Q => out_data(22),
      R => \<const0>\
    );
\data_sync_reg[2][23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(23),
      Q => out_data(23),
      R => \<const0>\
    );
\data_sync_reg[2][24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(24),
      Q => out_data(24),
      R => \<const0>\
    );
\data_sync_reg[2][25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(25),
      Q => out_data(25),
      R => \<const0>\
    );
\data_sync_reg[2][26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(26),
      Q => out_data(26),
      R => \<const0>\
    );
\data_sync_reg[2][27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(27),
      Q => out_data(27),
      R => \<const0>\
    );
\data_sync_reg[2][28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(28),
      Q => out_data(28),
      R => \<const0>\
    );
\data_sync_reg[2][29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(29),
      Q => out_data(29),
      R => \<const0>\
    );
\data_sync_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(2),
      Q => out_data(2),
      R => \<const0>\
    );
\data_sync_reg[2][30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(30),
      Q => out_data(30),
      R => \<const0>\
    );
\data_sync_reg[2][31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(31),
      Q => out_data(31),
      R => \<const0>\
    );
\data_sync_reg[2][32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(32),
      Q => out_data(32),
      R => \<const0>\
    );
\data_sync_reg[2][33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(33),
      Q => out_data(33),
      R => \<const0>\
    );
\data_sync_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(3),
      Q => out_data(3),
      R => \<const0>\
    );
\data_sync_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(4),
      Q => out_data(4),
      R => \<const0>\
    );
\data_sync_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(5),
      Q => out_data(5),
      R => \<const0>\
    );
\data_sync_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(6),
      Q => out_data(6),
      R => \<const0>\
    );
\data_sync_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(7),
      Q => out_data(7),
      R => \<const0>\
    );
\data_sync_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(8),
      Q => out_data(8),
      R => \<const0>\
    );
\data_sync_reg[2][9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \<const1>\,
      D => \data_sync_reg[1]__0\(9),
      Q => out_data(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0zplate is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    NewVDelta_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    d_vsync0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    O23 : in STD_LOGIC;
    O24 : in STD_LOGIC;
    O25 : in STD_LOGIC;
    O26 : in STD_LOGIC;
    O27 : in STD_LOGIC;
    O28 : in STD_LOGIC;
    O29 : in STD_LOGIC;
    O30 : in STD_LOGIC;
    I107 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I108 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I111 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I112 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I113 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC
  );
end v_tpg_0zplate;

architecture STRUCTURE of v_tpg_0zplate is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CurrentHLUTAddr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CurrentVLUTAddr_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NewHDelta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^newvdelta_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal d2_line_end : STD_LOGIC;
  signal d_line_end : STD_LOGIC;
  signal d_line_end0 : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[0]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[1]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[2]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[3]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[3]_i_3\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[3]_i_4\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[3]_i_5\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[3]_i_6\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr[4]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentHLUTAddr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_2\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_3\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_4\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_5\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_6\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_7\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_8\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[0]_i_9\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_2\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_3\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_4\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_5\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_6\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_7\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[12]_i_8\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_2\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_3\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_4\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_5\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_6\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_7\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_8\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[4]_i_9\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_2\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_3\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_4\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_5\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_6\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_7\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_8\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr[8]_i_9\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[0]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[10]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[11]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[11]_i_3\ : STD_LOGIC;
  signal \n_0_NewHDelta[11]_i_4\ : STD_LOGIC;
  signal \n_0_NewHDelta[11]_i_5\ : STD_LOGIC;
  signal \n_0_NewHDelta[11]_i_6\ : STD_LOGIC;
  signal \n_0_NewHDelta[12]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[13]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[14]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[15]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[15]_i_3\ : STD_LOGIC;
  signal \n_0_NewHDelta[15]_i_4\ : STD_LOGIC;
  signal \n_0_NewHDelta[15]_i_5\ : STD_LOGIC;
  signal \n_0_NewHDelta[15]_i_6\ : STD_LOGIC;
  signal \n_0_NewHDelta[1]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[2]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[3]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[3]_i_3\ : STD_LOGIC;
  signal \n_0_NewHDelta[3]_i_4\ : STD_LOGIC;
  signal \n_0_NewHDelta[3]_i_5\ : STD_LOGIC;
  signal \n_0_NewHDelta[3]_i_6\ : STD_LOGIC;
  signal \n_0_NewHDelta[4]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[5]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[6]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[7]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[7]_i_3\ : STD_LOGIC;
  signal \n_0_NewHDelta[7]_i_4\ : STD_LOGIC;
  signal \n_0_NewHDelta[7]_i_5\ : STD_LOGIC;
  signal \n_0_NewHDelta[7]_i_6\ : STD_LOGIC;
  signal \n_0_NewHDelta[8]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta[9]_i_1\ : STD_LOGIC;
  signal \n_0_NewHDelta_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_NewHDelta_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_NewHDelta_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_1\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111101]_i_1\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111101]_i_4\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111101]_i_5\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111101]_i_6\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111101]_i_7\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111105]_i_2\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111105]_i_3\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111105]_i_4\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111105]_i_5\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111105]_i_6\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111109]_i_2\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111109]_i_3\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111109]_i_4\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111109]_i_5\ : STD_LOGIC;
  signal \n_0_p_1_out[-1111111109]_i_6\ : STD_LOGIC;
  signal n_0_t_DOut_reg_i_1 : STD_LOGIC;
  signal \n_1_CurrentHLUTAddr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_NewHDelta_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_NewHDelta_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_NewHDelta_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_NewHDelta_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_p_1_out[-1111111101]_i_3\ : STD_LOGIC;
  signal \n_1_p_1_out[-1111111105]_i_2\ : STD_LOGIC;
  signal \n_1_p_1_out[-1111111109]_i_2\ : STD_LOGIC;
  signal \n_2_CurrentHLUTAddr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_NewHDelta_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_NewHDelta_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_NewHDelta_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_NewHDelta_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_p_1_out[-1111111101]_i_3\ : STD_LOGIC;
  signal \n_2_p_1_out[-1111111105]_i_2\ : STD_LOGIC;
  signal \n_2_p_1_out[-1111111109]_i_2\ : STD_LOGIC;
  signal \n_3_CurrentHLUTAddr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_NewHDelta_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_NewHDelta_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_NewHDelta_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_NewHDelta_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_p_1_out[-1111111101]_i_3\ : STD_LOGIC;
  signal \n_3_p_1_out[-1111111105]_i_2\ : STD_LOGIC;
  signal \n_3_p_1_out[-1111111109]_i_2\ : STD_LOGIC;
  signal \n_4_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_CurrentVLUTAddr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_CurrentVLUTAddr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_CurrentVLUTAddr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_CurrentVLUTAddr_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_1_out__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal plusOp0_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_CurrentVLUTAddr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_NewHDelta_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_1_out[-1111111101]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_t_DOut_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_t_DOut_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_t_DOut_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_t_DOut_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute counter : integer;
  attribute counter of \CurrentVLUTAddr_reg[0]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[10]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[11]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[12]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[13]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[14]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[15]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[1]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[2]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[3]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[4]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[5]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[6]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[7]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[8]\ : label is 16;
  attribute counter of \CurrentVLUTAddr_reg[9]\ : label is 16;
  attribute counter of \NewVDelta_reg[0]\ : label is 15;
  attribute counter of \NewVDelta_reg[10]\ : label is 15;
  attribute counter of \NewVDelta_reg[11]\ : label is 15;
  attribute counter of \NewVDelta_reg[12]\ : label is 15;
  attribute counter of \NewVDelta_reg[13]\ : label is 15;
  attribute counter of \NewVDelta_reg[14]\ : label is 15;
  attribute counter of \NewVDelta_reg[15]\ : label is 15;
  attribute counter of \NewVDelta_reg[1]\ : label is 15;
  attribute counter of \NewVDelta_reg[2]\ : label is 15;
  attribute counter of \NewVDelta_reg[3]\ : label is 15;
  attribute counter of \NewVDelta_reg[4]\ : label is 15;
  attribute counter of \NewVDelta_reg[5]\ : label is 15;
  attribute counter of \NewVDelta_reg[6]\ : label is 15;
  attribute counter of \NewVDelta_reg[7]\ : label is 15;
  attribute counter of \NewVDelta_reg[8]\ : label is 15;
  attribute counter of \NewVDelta_reg[9]\ : label is 15;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of t_DOut_reg : label is "{SYNTH-6 {cell inst1}}";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of t_DOut_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of t_DOut_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of t_DOut_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of t_DOut_reg : label is 17;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  NewVDelta_reg(15 downto 0) <= \^newvdelta_reg\(15 downto 0);
  O1 <= \^o1\;
\Cb[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I108,
      I1 => \^doado\(0),
      I2 => I14,
      I3 => I72,
      I4 => I15,
      O => O2(0)
    );
\Cr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I109,
      I1 => \^doado\(0),
      I2 => I16,
      I3 => I72,
      I4 => I17,
      O => O3(0)
    );
\Cr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I110,
      I1 => \^doado\(1),
      I2 => I18,
      I3 => I72,
      I4 => I19,
      O => O3(1)
    );
\Cr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I111,
      I1 => \^doado\(2),
      I2 => I23,
      I3 => I72,
      I4 => I24,
      O => O3(2)
    );
\Cr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I112,
      I1 => \^doado\(3),
      I2 => I25,
      I3 => I72,
      I4 => I26,
      O => O3(3)
    );
\Cr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I113,
      I1 => \^doado\(4),
      I2 => I27,
      I3 => I72,
      I4 => I28,
      O => O3(4)
    );
\CurrentHLUTAddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O30,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(0),
      I3 => d_line_end,
      I4 => \plusOp__1\(0),
      O => \n_0_CurrentHLUTAddr[0]_i_1\
    );
\CurrentHLUTAddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O29,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(1),
      I3 => d_line_end,
      I4 => \plusOp__1\(1),
      O => \n_0_CurrentHLUTAddr[1]_i_1\
    );
\CurrentHLUTAddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O28,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(2),
      I3 => d_line_end,
      I4 => \plusOp__1\(2),
      O => \n_0_CurrentHLUTAddr[2]_i_1\
    );
\CurrentHLUTAddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O27,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(3),
      I3 => d_line_end,
      I4 => \plusOp__1\(3),
      O => \n_0_CurrentHLUTAddr[3]_i_1\
    );
\CurrentHLUTAddr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(3),
      I1 => NewHDelta(3),
      O => \n_0_CurrentHLUTAddr[3]_i_3\
    );
\CurrentHLUTAddr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(2),
      I1 => NewHDelta(2),
      O => \n_0_CurrentHLUTAddr[3]_i_4\
    );
\CurrentHLUTAddr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(1),
      I1 => NewHDelta(1),
      O => \n_0_CurrentHLUTAddr[3]_i_5\
    );
\CurrentHLUTAddr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(0),
      I1 => NewHDelta(0),
      O => \n_0_CurrentHLUTAddr[3]_i_6\
    );
\CurrentHLUTAddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O26,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(4),
      I3 => d_line_end,
      I4 => \plusOp__1\(4),
      O => \n_0_CurrentHLUTAddr[4]_i_1\
    );
\CurrentHLUTAddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_CurrentHLUTAddr[0]_i_1\,
      Q => CurrentHLUTAddr(0),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(5),
      Q => CurrentHLUTAddr(10),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(6),
      Q => CurrentHLUTAddr(11),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(7),
      Q => CurrentHLUTAddr(12),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(8),
      Q => CurrentHLUTAddr(13),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(9),
      Q => CurrentHLUTAddr(14),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(10),
      Q => CurrentHLUTAddr(15),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_CurrentHLUTAddr[1]_i_1\,
      Q => CurrentHLUTAddr(1),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_CurrentHLUTAddr[2]_i_1\,
      Q => CurrentHLUTAddr(2),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_CurrentHLUTAddr[3]_i_1\,
      Q => CurrentHLUTAddr(3),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_CurrentHLUTAddr_reg[3]_i_2\,
      CO(2) => \n_1_CurrentHLUTAddr_reg[3]_i_2\,
      CO(1) => \n_2_CurrentHLUTAddr_reg[3]_i_2\,
      CO(0) => \n_3_CurrentHLUTAddr_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => CurrentHLUTAddr(3 downto 0),
      O(3 downto 0) => \plusOp__1\(3 downto 0),
      S(3) => \n_0_CurrentHLUTAddr[3]_i_3\,
      S(2) => \n_0_CurrentHLUTAddr[3]_i_4\,
      S(1) => \n_0_CurrentHLUTAddr[3]_i_5\,
      S(0) => \n_0_CurrentHLUTAddr[3]_i_6\
    );
\CurrentHLUTAddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_CurrentHLUTAddr[4]_i_1\,
      Q => CurrentHLUTAddr(4),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(0),
      Q => CurrentHLUTAddr(5),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(1),
      Q => CurrentHLUTAddr(6),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(2),
      Q => CurrentHLUTAddr(7),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(3),
      Q => CurrentHLUTAddr(8),
      R => \<const0>\
    );
\CurrentHLUTAddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(4),
      Q => CurrentHLUTAddr(9),
      R => \<const0>\
    );
\CurrentVLUTAddr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(3),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[0]_i_2\
    );
\CurrentVLUTAddr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(2),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[0]_i_3\
    );
\CurrentVLUTAddr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(1),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[0]_i_4\
    );
\CurrentVLUTAddr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(0),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[0]_i_5\
    );
\CurrentVLUTAddr[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(3),
      I1 => CurrentVLUTAddr_reg(3),
      I2 => \^o1\,
      I3 => O27,
      O => \n_0_CurrentVLUTAddr[0]_i_6\
    );
\CurrentVLUTAddr[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(2),
      I1 => CurrentVLUTAddr_reg(2),
      I2 => \^o1\,
      I3 => O28,
      O => \n_0_CurrentVLUTAddr[0]_i_7\
    );
\CurrentVLUTAddr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(1),
      I1 => CurrentVLUTAddr_reg(1),
      I2 => \^o1\,
      I3 => O29,
      O => \n_0_CurrentVLUTAddr[0]_i_8\
    );
\CurrentVLUTAddr[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(0),
      I1 => CurrentVLUTAddr_reg(0),
      I2 => \^o1\,
      I3 => O30,
      O => \n_0_CurrentVLUTAddr[0]_i_9\
    );
\CurrentVLUTAddr[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(14),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[12]_i_2\
    );
\CurrentVLUTAddr[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(13),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[12]_i_3\
    );
\CurrentVLUTAddr[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(12),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[12]_i_4\
    );
\CurrentVLUTAddr[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(15),
      I1 => CurrentVLUTAddr_reg(15),
      I2 => \^o1\,
      I3 => I4,
      O => \n_0_CurrentVLUTAddr[12]_i_5\
    );
\CurrentVLUTAddr[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(14),
      I1 => CurrentVLUTAddr_reg(14),
      I2 => \^o1\,
      I3 => I5,
      O => \n_0_CurrentVLUTAddr[12]_i_6\
    );
\CurrentVLUTAddr[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(13),
      I1 => CurrentVLUTAddr_reg(13),
      I2 => \^o1\,
      I3 => I6,
      O => \n_0_CurrentVLUTAddr[12]_i_7\
    );
\CurrentVLUTAddr[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(12),
      I1 => CurrentVLUTAddr_reg(12),
      I2 => \^o1\,
      I3 => I7,
      O => \n_0_CurrentVLUTAddr[12]_i_8\
    );
\CurrentVLUTAddr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(7),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[4]_i_2\
    );
\CurrentVLUTAddr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(6),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[4]_i_3\
    );
\CurrentVLUTAddr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(5),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[4]_i_4\
    );
\CurrentVLUTAddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(4),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[4]_i_5\
    );
\CurrentVLUTAddr[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(7),
      I1 => CurrentVLUTAddr_reg(7),
      I2 => \^o1\,
      I3 => O23,
      O => \n_0_CurrentVLUTAddr[4]_i_6\
    );
\CurrentVLUTAddr[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(6),
      I1 => CurrentVLUTAddr_reg(6),
      I2 => \^o1\,
      I3 => O24,
      O => \n_0_CurrentVLUTAddr[4]_i_7\
    );
\CurrentVLUTAddr[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(5),
      I1 => CurrentVLUTAddr_reg(5),
      I2 => \^o1\,
      I3 => O25,
      O => \n_0_CurrentVLUTAddr[4]_i_8\
    );
\CurrentVLUTAddr[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(4),
      I1 => CurrentVLUTAddr_reg(4),
      I2 => \^o1\,
      I3 => O26,
      O => \n_0_CurrentVLUTAddr[4]_i_9\
    );
\CurrentVLUTAddr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(11),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[8]_i_2\
    );
\CurrentVLUTAddr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(10),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[8]_i_3\
    );
\CurrentVLUTAddr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(9),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[8]_i_4\
    );
\CurrentVLUTAddr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^newvdelta_reg\(8),
      I1 => \^o1\,
      O => \n_0_CurrentVLUTAddr[8]_i_5\
    );
\CurrentVLUTAddr[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(11),
      I1 => CurrentVLUTAddr_reg(11),
      I2 => \^o1\,
      I3 => I8,
      O => \n_0_CurrentVLUTAddr[8]_i_6\
    );
\CurrentVLUTAddr[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(10),
      I1 => CurrentVLUTAddr_reg(10),
      I2 => \^o1\,
      I3 => I9,
      O => \n_0_CurrentVLUTAddr[8]_i_7\
    );
\CurrentVLUTAddr[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(9),
      I1 => CurrentVLUTAddr_reg(9),
      I2 => \^o1\,
      I3 => I10,
      O => \n_0_CurrentVLUTAddr[8]_i_8\
    );
\CurrentVLUTAddr[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \^newvdelta_reg\(8),
      I1 => CurrentVLUTAddr_reg(8),
      I2 => \^o1\,
      I3 => I11,
      O => \n_0_CurrentVLUTAddr[8]_i_9\
    );
\CurrentVLUTAddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_7_CurrentVLUTAddr_reg[0]_i_1\,
      Q => CurrentVLUTAddr_reg(0),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_CurrentVLUTAddr_reg[0]_i_1\,
      CO(2) => \n_1_CurrentVLUTAddr_reg[0]_i_1\,
      CO(1) => \n_2_CurrentVLUTAddr_reg[0]_i_1\,
      CO(0) => \n_3_CurrentVLUTAddr_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_CurrentVLUTAddr[0]_i_2\,
      DI(2) => \n_0_CurrentVLUTAddr[0]_i_3\,
      DI(1) => \n_0_CurrentVLUTAddr[0]_i_4\,
      DI(0) => \n_0_CurrentVLUTAddr[0]_i_5\,
      O(3) => \n_4_CurrentVLUTAddr_reg[0]_i_1\,
      O(2) => \n_5_CurrentVLUTAddr_reg[0]_i_1\,
      O(1) => \n_6_CurrentVLUTAddr_reg[0]_i_1\,
      O(0) => \n_7_CurrentVLUTAddr_reg[0]_i_1\,
      S(3) => \n_0_CurrentVLUTAddr[0]_i_6\,
      S(2) => \n_0_CurrentVLUTAddr[0]_i_7\,
      S(1) => \n_0_CurrentVLUTAddr[0]_i_8\,
      S(0) => \n_0_CurrentVLUTAddr[0]_i_9\
    );
\CurrentVLUTAddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_5_CurrentVLUTAddr_reg[8]_i_1\,
      Q => CurrentVLUTAddr_reg(10),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_4_CurrentVLUTAddr_reg[8]_i_1\,
      Q => CurrentVLUTAddr_reg(11),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_7_CurrentVLUTAddr_reg[12]_i_1\,
      Q => CurrentVLUTAddr_reg(12),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CurrentVLUTAddr_reg[8]_i_1\,
      CO(3) => \NLW_CurrentVLUTAddr_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_CurrentVLUTAddr_reg[12]_i_1\,
      CO(1) => \n_2_CurrentVLUTAddr_reg[12]_i_1\,
      CO(0) => \n_3_CurrentVLUTAddr_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_CurrentVLUTAddr[12]_i_2\,
      DI(1) => \n_0_CurrentVLUTAddr[12]_i_3\,
      DI(0) => \n_0_CurrentVLUTAddr[12]_i_4\,
      O(3) => \n_4_CurrentVLUTAddr_reg[12]_i_1\,
      O(2) => \n_5_CurrentVLUTAddr_reg[12]_i_1\,
      O(1) => \n_6_CurrentVLUTAddr_reg[12]_i_1\,
      O(0) => \n_7_CurrentVLUTAddr_reg[12]_i_1\,
      S(3) => \n_0_CurrentVLUTAddr[12]_i_5\,
      S(2) => \n_0_CurrentVLUTAddr[12]_i_6\,
      S(1) => \n_0_CurrentVLUTAddr[12]_i_7\,
      S(0) => \n_0_CurrentVLUTAddr[12]_i_8\
    );
\CurrentVLUTAddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_6_CurrentVLUTAddr_reg[12]_i_1\,
      Q => CurrentVLUTAddr_reg(13),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_5_CurrentVLUTAddr_reg[12]_i_1\,
      Q => CurrentVLUTAddr_reg(14),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_4_CurrentVLUTAddr_reg[12]_i_1\,
      Q => CurrentVLUTAddr_reg(15),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_6_CurrentVLUTAddr_reg[0]_i_1\,
      Q => CurrentVLUTAddr_reg(1),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_5_CurrentVLUTAddr_reg[0]_i_1\,
      Q => CurrentVLUTAddr_reg(2),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_4_CurrentVLUTAddr_reg[0]_i_1\,
      Q => CurrentVLUTAddr_reg(3),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_7_CurrentVLUTAddr_reg[4]_i_1\,
      Q => CurrentVLUTAddr_reg(4),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CurrentVLUTAddr_reg[0]_i_1\,
      CO(3) => \n_0_CurrentVLUTAddr_reg[4]_i_1\,
      CO(2) => \n_1_CurrentVLUTAddr_reg[4]_i_1\,
      CO(1) => \n_2_CurrentVLUTAddr_reg[4]_i_1\,
      CO(0) => \n_3_CurrentVLUTAddr_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_CurrentVLUTAddr[4]_i_2\,
      DI(2) => \n_0_CurrentVLUTAddr[4]_i_3\,
      DI(1) => \n_0_CurrentVLUTAddr[4]_i_4\,
      DI(0) => \n_0_CurrentVLUTAddr[4]_i_5\,
      O(3) => \n_4_CurrentVLUTAddr_reg[4]_i_1\,
      O(2) => \n_5_CurrentVLUTAddr_reg[4]_i_1\,
      O(1) => \n_6_CurrentVLUTAddr_reg[4]_i_1\,
      O(0) => \n_7_CurrentVLUTAddr_reg[4]_i_1\,
      S(3) => \n_0_CurrentVLUTAddr[4]_i_6\,
      S(2) => \n_0_CurrentVLUTAddr[4]_i_7\,
      S(1) => \n_0_CurrentVLUTAddr[4]_i_8\,
      S(0) => \n_0_CurrentVLUTAddr[4]_i_9\
    );
\CurrentVLUTAddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_6_CurrentVLUTAddr_reg[4]_i_1\,
      Q => CurrentVLUTAddr_reg(5),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_5_CurrentVLUTAddr_reg[4]_i_1\,
      Q => CurrentVLUTAddr_reg(6),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_4_CurrentVLUTAddr_reg[4]_i_1\,
      Q => CurrentVLUTAddr_reg(7),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_7_CurrentVLUTAddr_reg[8]_i_1\,
      Q => CurrentVLUTAddr_reg(8),
      R => \<const0>\
    );
\CurrentVLUTAddr_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CurrentVLUTAddr_reg[4]_i_1\,
      CO(3) => \n_0_CurrentVLUTAddr_reg[8]_i_1\,
      CO(2) => \n_1_CurrentVLUTAddr_reg[8]_i_1\,
      CO(1) => \n_2_CurrentVLUTAddr_reg[8]_i_1\,
      CO(0) => \n_3_CurrentVLUTAddr_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_CurrentVLUTAddr[8]_i_2\,
      DI(2) => \n_0_CurrentVLUTAddr[8]_i_3\,
      DI(1) => \n_0_CurrentVLUTAddr[8]_i_4\,
      DI(0) => \n_0_CurrentVLUTAddr[8]_i_5\,
      O(3) => \n_4_CurrentVLUTAddr_reg[8]_i_1\,
      O(2) => \n_5_CurrentVLUTAddr_reg[8]_i_1\,
      O(1) => \n_6_CurrentVLUTAddr_reg[8]_i_1\,
      O(0) => \n_7_CurrentVLUTAddr_reg[8]_i_1\,
      S(3) => \n_0_CurrentVLUTAddr[8]_i_6\,
      S(2) => \n_0_CurrentVLUTAddr[8]_i_7\,
      S(1) => \n_0_CurrentVLUTAddr[8]_i_8\,
      S(0) => \n_0_CurrentVLUTAddr[8]_i_9\
    );
\CurrentVLUTAddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => \n_6_CurrentVLUTAddr_reg[8]_i_1\,
      Q => CurrentVLUTAddr_reg(9),
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NewHDelta[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(0),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(16),
      O => \n_0_NewHDelta[0]_i_1\
    );
\NewHDelta[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(10),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(26),
      O => \n_0_NewHDelta[10]_i_1\
    );
\NewHDelta[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(11),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(27),
      O => \n_0_NewHDelta[11]_i_1\
    );
\NewHDelta[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(11),
      I1 => \core_control_regs[3]\(11),
      O => \n_0_NewHDelta[11]_i_3\
    );
\NewHDelta[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(10),
      I1 => \core_control_regs[3]\(10),
      O => \n_0_NewHDelta[11]_i_4\
    );
\NewHDelta[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(9),
      I1 => \core_control_regs[3]\(9),
      O => \n_0_NewHDelta[11]_i_5\
    );
\NewHDelta[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(8),
      I1 => \core_control_regs[3]\(8),
      O => \n_0_NewHDelta[11]_i_6\
    );
\NewHDelta[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(12),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(28),
      O => \n_0_NewHDelta[12]_i_1\
    );
\NewHDelta[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(13),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(29),
      O => \n_0_NewHDelta[13]_i_1\
    );
\NewHDelta[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(14),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(30),
      O => \n_0_NewHDelta[14]_i_1\
    );
\NewHDelta[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(15),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(31),
      O => \n_0_NewHDelta[15]_i_1\
    );
\NewHDelta[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(15),
      I1 => \core_control_regs[3]\(15),
      O => \n_0_NewHDelta[15]_i_3\
    );
\NewHDelta[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(14),
      I1 => \core_control_regs[3]\(14),
      O => \n_0_NewHDelta[15]_i_4\
    );
\NewHDelta[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(13),
      I1 => \core_control_regs[3]\(13),
      O => \n_0_NewHDelta[15]_i_5\
    );
\NewHDelta[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(12),
      I1 => \core_control_regs[3]\(12),
      O => \n_0_NewHDelta[15]_i_6\
    );
\NewHDelta[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(1),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(17),
      O => \n_0_NewHDelta[1]_i_1\
    );
\NewHDelta[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(2),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(18),
      O => \n_0_NewHDelta[2]_i_1\
    );
\NewHDelta[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(3),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(19),
      O => \n_0_NewHDelta[3]_i_1\
    );
\NewHDelta[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(3),
      I1 => \core_control_regs[3]\(3),
      O => \n_0_NewHDelta[3]_i_3\
    );
\NewHDelta[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(2),
      I1 => \core_control_regs[3]\(2),
      O => \n_0_NewHDelta[3]_i_4\
    );
\NewHDelta[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(1),
      I1 => \core_control_regs[3]\(1),
      O => \n_0_NewHDelta[3]_i_5\
    );
\NewHDelta[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(0),
      I1 => \core_control_regs[3]\(0),
      O => \n_0_NewHDelta[3]_i_6\
    );
\NewHDelta[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(4),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(20),
      O => \n_0_NewHDelta[4]_i_1\
    );
\NewHDelta[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(5),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(21),
      O => \n_0_NewHDelta[5]_i_1\
    );
\NewHDelta[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(6),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(22),
      O => \n_0_NewHDelta[6]_i_1\
    );
\NewHDelta[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(7),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(23),
      O => \n_0_NewHDelta[7]_i_1\
    );
\NewHDelta[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(7),
      I1 => \core_control_regs[3]\(7),
      O => \n_0_NewHDelta[7]_i_3\
    );
\NewHDelta[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(6),
      I1 => \core_control_regs[3]\(6),
      O => \n_0_NewHDelta[7]_i_4\
    );
\NewHDelta[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(5),
      I1 => \core_control_regs[3]\(5),
      O => \n_0_NewHDelta[7]_i_5\
    );
\NewHDelta[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NewHDelta(4),
      I1 => \core_control_regs[3]\(4),
      O => \n_0_NewHDelta[7]_i_6\
    );
\NewHDelta[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(8),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(24),
      O => \n_0_NewHDelta[8]_i_1\
    );
\NewHDelta[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => plusOp0_out(9),
      I1 => \^o1\,
      I2 => d_line_end,
      I3 => \core_control_regs[3]\(25),
      O => \n_0_NewHDelta[9]_i_1\
    );
\NewHDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[0]_i_1\,
      Q => NewHDelta(0),
      R => \<const0>\
    );
\NewHDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[10]_i_1\,
      Q => NewHDelta(10),
      R => \<const0>\
    );
\NewHDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[11]_i_1\,
      Q => NewHDelta(11),
      R => \<const0>\
    );
\NewHDelta_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NewHDelta_reg[7]_i_2\,
      CO(3) => \n_0_NewHDelta_reg[11]_i_2\,
      CO(2) => \n_1_NewHDelta_reg[11]_i_2\,
      CO(1) => \n_2_NewHDelta_reg[11]_i_2\,
      CO(0) => \n_3_NewHDelta_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => NewHDelta(11 downto 8),
      O(3 downto 0) => plusOp0_out(11 downto 8),
      S(3) => \n_0_NewHDelta[11]_i_3\,
      S(2) => \n_0_NewHDelta[11]_i_4\,
      S(1) => \n_0_NewHDelta[11]_i_5\,
      S(0) => \n_0_NewHDelta[11]_i_6\
    );
\NewHDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[12]_i_1\,
      Q => NewHDelta(12),
      R => \<const0>\
    );
\NewHDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[13]_i_1\,
      Q => NewHDelta(13),
      R => \<const0>\
    );
\NewHDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[14]_i_1\,
      Q => NewHDelta(14),
      R => \<const0>\
    );
\NewHDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[15]_i_1\,
      Q => NewHDelta(15),
      R => \<const0>\
    );
\NewHDelta_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NewHDelta_reg[11]_i_2\,
      CO(3) => \NLW_NewHDelta_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_NewHDelta_reg[15]_i_2\,
      CO(1) => \n_2_NewHDelta_reg[15]_i_2\,
      CO(0) => \n_3_NewHDelta_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => NewHDelta(14 downto 12),
      O(3 downto 0) => plusOp0_out(15 downto 12),
      S(3) => \n_0_NewHDelta[15]_i_3\,
      S(2) => \n_0_NewHDelta[15]_i_4\,
      S(1) => \n_0_NewHDelta[15]_i_5\,
      S(0) => \n_0_NewHDelta[15]_i_6\
    );
\NewHDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[1]_i_1\,
      Q => NewHDelta(1),
      R => \<const0>\
    );
\NewHDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[2]_i_1\,
      Q => NewHDelta(2),
      R => \<const0>\
    );
\NewHDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[3]_i_1\,
      Q => NewHDelta(3),
      R => \<const0>\
    );
\NewHDelta_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_NewHDelta_reg[3]_i_2\,
      CO(2) => \n_1_NewHDelta_reg[3]_i_2\,
      CO(1) => \n_2_NewHDelta_reg[3]_i_2\,
      CO(0) => \n_3_NewHDelta_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => NewHDelta(3 downto 0),
      O(3 downto 0) => plusOp0_out(3 downto 0),
      S(3) => \n_0_NewHDelta[3]_i_3\,
      S(2) => \n_0_NewHDelta[3]_i_4\,
      S(1) => \n_0_NewHDelta[3]_i_5\,
      S(0) => \n_0_NewHDelta[3]_i_6\
    );
\NewHDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[4]_i_1\,
      Q => NewHDelta(4),
      R => \<const0>\
    );
\NewHDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[5]_i_1\,
      Q => NewHDelta(5),
      R => \<const0>\
    );
\NewHDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[6]_i_1\,
      Q => NewHDelta(6),
      R => \<const0>\
    );
\NewHDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[7]_i_1\,
      Q => NewHDelta(7),
      R => \<const0>\
    );
\NewHDelta_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NewHDelta_reg[3]_i_2\,
      CO(3) => \n_0_NewHDelta_reg[7]_i_2\,
      CO(2) => \n_1_NewHDelta_reg[7]_i_2\,
      CO(1) => \n_2_NewHDelta_reg[7]_i_2\,
      CO(0) => \n_3_NewHDelta_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => NewHDelta(7 downto 4),
      O(3 downto 0) => plusOp0_out(7 downto 4),
      S(3) => \n_0_NewHDelta[7]_i_3\,
      S(2) => \n_0_NewHDelta[7]_i_4\,
      S(1) => \n_0_NewHDelta[7]_i_5\,
      S(0) => \n_0_NewHDelta[7]_i_6\
    );
\NewHDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[8]_i_1\,
      Q => NewHDelta(8),
      R => \<const0>\
    );
\NewHDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => \n_0_NewHDelta[9]_i_1\,
      Q => NewHDelta(9),
      R => \<const0>\
    );
\NewVDelta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => d2_line_end,
      O => \n_0_NewVDelta[0]_i_1\
    );
\NewVDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => O(0),
      Q => \^newvdelta_reg\(0),
      R => \<const0>\
    );
\NewVDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I21(2),
      Q => \^newvdelta_reg\(10),
      R => \<const0>\
    );
\NewVDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I21(3),
      Q => \^newvdelta_reg\(11),
      R => \<const0>\
    );
\NewVDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I22(0),
      Q => \^newvdelta_reg\(12),
      R => \<const0>\
    );
\NewVDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I22(1),
      Q => \^newvdelta_reg\(13),
      R => \<const0>\
    );
\NewVDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I22(2),
      Q => \^newvdelta_reg\(14),
      R => \<const0>\
    );
\NewVDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I22(3),
      Q => \^newvdelta_reg\(15),
      R => \<const0>\
    );
\NewVDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => O(1),
      Q => \^newvdelta_reg\(1),
      R => \<const0>\
    );
\NewVDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => O(2),
      Q => \^newvdelta_reg\(2),
      R => \<const0>\
    );
\NewVDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => O(3),
      Q => \^newvdelta_reg\(3),
      R => \<const0>\
    );
\NewVDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I20(0),
      Q => \^newvdelta_reg\(4),
      R => \<const0>\
    );
\NewVDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I20(1),
      Q => \^newvdelta_reg\(5),
      R => \<const0>\
    );
\NewVDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I20(2),
      Q => \^newvdelta_reg\(6),
      R => \<const0>\
    );
\NewVDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I20(3),
      Q => \^newvdelta_reg\(7),
      R => \<const0>\
    );
\NewVDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I21(0),
      Q => \^newvdelta_reg\(8),
      R => \<const0>\
    );
\NewVDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_NewVDelta[0]_i_1\,
      D => I21(1),
      Q => \^newvdelta_reg\(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\Y[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I107,
      I1 => \^doado\(1),
      I2 => I12,
      I3 => I72,
      I4 => I13,
      O => D(0)
    );
d2_line_end_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => d_line_end,
      Q => d2_line_end,
      R => \<const0>\
    );
d_line_end_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I2,
      I1 => I3,
      O => d_line_end0
    );
d_line_end_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => d_line_end0,
      Q => d_line_end,
      R => \<const0>\
    );
d_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => d_vsync0,
      Q => \^o1\,
      R => \<const0>\
    );
\p_1_out[-1111111101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(10),
      Q => \p_1_out__0\(10),
      R => \<const0>\
    );
\p_1_out[-1111111101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^o1\,
      I3 => d_line_end,
      O => \n_0_p_1_out[-1111111101]_i_1\
    );
\p_1_out[-1111111101]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I4,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(15),
      I3 => d_line_end,
      I4 => \plusOp__1\(15),
      O => p_0_in(10)
    );
\p_1_out[-1111111101]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_p_1_out[-1111111105]_i_2\,
      CO(3) => \NLW_p_1_out[-1111111101]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \n_1_p_1_out[-1111111101]_i_3\,
      CO(1) => \n_2_p_1_out[-1111111101]_i_3\,
      CO(0) => \n_3_p_1_out[-1111111101]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => CurrentHLUTAddr(14 downto 12),
      O(3 downto 0) => \plusOp__1\(15 downto 12),
      S(3) => \n_0_p_1_out[-1111111101]_i_4\,
      S(2) => \n_0_p_1_out[-1111111101]_i_5\,
      S(1) => \n_0_p_1_out[-1111111101]_i_6\,
      S(0) => \n_0_p_1_out[-1111111101]_i_7\
    );
\p_1_out[-1111111101]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(15),
      I1 => NewHDelta(15),
      O => \n_0_p_1_out[-1111111101]_i_4\
    );
\p_1_out[-1111111101]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(14),
      I1 => NewHDelta(14),
      O => \n_0_p_1_out[-1111111101]_i_5\
    );
\p_1_out[-1111111101]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(13),
      I1 => NewHDelta(13),
      O => \n_0_p_1_out[-1111111101]_i_6\
    );
\p_1_out[-1111111101]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(12),
      I1 => NewHDelta(12),
      O => \n_0_p_1_out[-1111111101]_i_7\
    );
\p_1_out[-1111111102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(9),
      Q => \p_1_out__0\(9),
      R => \<const0>\
    );
\p_1_out[-1111111102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I5,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(14),
      I3 => d_line_end,
      I4 => \plusOp__1\(14),
      O => p_0_in(9)
    );
\p_1_out[-1111111103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(8),
      Q => \p_1_out__0\(8),
      R => \<const0>\
    );
\p_1_out[-1111111103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I6,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(13),
      I3 => d_line_end,
      I4 => \plusOp__1\(13),
      O => p_0_in(8)
    );
\p_1_out[-1111111104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(7),
      Q => \p_1_out__0\(7),
      R => \<const0>\
    );
\p_1_out[-1111111104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I7,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(12),
      I3 => d_line_end,
      I4 => \plusOp__1\(12),
      O => p_0_in(7)
    );
\p_1_out[-1111111105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(6),
      Q => \p_1_out__0\(6),
      R => \<const0>\
    );
\p_1_out[-1111111105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(11),
      I3 => d_line_end,
      I4 => \plusOp__1\(11),
      O => p_0_in(6)
    );
\p_1_out[-1111111105]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_p_1_out[-1111111109]_i_2\,
      CO(3) => \n_0_p_1_out[-1111111105]_i_2\,
      CO(2) => \n_1_p_1_out[-1111111105]_i_2\,
      CO(1) => \n_2_p_1_out[-1111111105]_i_2\,
      CO(0) => \n_3_p_1_out[-1111111105]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => CurrentHLUTAddr(11 downto 8),
      O(3 downto 0) => \plusOp__1\(11 downto 8),
      S(3) => \n_0_p_1_out[-1111111105]_i_3\,
      S(2) => \n_0_p_1_out[-1111111105]_i_4\,
      S(1) => \n_0_p_1_out[-1111111105]_i_5\,
      S(0) => \n_0_p_1_out[-1111111105]_i_6\
    );
\p_1_out[-1111111105]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(11),
      I1 => NewHDelta(11),
      O => \n_0_p_1_out[-1111111105]_i_3\
    );
\p_1_out[-1111111105]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(10),
      I1 => NewHDelta(10),
      O => \n_0_p_1_out[-1111111105]_i_4\
    );
\p_1_out[-1111111105]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(9),
      I1 => NewHDelta(9),
      O => \n_0_p_1_out[-1111111105]_i_5\
    );
\p_1_out[-1111111105]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(8),
      I1 => NewHDelta(8),
      O => \n_0_p_1_out[-1111111105]_i_6\
    );
\p_1_out[-1111111106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(5),
      Q => \p_1_out__0\(5),
      R => \<const0>\
    );
\p_1_out[-1111111106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I9,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(10),
      I3 => d_line_end,
      I4 => \plusOp__1\(10),
      O => p_0_in(5)
    );
\p_1_out[-1111111107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(4),
      Q => \p_1_out__0\(4),
      R => \<const0>\
    );
\p_1_out[-1111111107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I10,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(9),
      I3 => d_line_end,
      I4 => \plusOp__1\(9),
      O => p_0_in(4)
    );
\p_1_out[-1111111108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(3),
      Q => \p_1_out__0\(3),
      R => \<const0>\
    );
\p_1_out[-1111111108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(8),
      I3 => d_line_end,
      I4 => \plusOp__1\(8),
      O => p_0_in(3)
    );
\p_1_out[-1111111109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(2),
      Q => \p_1_out__0\(2),
      R => \<const0>\
    );
\p_1_out[-1111111109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O23,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(7),
      I3 => d_line_end,
      I4 => \plusOp__1\(7),
      O => p_0_in(2)
    );
\p_1_out[-1111111109]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CurrentHLUTAddr_reg[3]_i_2\,
      CO(3) => \n_0_p_1_out[-1111111109]_i_2\,
      CO(2) => \n_1_p_1_out[-1111111109]_i_2\,
      CO(1) => \n_2_p_1_out[-1111111109]_i_2\,
      CO(0) => \n_3_p_1_out[-1111111109]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => CurrentHLUTAddr(7 downto 4),
      O(3 downto 0) => \plusOp__1\(7 downto 4),
      S(3) => \n_0_p_1_out[-1111111109]_i_3\,
      S(2) => \n_0_p_1_out[-1111111109]_i_4\,
      S(1) => \n_0_p_1_out[-1111111109]_i_5\,
      S(0) => \n_0_p_1_out[-1111111109]_i_6\
    );
\p_1_out[-1111111109]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(7),
      I1 => NewHDelta(7),
      O => \n_0_p_1_out[-1111111109]_i_3\
    );
\p_1_out[-1111111109]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(6),
      I1 => NewHDelta(6),
      O => \n_0_p_1_out[-1111111109]_i_4\
    );
\p_1_out[-1111111109]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(5),
      I1 => NewHDelta(5),
      O => \n_0_p_1_out[-1111111109]_i_5\
    );
\p_1_out[-1111111109]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => CurrentHLUTAddr(4),
      I1 => NewHDelta(4),
      O => \n_0_p_1_out[-1111111109]_i_6\
    );
\p_1_out[-1111111110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(1),
      Q => \p_1_out__0\(1),
      R => \<const0>\
    );
\p_1_out[-1111111110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O24,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(6),
      I3 => d_line_end,
      I4 => \plusOp__1\(6),
      O => p_0_in(1)
    );
\p_1_out[-1111111111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_p_1_out[-1111111101]_i_1\,
      D => p_0_in(0),
      Q => \p_1_out__0\(0),
      R => \<const0>\
    );
\p_1_out[-1111111111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O25,
      I1 => \^o1\,
      I2 => CurrentVLUTAddr_reg(5),
      I3 => d_line_end,
      I4 => \plusOp__1\(5),
      O => p_0_in(0)
    );
t_DOut_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9A9A999999989898979797969696959595949494939393929292919191909090",
      INIT_01 => X"A5A4A4A4A3A3A3A2A2A2A1A1A1A0A0A09F9F9F9E9E9E9D9D9D9C9C9C9B9B9B9A",
      INIT_02 => X"AFAFAFAEAEAEADADADACACACABABABAAAAAAA9A9A9A8A8A8A7A7A7A6A6A6A5A5",
      INIT_03 => X"B9B9B9B9B8B8B8B7B7B7B6B6B6B5B5B5B4B4B4B3B3B3B2B2B2B2B1B1B1B0B0B0",
      INIT_04 => X"C3C3C3C2C2C2C1C1C1C1C0C0C0BFBFBFBEBEBEBEBDBDBDBCBCBCBBBBBBBABABA",
      INIT_05 => X"CDCCCCCCCBCBCBCBCACACAC9C9C9C9C8C8C8C7C7C7C7C6C6C6C5C5C5C4C4C4C4",
      INIT_06 => X"D5D5D5D5D4D4D4D3D3D3D3D2D2D2D2D1D1D1D1D0D0D0CFCFCFCFCECECECDCDCD",
      INIT_07 => X"DDDDDDDDDCDCDCDCDBDBDBDBDADADADAD9D9D9D9D8D8D8D8D7D7D7D7D6D6D6D6",
      INIT_08 => X"E5E4E4E4E4E4E3E3E3E3E3E2E2E2E2E1E1E1E1E0E0E0E0E0DFDFDFDFDEDEDEDE",
      INIT_09 => X"EBEBEBEBEAEAEAEAEAE9E9E9E9E9E8E8E8E8E8E7E7E7E7E7E6E6E6E6E6E5E5E5",
      INIT_0A => X"F1F1F0F0F0F0F0F0EFEFEFEFEFEFEEEEEEEEEEEEEDEDEDEDEDECECECECECECEB",
      INIT_0B => X"F5F5F5F5F5F5F5F5F4F4F4F4F4F4F4F3F3F3F3F3F3F3F2F2F2F2F2F2F1F1F1F1",
      INIT_0C => X"F9F9F9F9F9F9F9F8F8F8F8F8F8F8F8F8F7F7F7F7F7F7F7F7F6F6F6F6F6F6F6F6",
      INIT_0D => X"FCFCFCFCFCFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAF9F9F9",
      INIT_0E => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFCFCFCFCFCFCFCFCFCFCFC",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFD",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FCFCFCFCFCFCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_12 => X"F9F9FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFCFCFCFC",
      INIT_13 => X"F6F6F6F6F6F6F6F7F7F7F7F7F7F7F7F8F8F8F8F8F8F8F8F8F9F9F9F9F9F9F9F9",
      INIT_14 => X"F1F1F1F2F2F2F2F2F2F3F3F3F3F3F3F3F4F4F4F4F4F4F4F5F5F5F5F5F5F5F5F6",
      INIT_15 => X"ECECECECECECEDEDEDEDEDEEEEEEEEEEEEEFEFEFEFEFEFF0F0F0F0F0F0F1F1F1",
      INIT_16 => X"E5E5E6E6E6E6E6E7E7E7E7E7E8E8E8E8E8E9E9E9E9E9EAEAEAEAEAEBEBEBEBEB",
      INIT_17 => X"DEDEDEDFDFDFDFE0E0E0E0E0E1E1E1E1E2E2E2E2E3E3E3E3E3E4E4E4E4E4E5E5",
      INIT_18 => X"D6D6D6D7D7D7D7D8D8D8D8D9D9D9D9DADADADADBDBDBDBDCDCDCDCDDDDDDDDDE",
      INIT_19 => X"CDCDCECECECFCFCFCFD0D0D0D1D1D1D1D2D2D2D2D3D3D3D3D4D4D4D5D5D5D5D6",
      INIT_1A => X"C4C4C4C5C5C5C6C6C6C7C7C7C7C8C8C8C9C9C9C9CACACACBCBCBCBCCCCCCCDCD",
      INIT_1B => X"BABABBBBBBBCBCBCBDBDBDBEBEBEBEBFBFBFC0C0C0C1C1C1C1C2C2C2C3C3C3C4",
      INIT_1C => X"B0B0B1B1B1B2B2B2B2B3B3B3B4B4B4B5B5B5B6B6B6B7B7B7B8B8B8B9B9B9B9BA",
      INIT_1D => X"A5A6A6A6A7A7A7A8A8A8A9A9A9AAAAAAABABABACACACADADADAEAEAEAFAFAFB0",
      INIT_1E => X"9B9B9B9C9C9C9D9D9D9E9E9E9F9F9FA0A0A0A1A1A1A2A2A2A3A3A3A4A4A4A5A5",
      INIT_1F => X"90909191919292929393939494949595959696969797979898989999999A9A9A",
      INIT_20 => X"86868787878888888989898A8A8A8B8B8B8C8C8C8D8D8D8E8E8E8F8F8F909090",
      INIT_21 => X"7B7C7C7C7D7D7D7E7E7E7F7F7F80808081818182828283838384848485858586",
      INIT_22 => X"7171717272727373737474747575757676767777777878787979797A7A7A7B7B",
      INIT_23 => X"676767676868686969696A6A6A6B6B6B6C6C6C6D6D6D6E6E6E6E6F6F6F707070",
      INIT_24 => X"5D5D5D5E5E5E5F5F5F5F60606061616162626262636363646464656565666666",
      INIT_25 => X"535454545555555556565657575757585858595959595A5A5A5B5B5B5C5C5C5C",
      INIT_26 => X"4B4B4B4B4C4C4C4D4D4D4D4E4E4E4E4F4F4F4F50505051515151525252535353",
      INIT_27 => X"434343434444444445454545464646464747474748484848494949494A4A4A4A",
      INIT_28 => X"3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3F3F3F3F40404040404141414142424242",
      INIT_29 => X"3535353536363636363737373737383838383839393939393A3A3A3A3A3B3B3B",
      INIT_2A => X"2F2F303030303030313131313131323232323232333333333334343434343435",
      INIT_2B => X"2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2F2F2F2F",
      INIT_2C => X"2727272727272728282828282828282829292929292929292A2A2A2A2A2A2A2A",
      INIT_2D => X"2424242424252525252525252525252525252626262626262626262626272727",
      INIT_2E => X"2323232323232323232323232323232323232323232424242424242424242424",
      INIT_2F => X"2222222222222222222222222222222222222222222222222222222222222223",
      INIT_30 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_31 => X"2424242424242424242423232323232323232323232323232323232323232323",
      INIT_32 => X"2727262626262626262626262625252525252525252525252525242424242424",
      INIT_33 => X"2A2A2A2A2A2A2A29292929292929292828282828282828282727272727272727",
      INIT_34 => X"2F2F2F2E2E2E2E2E2E2D2D2D2D2D2D2D2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2A",
      INIT_35 => X"34343434343433333333333232323232323131313131313030303030302F2F2F",
      INIT_36 => X"3B3B3A3A3A3A3A39393939393838383838373737373736363636363535353535",
      INIT_37 => X"4242424141414140404040403F3F3F3F3E3E3E3E3D3D3D3D3D3C3C3C3C3C3B3B",
      INIT_38 => X"4A4A4A4949494948484848474747474646464645454545444444444343434342",
      INIT_39 => X"5353525252515151515050504F4F4F4F4E4E4E4E4D4D4D4D4C4C4C4B4B4B4B4A",
      INIT_3A => X"5C5C5C5B5B5B5A5A5A5959595958585857575757565656555555555454545353",
      INIT_3B => X"6666656565646464636363626262626161616060605F5F5F5F5E5E5E5D5D5D5C",
      INIT_3C => X"70706F6F6F6E6E6E6E6D6D6D6C6C6C6B6B6B6A6A6A6969696868686767676766",
      INIT_3D => X"7B7A7A7A79797978787877777776767675757574747473737372727271717170",
      INIT_3E => X"8585858484848383838282828181818080807F7F7F7E7E7E7D7D7D7C7C7C7B7B",
      INIT_3F => X"90908F8F8F8E8E8E8D8D8D8C8C8C8B8B8B8A8A8A898989888888878787868686",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
    port map (
      ADDRARDADDR(13 downto 3) => \p_1_out__0\(10 downto 0),
      ADDRARDADDR(2) => \<const0>\,
      ADDRARDADDR(1) => \<const0>\,
      ADDRARDADDR(0) => \<const0>\,
      ADDRBWRADDR(13) => \<const1>\,
      ADDRBWRADDR(12) => \<const1>\,
      ADDRBWRADDR(11) => \<const1>\,
      ADDRBWRADDR(10) => \<const1>\,
      ADDRBWRADDR(9) => \<const1>\,
      ADDRBWRADDR(8) => \<const1>\,
      ADDRBWRADDR(7) => \<const1>\,
      ADDRBWRADDR(6) => \<const1>\,
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CLKARDCLK => aclk,
      CLKBWRCLK => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const1>\,
      DIADI(6) => \<const1>\,
      DIADI(5) => \<const1>\,
      DIADI(4) => \<const1>\,
      DIADI(3) => \<const1>\,
      DIADI(2) => \<const1>\,
      DIADI(1) => \<const1>\,
      DIADI(0) => \<const1>\,
      DIBDI(15) => \<const1>\,
      DIBDI(14) => \<const1>\,
      DIBDI(13) => \<const1>\,
      DIBDI(12) => \<const1>\,
      DIBDI(11) => \<const1>\,
      DIBDI(10) => \<const1>\,
      DIBDI(9) => \<const1>\,
      DIBDI(8) => \<const1>\,
      DIBDI(7) => \<const1>\,
      DIBDI(6) => \<const1>\,
      DIBDI(5) => \<const1>\,
      DIBDI(4) => \<const1>\,
      DIBDI(3) => \<const1>\,
      DIBDI(2) => \<const1>\,
      DIBDI(1) => \<const1>\,
      DIBDI(0) => \<const1>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(1) => \<const1>\,
      DIPBDIP(0) => \<const1>\,
      DOADO(15 downto 8) => NLW_t_DOut_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_t_DOut_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_t_DOut_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_t_DOut_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => n_0_t_DOut_reg_i_1,
      ENBWREN => \<const0>\,
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
t_DOut_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => d_line_end,
      I1 => \^o1\,
      I2 => I2,
      I3 => I1,
      O => n_0_t_DOut_reg_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0slave_attachment is
  port (
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ipif_RdAck : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ipif_Error : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end v_tpg_0slave_attachment;

architecture STRUCTURE of v_tpg_0slave_attachment is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_s_axi_bresp_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_axi_bresp_i[1]_i_1\ : STD_LOGIC;
  signal n_0_s_axi_bvalid_i_i_1 : STD_LOGIC;
  signal \n_0_s_axi_rdata_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_axi_rresp_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_axi_rresp_i[1]_i_1\ : STD_LOGIC;
  signal n_0_s_axi_rvalid_i_i_1 : STD_LOGIC;
  signal \n_0_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_state_reg[0]\ : STD_LOGIC;
  signal \n_0_state_reg[1]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal timeout : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_2\ : label is "soft_lutpair139";
  attribute counter : integer;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\ : label is 14;
  attribute counter of \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7]\ : label is 14;
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \s_axi_bresp_i[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \s_axi_rresp_i[0]_i_1\ : label is "soft_lutpair137";
begin
  p_0_in <= \^p_0_in\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bresp(1 downto 0) <= \^s_axi_bresp\(1 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rresp(1 downto 0) <= \^s_axi_rresp\(1 downto 0);
  s_axi_rvalid <= \^s_axi_rvalid\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      I2 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\,
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      I2 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\,
      I3 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\,
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      I2 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      I3 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\,
      I4 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\,
      O => plusOp(4)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      I2 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      I3 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\,
      I4 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\,
      I5 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\,
      O => plusOp(5)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\,
      O => plusOp(6)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_state_reg[0]\,
      I1 => \n_0_state_reg[1]\,
      O => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\,
      I2 => timeout,
      O => plusOp(7)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\,
      I1 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\,
      I2 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      I3 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      I4 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\,
      I5 => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\,
      O => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(0),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(1),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(2),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(3),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(4),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(5),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(6),
      Q => \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\,
      R => p_2_out
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => plusOp(7),
      Q => timeout,
      R => p_2_out
    );
I_DECODER: entity work.v_tpg_0address_decoder
    port map (
      D(4 downto 0) => D(4 downto 0),
      I1(1 downto 0) => I1(1 downto 0),
      I2 => \n_0_state_reg[1]\,
      I3 => \n_0_state_reg[0]\,
      Q(0) => timeout,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wvalid => s_axi_wvalid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1(1),
      O => \^p_0_in\
    );
rst_reg: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \^p_0_in\,
      Q => rst,
      R => \<const0>\
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ipif_RdAck,
      I1 => timeout,
      O => \^s_axi_arready\
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ipif_WrAck,
      I1 => timeout,
      O => \^s_axi_awready\
    );
\s_axi_bresp_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
    port map (
      I0 => \n_0_state_reg[0]\,
      I1 => \n_0_state_reg[1]\,
      I2 => rst,
      I3 => \^s_axi_bresp\(0),
      O => \n_0_s_axi_bresp_i[0]_i_1\
    );
\s_axi_bresp_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACAA"
    )
    port map (
      I0 => \^s_axi_bresp\(1),
      I1 => ipif_Error,
      I2 => \n_0_state_reg[0]\,
      I3 => \n_0_state_reg[1]\,
      I4 => rst,
      O => \n_0_s_axi_bresp_i[1]_i_1\
    );
\s_axi_bresp_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_s_axi_bresp_i[0]_i_1\,
      Q => \^s_axi_bresp\(0),
      R => \<const0>\
    );
\s_axi_bresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_s_axi_bresp_i[1]_i_1\,
      Q => \^s_axi_bresp\(1),
      R => \<const0>\
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111511100005000"
    )
    port map (
      I0 => rst,
      I1 => s_axi_bready,
      I2 => \^s_axi_awready\,
      I3 => \n_0_state_reg[1]\,
      I4 => \n_0_state_reg[0]\,
      I5 => \^s_axi_bvalid\,
      O => n_0_s_axi_bvalid_i_i_1
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => n_0_s_axi_bvalid_i_i_1,
      Q => \^s_axi_bvalid\,
      R => \<const0>\
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_state_reg[0]\,
      I1 => \n_0_state_reg[1]\,
      O => \n_0_s_axi_rdata_i[31]_i_1\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \n_0_s_axi_rdata_i[31]_i_1\,
      D => I2(9),
      Q => s_axi_rdata(9),
      R => rst
    );
\s_axi_rresp_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
    port map (
      I0 => \n_0_state_reg[1]\,
      I1 => \n_0_state_reg[0]\,
      I2 => rst,
      I3 => \^s_axi_rresp\(0),
      O => \n_0_s_axi_rresp_i[0]_i_1\
    );
\s_axi_rresp_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACAA"
    )
    port map (
      I0 => \^s_axi_rresp\(1),
      I1 => ipif_Error,
      I2 => \n_0_state_reg[1]\,
      I3 => \n_0_state_reg[0]\,
      I4 => rst,
      O => \n_0_s_axi_rresp_i[1]_i_1\
    );
\s_axi_rresp_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_s_axi_rresp_i[0]_i_1\,
      Q => \^s_axi_rresp\(0),
      R => \<const0>\
    );
\s_axi_rresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_s_axi_rresp_i[1]_i_1\,
      Q => \^s_axi_rresp\(1),
      R => \<const0>\
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551111155500000"
    )
    port map (
      I0 => rst,
      I1 => s_axi_rready,
      I2 => ipif_RdAck,
      I3 => timeout,
      I4 => \n_0_s_axi_rdata_i[31]_i_1\,
      I5 => \^s_axi_rvalid\,
      O => n_0_s_axi_rvalid_i_i_1
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => n_0_s_axi_rvalid_i_i_1,
      Q => \^s_axi_rvalid\,
      R => \<const0>\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007722FAFA"
    )
    port map (
      I0 => \n_0_state_reg[0]\,
      I1 => \n_0_state[1]_i_3\,
      I2 => I1(0),
      I3 => \^s_axi_awready\,
      I4 => \n_0_state_reg[1]\,
      I5 => rst,
      O => \n_0_state[0]_i_1\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBFAAA"
    )
    port map (
      I0 => \n_0_state[1]_i_2\,
      I1 => \n_0_state[1]_i_3\,
      I2 => \^s_axi_arready\,
      I3 => \n_0_state_reg[0]\,
      I4 => \n_0_state_reg[1]\,
      I5 => rst,
      O => \n_0_state[1]_i_1\
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0008"
    )
    port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => I1(0),
      I3 => \n_0_state_reg[0]\,
      I4 => \n_0_state_reg[1]\,
      O => \n_0_state[1]_i_2\
    );
\state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => \n_0_state[1]_i_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_state[0]_i_1\,
      Q => \n_0_state_reg[0]\,
      R => \<const0>\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1\,
      Q => \n_0_state_reg[1]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0synch_fifo_fallthru is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sclr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    core_d : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclken : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    resetn : in STD_LOGIC;
    O59 : in STD_LOGIC;
    O50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end v_tpg_0synch_fifo_fallthru;

architecture STRUCTURE of v_tpg_0synch_fifo_fallthru is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o58\ : STD_LOGIC;
  signal R : STD_LOGIC_VECTOR ( 0 to 4 );
  signal n_0_empty_int_i_1 : STD_LOGIC;
  signal n_0_empty_int_i_2 : STD_LOGIC;
  signal n_0_empty_int_i_3 : STD_LOGIC;
  signal n_0_empty_int_i_4 : STD_LOGIC;
  signal n_0_full_int_i_1 : STD_LOGIC;
  signal n_0_full_int_i_2 : STD_LOGIC;
  signal n_0_full_int_i_3 : STD_LOGIC;
  signal n_0_full_int_i_4 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_11 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_12 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_13 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_14 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_33 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_34 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_35 : STD_LOGIC;
  signal n_0_mem1 : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_21\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_22\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_23\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_24\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_25\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_26\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_27\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_28\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_29\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_45\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_46\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_write_ptr_int[4]_i_2\ : STD_LOGIC;
  signal \n_0_write_ptr_int_reg[0]\ : STD_LOGIC;
  signal \n_0_write_ptr_int_reg[1]\ : STD_LOGIC;
  signal \n_0_write_ptr_int_reg[2]\ : STD_LOGIC;
  signal \n_0_write_ptr_int_reg[3]\ : STD_LOGIC;
  signal \n_0_write_ptr_int_reg[4]\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal read_ptr_cmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_ptr : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_int_i_4 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of line_cnt_tc_i_33 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of line_cnt_tc_i_34 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of line_cnt_tc_i_4 : label is "soft_lutpair127";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of m_axis_video_tvalid_INST_0 : label is true;
  attribute SOFT_HLUTNM of m_axis_video_tvalid_INST_0 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \read_ptr_int[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \read_ptr_int[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \read_ptr_int[4]_i_1\ : label is "soft_lutpair129";
  attribute counter : integer;
  attribute counter of \read_ptr_int_reg[0]\ : label is 24;
  attribute counter of \read_ptr_int_reg[1]\ : label is 24;
  attribute counter of \read_ptr_int_reg[2]\ : label is 24;
  attribute counter of \read_ptr_int_reg[3]\ : label is 24;
  attribute counter of \read_ptr_int_reg[4]\ : label is 24;
  attribute SOFT_HLUTNM of \row_cnt[0]_i_22\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \row_cnt[0]_i_23\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \row_cnt[0]_i_29\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \row_cnt[0]_i_45\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \row_cnt[0]_i_46\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \row_cnt[0]_i_5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \write_ptr_int[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \write_ptr_int[4]_i_1\ : label is "soft_lutpair131";
  attribute counter of \write_ptr_int_reg[0]\ : label is 25;
  attribute counter of \write_ptr_int_reg[1]\ : label is 25;
  attribute counter of \write_ptr_int_reg[2]\ : label is 25;
  attribute counter of \write_ptr_int_reg[3]\ : label is 25;
  attribute counter of \write_ptr_int_reg[4]\ : label is 25;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O58 <= \^o58\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\col_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o4\,
      I1 => resetn,
      O => O3
    );
\col_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000000"
    )
    port map (
      I0 => O59,
      I1 => \^o58\,
      I2 => CO(0),
      I3 => \genr_control_regs[0]\(0),
      I4 => aclken,
      O => O5
    );
empty_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006090009000009"
    )
    port map (
      I0 => p_0_in_0,
      I1 => \n_0_write_ptr_int_reg[4]\,
      I2 => n_0_empty_int_i_2,
      I3 => \n_0_write_ptr_int_reg[3]\,
      I4 => read_ptr_cmp(3),
      I5 => n_0_empty_int_i_3,
      O => n_0_empty_int_i_1
    );
empty_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDFDFEFBFFDFDFE"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[0]\,
      I1 => n_0_empty_int_i_4,
      I2 => read_ptr_cmp(1),
      I3 => I80,
      I4 => read_ptr_cmp(0),
      I5 => \n_0_write_ptr_int_reg[1]\,
      O => n_0_empty_int_i_2
    );
empty_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => read_ptr_cmp(2),
      I1 => read_ptr_cmp(1),
      I2 => \^o2\,
      I3 => m_axis_video_tready,
      I4 => I79,
      I5 => read_ptr_cmp(0),
      O => n_0_empty_int_i_3
    );
empty_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => read_ptr_cmp(2),
      I1 => \n_0_write_ptr_int_reg[2]\,
      O => n_0_empty_int_i_4
    );
empty_int_reg: unisim.vcomponents.FDSE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_empty_int_i_1,
      Q => \^o2\,
      S => sclr
    );
full_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1002020101202010"
    )
    port map (
      I0 => read_ptr_cmp(3),
      I1 => n_0_full_int_i_2,
      I2 => p_0_in_0,
      I3 => \n_0_write_ptr_int_reg[3]\,
      I4 => n_0_full_int_i_3,
      I5 => \n_0_write_ptr_int_reg[4]\,
      O => n_0_full_int_i_1
    );
full_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFFFF7DFF7D7DFF"
    )
    port map (
      I0 => n_0_full_int_i_4,
      I1 => read_ptr_cmp(0),
      I2 => write_ptr(0),
      I3 => \n_0_write_ptr_int[4]_i_2\,
      I4 => \n_0_write_ptr_int_reg[2]\,
      I5 => read_ptr_cmp(2),
      O => n_0_full_int_i_2
    );
full_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[2]\,
      I1 => \^o1\,
      I2 => \n_0_write_ptr_int_reg[0]\,
      I3 => I79,
      I4 => I78,
      I5 => \n_0_write_ptr_int_reg[1]\,
      O => n_0_full_int_i_3
    );
full_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB00040004FFFB"
    )
    port map (
      I0 => I79,
      I1 => \n_0_write_ptr_int_reg[0]\,
      I2 => \^o1\,
      I3 => I78,
      I4 => read_ptr_cmp(1),
      I5 => \n_0_write_ptr_int_reg[1]\,
      O => n_0_full_int_i_4
    );
full_int_reg: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_full_int_i_1,
      Q => \^o1\,
      R => sclr
    );
line_cnt_tc_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
    port map (
      I0 => read_ptr_cmp(3),
      I1 => \n_0_write_ptr_int_reg[3]\,
      I2 => \n_0_write_ptr_int_reg[4]\,
      I3 => p_0_in_0,
      O => n_0_line_cnt_tc_i_11
    );
line_cnt_tc_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABBAABBBABBBB"
    )
    port map (
      I0 => \n_0_row_cnt[0]_i_29\,
      I1 => \n_0_row_cnt[0]_i_28\,
      I2 => \n_0_row_cnt[0]_i_26\,
      I3 => n_0_line_cnt_tc_i_33,
      I4 => n_0_line_cnt_tc_i_34,
      I5 => n_0_line_cnt_tc_i_35,
      O => n_0_line_cnt_tc_i_12
    );
line_cnt_tc_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4520DF45BADF20BA"
    )
    port map (
      I0 => \n_0_row_cnt[0]_i_24\,
      I1 => read_ptr_cmp(1),
      I2 => \n_0_write_ptr_int_reg[1]\,
      I3 => read_ptr_cmp(2),
      I4 => \n_0_write_ptr_int_reg[2]\,
      I5 => \n_0_row_cnt[0]_i_22\,
      O => n_0_line_cnt_tc_i_13
    );
line_cnt_tc_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0065650065000065"
    )
    port map (
      I0 => n_0_full_int_i_4,
      I1 => write_ptr(0),
      I2 => read_ptr_cmp(0),
      I3 => n_0_empty_int_i_4,
      I4 => \n_0_row_cnt[0]_i_23\,
      I5 => \n_0_row_cnt[0]_i_24\,
      O => n_0_line_cnt_tc_i_14
    );
line_cnt_tc_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[2]\,
      I1 => read_ptr_cmp(2),
      I2 => read_ptr_cmp(1),
      I3 => \n_0_write_ptr_int_reg[1]\,
      O => n_0_line_cnt_tc_i_33
    );
line_cnt_tc_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => read_ptr_cmp(1),
      I1 => \n_0_write_ptr_int_reg[1]\,
      O => n_0_line_cnt_tc_i_34
    );
line_cnt_tc_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => read_ptr_cmp(0),
      I1 => \n_0_write_ptr_int_reg[0]\,
      I2 => \^o1\,
      I3 => I79,
      I4 => core_d,
      I5 => I1,
      O => n_0_line_cnt_tc_i_35
    );
line_cnt_tc_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
    port map (
      I0 => n_0_line_cnt_tc_i_11,
      I1 => n_0_line_cnt_tc_i_12,
      I2 => n_0_line_cnt_tc_i_13,
      I3 => n_0_line_cnt_tc_i_14,
      O => \^o58\
    );
m_axis_video_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      O => m_axis_video_tvalid
    );
mem1: entity work.v_tpg_0dp_ram
    port map (
      I1 => \^o2\,
      I2(3) => \n_0_write_ptr_int_reg[3]\,
      I2(2) => \n_0_write_ptr_int_reg[2]\,
      I2(1) => \n_0_write_ptr_int_reg[1]\,
      I2(0) => \n_0_write_ptr_int_reg[0]\,
      I79 => I79,
      O1 => n_0_mem1,
      Q(3 downto 0) => read_ptr_cmp(3 downto 0),
      aclk => aclk,
      aclken => aclken,
      da(21 downto 0) => da(21 downto 0),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tdata(19 downto 0) => m_axis_video_tdata(19 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser => m_axis_video_tuser,
      p_0_in => p_0_in
    );
\read_ptr_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
    port map (
      I0 => read_ptr_cmp(0),
      I1 => \^o2\,
      I2 => m_axis_video_tready,
      I3 => aclken,
      I4 => \genr_control_regs[0]\(0),
      O => R(4)
    );
\read_ptr_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
    port map (
      I0 => read_ptr_cmp(1),
      I1 => read_ptr_cmp(0),
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => m_axis_video_tready,
      I5 => \^o2\,
      O => R(3)
    );
\read_ptr_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
    port map (
      I0 => read_ptr_cmp(2),
      I1 => read_ptr_cmp(1),
      I2 => \^o2\,
      I3 => m_axis_video_tready,
      I4 => I79,
      I5 => read_ptr_cmp(0),
      O => R(2)
    );
\read_ptr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => read_ptr_cmp(3),
      I1 => n_0_mem1,
      I2 => read_ptr_cmp(2),
      O => R(1)
    );
\read_ptr_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_0_in_0,
      I1 => read_ptr_cmp(3),
      I2 => read_ptr_cmp(2),
      I3 => n_0_mem1,
      O => R(0)
    );
\read_ptr_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => R(4),
      Q => read_ptr_cmp(0),
      R => sclr
    );
\read_ptr_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => R(3),
      Q => read_ptr_cmp(1),
      R => sclr
    );
\read_ptr_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => R(2),
      Q => read_ptr_cmp(2),
      R => sclr
    );
\read_ptr_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => R(1),
      Q => read_ptr_cmp(3),
      R => sclr
    );
\read_ptr_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => R(0),
      Q => p_0_in_0,
      R => sclr
    );
\row_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCCC00000400"
    )
    port map (
      I0 => O59,
      I1 => O50(0),
      I2 => \n_0_row_cnt[0]_i_7\,
      I3 => \n_0_row_cnt[0]_i_8\,
      I4 => I79,
      I5 => CO(0),
      O => \^o4\
    );
\row_cnt[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22D2DD22DD2"
    )
    port map (
      I0 => read_ptr_cmp(0),
      I1 => write_ptr(0),
      I2 => \n_0_write_ptr_int_reg[1]\,
      I3 => read_ptr_cmp(1),
      I4 => I78,
      I5 => \n_0_row_cnt[0]_i_45\,
      O => \n_0_row_cnt[0]_i_21\
    );
\row_cnt[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => read_ptr_cmp(3),
      I1 => \n_0_write_ptr_int_reg[3]\,
      O => \n_0_row_cnt[0]_i_22\
    );
\row_cnt[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[1]\,
      I1 => read_ptr_cmp(1),
      O => \n_0_row_cnt[0]_i_23\
    );
\row_cnt[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00010000"
    )
    port map (
      I0 => \^o1\,
      I1 => I78,
      I2 => I79,
      I3 => read_ptr_cmp(0),
      I4 => \n_0_write_ptr_int_reg[0]\,
      I5 => n_0_line_cnt_tc_i_34,
      O => \n_0_row_cnt[0]_i_24\
    );
\row_cnt[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEBEBE8ABE"
    )
    port map (
      I0 => n_0_empty_int_i_4,
      I1 => read_ptr_cmp(1),
      I2 => \n_0_write_ptr_int_reg[1]\,
      I3 => \n_0_row_cnt[0]_i_46\,
      I4 => I79,
      I5 => I78,
      O => \n_0_row_cnt[0]_i_25\
    );
\row_cnt[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => core_d,
      I3 => I79,
      I4 => read_ptr_cmp(0),
      I5 => \n_0_write_ptr_int_reg[0]\,
      O => \n_0_row_cnt[0]_i_26\
    );
\row_cnt[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => n_0_line_cnt_tc_i_33,
      I1 => I78,
      I2 => I79,
      I3 => \^o1\,
      I4 => \n_0_write_ptr_int_reg[0]\,
      I5 => read_ptr_cmp(0),
      O => \n_0_row_cnt[0]_i_27\
    );
\row_cnt[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22220000F00F2222"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[1]\,
      I1 => read_ptr_cmp(1),
      I2 => read_ptr_cmp(3),
      I3 => \n_0_write_ptr_int_reg[3]\,
      I4 => \n_0_write_ptr_int_reg[2]\,
      I5 => read_ptr_cmp(2),
      O => \n_0_row_cnt[0]_i_28\
    );
\row_cnt[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[3]\,
      I1 => read_ptr_cmp(3),
      I2 => read_ptr_cmp(2),
      I3 => \n_0_write_ptr_int_reg[2]\,
      O => \n_0_row_cnt[0]_i_29\
    );
\row_cnt[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \genr_control_regs[0]\(0),
      I1 => aclken,
      I2 => \n_0_write_ptr_int_reg[0]\,
      I3 => \^o1\,
      O => \n_0_row_cnt[0]_i_45\
    );
\row_cnt[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_write_ptr_int_reg[0]\,
      I2 => read_ptr_cmp(0),
      O => \n_0_row_cnt[0]_i_46\
    );
\row_cnt[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0DD0"
    )
    port map (
      I0 => n_0_line_cnt_tc_i_14,
      I1 => n_0_line_cnt_tc_i_13,
      I2 => n_0_line_cnt_tc_i_11,
      I3 => n_0_line_cnt_tc_i_12,
      I4 => CO(0),
      O => O85
    );
\row_cnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008028002802002"
    )
    port map (
      I0 => \n_0_row_cnt[0]_i_21\,
      I1 => \n_0_row_cnt[0]_i_22\,
      I2 => \n_0_write_ptr_int_reg[2]\,
      I3 => read_ptr_cmp(2),
      I4 => \n_0_row_cnt[0]_i_23\,
      I5 => \n_0_row_cnt[0]_i_24\,
      O => \n_0_row_cnt[0]_i_7\
    );
\row_cnt[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF1DFFFF00E2"
    )
    port map (
      I0 => \n_0_row_cnt[0]_i_25\,
      I1 => \n_0_row_cnt[0]_i_26\,
      I2 => \n_0_row_cnt[0]_i_27\,
      I3 => \n_0_row_cnt[0]_i_28\,
      I4 => \n_0_row_cnt[0]_i_29\,
      I5 => n_0_line_cnt_tc_i_11,
      O => \n_0_row_cnt[0]_i_8\
    );
\write_ptr_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[0]\,
      I1 => \^o1\,
      I2 => I1,
      I3 => core_d,
      I4 => aclken,
      I5 => \genr_control_regs[0]\(0),
      O => write_ptr(0)
    );
\write_ptr_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA9AAAAA"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[1]\,
      I1 => core_d,
      I2 => I1,
      I3 => I79,
      I4 => \n_0_write_ptr_int_reg[0]\,
      I5 => \^o1\,
      O => write_ptr(1)
    );
\write_ptr_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000200"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[1]\,
      I1 => I78,
      I2 => I79,
      I3 => \n_0_write_ptr_int_reg[0]\,
      I4 => \^o1\,
      I5 => \n_0_write_ptr_int_reg[2]\,
      O => write_ptr(2)
    );
\write_ptr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[3]\,
      I1 => \n_0_write_ptr_int[4]_i_2\,
      I2 => \n_0_write_ptr_int_reg[2]\,
      O => write_ptr(3)
    );
\write_ptr_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[4]\,
      I1 => \n_0_write_ptr_int_reg[2]\,
      I2 => \n_0_write_ptr_int[4]_i_2\,
      I3 => \n_0_write_ptr_int_reg[3]\,
      O => write_ptr(4)
    );
\write_ptr_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
    port map (
      I0 => \n_0_write_ptr_int_reg[1]\,
      I1 => core_d,
      I2 => I1,
      I3 => I79,
      I4 => \n_0_write_ptr_int_reg[0]\,
      I5 => \^o1\,
      O => \n_0_write_ptr_int[4]_i_2\
    );
\write_ptr_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => write_ptr(0),
      Q => \n_0_write_ptr_int_reg[0]\,
      R => sclr
    );
\write_ptr_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => write_ptr(1),
      Q => \n_0_write_ptr_int_reg[1]\,
      R => sclr
    );
\write_ptr_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => write_ptr(2),
      Q => \n_0_write_ptr_int_reg[2]\,
      R => sclr
    );
\write_ptr_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => write_ptr(3),
      Q => \n_0_write_ptr_int_reg[3]\,
      R => sclr
    );
\write_ptr_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => \<const1>\,
      D => write_ptr(4),
      Q => \n_0_write_ptr_int_reg[4]\,
      R => sclr
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0tpg_core is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    eol_d1 : out STD_LOGIC;
    sof_d1 : out STD_LOGIC;
    XHatchV : out STD_LOGIC;
    PRNG4PrstEn : out STD_LOGIC;
    t_red_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    t_green_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    t_blue_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    NewVDelta_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    LineRepeatCountEn : out STD_LOGIC;
    O11 : out STD_LOGIC;
    d_Enable : out STD_LOGIC;
    Enable : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O42 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    XHatchV0 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    da : out STD_LOGIC_VECTOR ( 19 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    d_vsync0 : in STD_LOGIC;
    sclr : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    prng_rst : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I53 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC;
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    I94 : in STD_LOGIC;
    I95 : in STD_LOGIC;
    I107 : in STD_LOGIC;
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I111 : in STD_LOGIC;
    I112 : in STD_LOGIC;
    I113 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I115 : in STD_LOGIC;
    I116 : in STD_LOGIC;
    I117 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I96 : in STD_LOGIC;
    clear : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I97 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I98 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I118 : in STD_LOGIC;
    I119 : in STD_LOGIC;
    I120 : in STD_LOGIC;
    I121 : in STD_LOGIC;
    I122 : in STD_LOGIC;
    I123 : in STD_LOGIC;
    I124 : in STD_LOGIC;
    I125 : in STD_LOGIC;
    I126 : in STD_LOGIC;
    I127 : in STD_LOGIC;
    I128 : in STD_LOGIC;
    I129 : in STD_LOGIC;
    I130 : in STD_LOGIC;
    I131 : in STD_LOGIC;
    I132 : in STD_LOGIC;
    I133 : in STD_LOGIC;
    I134 : in STD_LOGIC;
    I135 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I136 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I99 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I137 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I138 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I139 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I101 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I102 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I103 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I104 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I140 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I141 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I105 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I142 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I143 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I144 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I145 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I106 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I146 : in STD_LOGIC;
    I147 : in STD_LOGIC;
    I148 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I149 : in STD_LOGIC;
    I150 : in STD_LOGIC;
    I151 : in STD_LOGIC;
    I152 : in STD_LOGIC;
    I153 : in STD_LOGIC;
    I154 : in STD_LOGIC;
    I155 : in STD_LOGIC;
    I156 : in STD_LOGIC;
    I157 : in STD_LOGIC;
    I158 : in STD_LOGIC;
    I159 : in STD_LOGIC;
    I160 : in STD_LOGIC;
    I161 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end v_tpg_0tpg_core;

architecture STRUCTURE of v_tpg_0tpg_core is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \BarHCount_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal BarSel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BarWidth : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal BayerSel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BoxBottom : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal BoxHCoord : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal BoxHCoord0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal BoxLeft : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal BoxRight : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal BoxTop : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal BoxVCoord : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Cb : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CheckerBoardIndex : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Cr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal GPatHCount : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \HCount_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal HMax : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal LastLine : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal LastPixel : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal LineRepeatCount : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^linerepeatcounten\ : STD_LOGIC;
  signal NoisyBlueOut : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NoisyGreenOut : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NoisyRedOut : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o40\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o41\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o44\ : STD_LOGIC;
  signal \^o46\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o47\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o48\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o49\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o52\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  signal \^o54\ : STD_LOGIC;
  signal \^o56\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o57\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o58\ : STD_LOGIC;
  signal \^o59\ : STD_LOGIC;
  signal \^o61\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^o70\ : STD_LOGIC;
  signal \^o73\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o74\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o76\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o8\ : STD_LOGIC;
  signal \^o88\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o9\ : STD_LOGIC;
  signal PRNG1Out : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \^prng4prsten\ : STD_LOGIC;
  signal PixRepeatCount_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RLDataAddr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal RLDataAddrPreset : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RLWidth : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal RLWidthMinus1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \RampStart_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RandPRNG2Blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RandPRNG2Green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RandPRNG2Red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RandPRNG4Blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RandPRNG4Green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RandPRNG4Red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal StuckPixelB : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal StuckPixelG : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal StuckPixelR : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal TartanBarHeight : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \TartanBarVCount_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \VCount_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal VHCount : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal VHCount_bv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal VMax : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal XHairValue : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal XHatchH_d : STD_LOGIC;
  signal \^xhatchv\ : STD_LOGIC;
  signal XHatchV_d : STD_LOGIC;
  signal Y : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal bar_Cb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bar_Cr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d_enable\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data15 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^eol_d1\ : STD_LOGIC;
  signal eol_d2 : STD_LOGIC;
  signal eol_d3 : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp7_out : STD_LOGIC;
  signal hdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_BarHCount[3]_i_1\ : STD_LOGIC;
  signal \n_0_BarHCount[9]_i_1\ : STD_LOGIC;
  signal \n_0_BarHCount[9]_i_3\ : STD_LOGIC;
  signal \n_0_BarSel[0]_i_1\ : STD_LOGIC;
  signal \n_0_BarSel[1]_i_1\ : STD_LOGIC;
  signal \n_0_BarSel[2]_i_1\ : STD_LOGIC;
  signal \n_0_BayerSel[0]_i_1\ : STD_LOGIC;
  signal \n_0_BayerSel[1]_i_1\ : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_10 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_11 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_12 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_13 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_2 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_3 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_4 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_5 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_6 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_7 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_8 : STD_LOGIC;
  signal n_0_BlueNoise_reg_i_9 : STD_LOGIC;
  signal \n_0_BoxBottom[11]_i_2\ : STD_LOGIC;
  signal \n_0_BoxBottom[11]_i_3\ : STD_LOGIC;
  signal \n_0_BoxBottom[11]_i_4\ : STD_LOGIC;
  signal \n_0_BoxBottom[11]_i_5\ : STD_LOGIC;
  signal \n_0_BoxBottom[12]_i_2\ : STD_LOGIC;
  signal \n_0_BoxBottom[3]_i_2\ : STD_LOGIC;
  signal \n_0_BoxBottom[3]_i_3\ : STD_LOGIC;
  signal \n_0_BoxBottom[3]_i_4\ : STD_LOGIC;
  signal \n_0_BoxBottom[3]_i_5\ : STD_LOGIC;
  signal \n_0_BoxBottom[7]_i_2\ : STD_LOGIC;
  signal \n_0_BoxBottom[7]_i_3\ : STD_LOGIC;
  signal \n_0_BoxBottom[7]_i_4\ : STD_LOGIC;
  signal \n_0_BoxBottom[7]_i_5\ : STD_LOGIC;
  signal \n_0_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_BoxHCoord[11]_i_2\ : STD_LOGIC;
  signal \n_0_BoxHCoord[11]_i_3\ : STD_LOGIC;
  signal \n_0_BoxHCoord[11]_i_4\ : STD_LOGIC;
  signal \n_0_BoxHCoord[11]_i_5\ : STD_LOGIC;
  signal \n_0_BoxHCoord[11]_i_6\ : STD_LOGIC;
  signal \n_0_BoxHCoord[12]_i_2\ : STD_LOGIC;
  signal \n_0_BoxHCoord[3]_i_2\ : STD_LOGIC;
  signal \n_0_BoxHCoord[3]_i_3\ : STD_LOGIC;
  signal \n_0_BoxHCoord[3]_i_4\ : STD_LOGIC;
  signal \n_0_BoxHCoord[3]_i_5\ : STD_LOGIC;
  signal \n_0_BoxHCoord[3]_i_6\ : STD_LOGIC;
  signal \n_0_BoxHCoord[3]_i_7\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_2\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_3\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_4\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_5\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_6\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_7\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_8\ : STD_LOGIC;
  signal \n_0_BoxHCoord[7]_i_9\ : STD_LOGIC;
  signal \n_0_BoxHCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_BoxHCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_BoxHCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_BoxRight[11]_i_2\ : STD_LOGIC;
  signal \n_0_BoxRight[11]_i_3\ : STD_LOGIC;
  signal \n_0_BoxRight[11]_i_4\ : STD_LOGIC;
  signal \n_0_BoxRight[11]_i_5\ : STD_LOGIC;
  signal \n_0_BoxRight[12]_i_2\ : STD_LOGIC;
  signal \n_0_BoxRight[3]_i_2\ : STD_LOGIC;
  signal \n_0_BoxRight[3]_i_3\ : STD_LOGIC;
  signal \n_0_BoxRight[3]_i_4\ : STD_LOGIC;
  signal \n_0_BoxRight[3]_i_5\ : STD_LOGIC;
  signal \n_0_BoxRight[7]_i_2\ : STD_LOGIC;
  signal \n_0_BoxRight[7]_i_3\ : STD_LOGIC;
  signal \n_0_BoxRight[7]_i_4\ : STD_LOGIC;
  signal \n_0_BoxRight[7]_i_5\ : STD_LOGIC;
  signal \n_0_BoxRight_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_BoxRight_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_BoxRight_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_BoxVCoord[11]_i_2\ : STD_LOGIC;
  signal \n_0_BoxVCoord[11]_i_3\ : STD_LOGIC;
  signal \n_0_BoxVCoord[11]_i_4\ : STD_LOGIC;
  signal \n_0_BoxVCoord[11]_i_5\ : STD_LOGIC;
  signal \n_0_BoxVCoord[11]_i_6\ : STD_LOGIC;
  signal \n_0_BoxVCoord[12]_i_3\ : STD_LOGIC;
  signal \n_0_BoxVCoord[3]_i_2\ : STD_LOGIC;
  signal \n_0_BoxVCoord[3]_i_3\ : STD_LOGIC;
  signal \n_0_BoxVCoord[3]_i_4\ : STD_LOGIC;
  signal \n_0_BoxVCoord[3]_i_5\ : STD_LOGIC;
  signal \n_0_BoxVCoord[3]_i_6\ : STD_LOGIC;
  signal \n_0_BoxVCoord[3]_i_7\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_2\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_3\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_4\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_5\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_6\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_7\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_8\ : STD_LOGIC;
  signal \n_0_BoxVCoord[7]_i_9\ : STD_LOGIC;
  signal \n_0_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_Cb[0]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[1]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[2]_i_3\ : STD_LOGIC;
  signal \n_0_Cr[0]_i_2\ : STD_LOGIC;
  signal \n_0_Cr[0]_i_5\ : STD_LOGIC;
  signal \n_0_Cr[1]_i_2\ : STD_LOGIC;
  signal \n_0_Cr[1]_i_5\ : STD_LOGIC;
  signal \n_0_Cr[2]_i_3\ : STD_LOGIC;
  signal \n_0_Cr[3]_i_3\ : STD_LOGIC;
  signal \n_0_Cr[4]_i_3\ : STD_LOGIC;
  signal \n_0_Cr[5]_i_3\ : STD_LOGIC;
  signal \n_0_Cr[6]_i_3\ : STD_LOGIC;
  signal \n_0_GPatHCount[0]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[10]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[1]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[2]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[3]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[4]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[4]_i_2\ : STD_LOGIC;
  signal \n_0_GPatHCount[5]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[5]_i_2\ : STD_LOGIC;
  signal \n_0_GPatHCount[6]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[7]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[8]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[8]_i_2\ : STD_LOGIC;
  signal \n_0_GPatHCount[8]_i_3\ : STD_LOGIC;
  signal \n_0_GPatHCount[9]_i_1\ : STD_LOGIC;
  signal \n_0_GPatHCount[9]_i_2\ : STD_LOGIC;
  signal \n_0_GPatOut[0]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[1]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[2]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[3]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[4]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[5]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[6]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[7]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[8]_i_1\ : STD_LOGIC;
  signal \n_0_GPatOut[9]_i_2\ : STD_LOGIC;
  signal \n_0_GPatVCount[10]_i_1\ : STD_LOGIC;
  signal \n_0_GPatVCount[10]_i_2\ : STD_LOGIC;
  signal \n_0_GPatVCount[4]_i_2\ : STD_LOGIC;
  signal \n_0_GPatVCount[5]_i_2\ : STD_LOGIC;
  signal \n_0_GPatVCount[8]_i_2\ : STD_LOGIC;
  signal \n_0_GPatVCount[9]_i_3\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[0]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[10]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[1]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[2]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[3]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[4]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[5]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[6]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[7]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[8]\ : STD_LOGIC;
  signal \n_0_GPatVCount_reg[9]\ : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_10 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_11 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_12 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_13 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_2 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_3 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_4 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_5 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_6 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_7 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_8 : STD_LOGIC;
  signal n_0_GreenNoise_reg_i_9 : STD_LOGIC;
  signal \n_0_HBarSel[0]_i_1\ : STD_LOGIC;
  signal \n_0_HBarSel[1]_i_1\ : STD_LOGIC;
  signal \n_0_HBarSel[2]_i_1\ : STD_LOGIC;
  signal \n_0_HBarSel[2]_i_3\ : STD_LOGIC;
  signal \n_0_HBarSel[2]_i_4\ : STD_LOGIC;
  signal \n_0_HBarSel[2]_i_5\ : STD_LOGIC;
  signal \n_0_HBarSel[2]_i_6\ : STD_LOGIC;
  signal n_0_HBoxEn_i_10 : STD_LOGIC;
  signal n_0_HBoxEn_i_11 : STD_LOGIC;
  signal n_0_HBoxEn_i_13 : STD_LOGIC;
  signal n_0_HBoxEn_i_14 : STD_LOGIC;
  signal n_0_HBoxEn_i_15 : STD_LOGIC;
  signal n_0_HBoxEn_i_16 : STD_LOGIC;
  signal n_0_HBoxEn_i_17 : STD_LOGIC;
  signal n_0_HBoxEn_i_5 : STD_LOGIC;
  signal n_0_HBoxEn_i_8 : STD_LOGIC;
  signal n_0_HBoxEn_i_9 : STD_LOGIC;
  signal n_0_HBoxEn_reg_i_12 : STD_LOGIC;
  signal n_0_HBoxEn_reg_i_4 : STD_LOGIC;
  signal \n_0_HCount[0]_i_1\ : STD_LOGIC;
  signal \n_0_HCount[0]_i_3\ : STD_LOGIC;
  signal \n_0_HCount[0]_i_4\ : STD_LOGIC;
  signal \n_0_HCount[0]_i_5\ : STD_LOGIC;
  signal \n_0_HCount[0]_i_6\ : STD_LOGIC;
  signal \n_0_HCount[12]_i_2\ : STD_LOGIC;
  signal \n_0_HCount[4]_i_2\ : STD_LOGIC;
  signal \n_0_HCount[4]_i_3\ : STD_LOGIC;
  signal \n_0_HCount[4]_i_4\ : STD_LOGIC;
  signal \n_0_HCount[4]_i_5\ : STD_LOGIC;
  signal \n_0_HCount[8]_i_2\ : STD_LOGIC;
  signal \n_0_HCount[8]_i_3\ : STD_LOGIC;
  signal \n_0_HCount[8]_i_4\ : STD_LOGIC;
  signal \n_0_HCount[8]_i_5\ : STD_LOGIC;
  signal \n_0_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_HDir_i_10 : STD_LOGIC;
  signal n_0_HDir_i_11 : STD_LOGIC;
  signal n_0_HDir_i_12 : STD_LOGIC;
  signal n_0_HDir_i_13 : STD_LOGIC;
  signal n_0_HDir_i_16 : STD_LOGIC;
  signal n_0_HDir_i_17 : STD_LOGIC;
  signal n_0_HDir_i_18 : STD_LOGIC;
  signal n_0_HDir_i_19 : STD_LOGIC;
  signal n_0_HDir_i_20 : STD_LOGIC;
  signal n_0_HDir_i_21 : STD_LOGIC;
  signal n_0_HDir_i_22 : STD_LOGIC;
  signal n_0_HDir_i_23 : STD_LOGIC;
  signal n_0_HDir_i_24 : STD_LOGIC;
  signal n_0_HDir_i_25 : STD_LOGIC;
  signal n_0_HDir_i_26 : STD_LOGIC;
  signal n_0_HDir_i_27 : STD_LOGIC;
  signal n_0_HDir_i_28 : STD_LOGIC;
  signal n_0_HDir_i_5 : STD_LOGIC;
  signal n_0_HDir_i_7 : STD_LOGIC;
  signal n_0_HDir_i_8 : STD_LOGIC;
  signal n_0_HDir_i_9 : STD_LOGIC;
  signal n_0_HDir_reg_i_4 : STD_LOGIC;
  signal n_0_HDir_reg_i_6 : STD_LOGIC;
  signal \n_0_LineRepeatCount[0]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[10]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[11]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[11]_i_3\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[11]_i_4\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[11]_i_5\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[11]_i_6\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[12]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[12]_i_3\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[1]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[2]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[3]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[3]_i_3\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[3]_i_4\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[3]_i_5\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[3]_i_6\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[4]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[5]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[6]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[7]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[7]_i_3\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[7]_i_4\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[7]_i_5\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[7]_i_6\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[8]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount[9]_i_1\ : STD_LOGIC;
  signal \n_0_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[10]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[10]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[3]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[3]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[3]_i_4\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[3]_i_5\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[7]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[7]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[7]_i_4\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut[7]_i_5\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[10]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[10]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[3]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[3]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[3]_i_4\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[3]_i_5\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[7]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[7]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[7]_i_4\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut[7]_i_5\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[10]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[10]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[3]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[3]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[3]_i_4\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[3]_i_5\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[7]_i_2\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[7]_i_3\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[7]_i_4\ : STD_LOGIC;
  signal \n_0_NoisyRedOut[7]_i_5\ : STD_LOGIC;
  signal \n_0_NoisyRedOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_NoisyRedOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_0_PRNG2 : STD_LOGIC;
  signal n_0_PRNG4 : STD_LOGIC;
  signal \n_0_PixRepeatCount[0]_i_4\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[0]_i_5\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[0]_i_6\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[0]_i_7\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[12]_i_2\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[4]_i_2\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[4]_i_3\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[4]_i_4\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[4]_i_5\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[8]_i_2\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[8]_i_3\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[8]_i_4\ : STD_LOGIC;
  signal \n_0_PixRepeatCount[8]_i_5\ : STD_LOGIC;
  signal \n_0_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_RLDataAddr[0]_i_1\ : STD_LOGIC;
  signal \n_0_RLDataAddr[1]_i_1\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_1\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_2\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_5\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_6\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_7\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_8\ : STD_LOGIC;
  signal \n_0_RLDataAddr[2]_i_9\ : STD_LOGIC;
  signal \n_0_RLDataAddr[3]_i_2\ : STD_LOGIC;
  signal \n_0_RLDataAddr[3]_i_3\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_10\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_11\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_12\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_13\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_14\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_2\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_3\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_6\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_7\ : STD_LOGIC;
  signal \n_0_RLDataAddr[4]_i_8\ : STD_LOGIC;
  signal \n_0_RLDataAddr_reg[0]\ : STD_LOGIC;
  signal \n_0_RLDataAddr_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_RLDataAddr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_RLDataAddr_reg[4]_i_9\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[11]_i_2\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[11]_i_3\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[11]_i_4\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[11]_i_5\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[12]_i_3\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[3]_i_2\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[3]_i_3\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[3]_i_4\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[3]_i_5\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[7]_i_2\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[7]_i_3\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[7]_i_4\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1[7]_i_5\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[0]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[10]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[11]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[12]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[1]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[2]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[3]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[4]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[5]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[6]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[7]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[8]_i_1\ : STD_LOGIC;
  signal \n_0_RLWidth[9]_i_1\ : STD_LOGIC;
  signal \n_0_RampStart[3]_i_2\ : STD_LOGIC;
  signal \n_0_RampStart[3]_i_3\ : STD_LOGIC;
  signal \n_0_RampStart[3]_i_4\ : STD_LOGIC;
  signal \n_0_RampStart[3]_i_5\ : STD_LOGIC;
  signal \n_0_RampStart[7]_i_2\ : STD_LOGIC;
  signal \n_0_RampStart[7]_i_3\ : STD_LOGIC;
  signal \n_0_RampStart[7]_i_4\ : STD_LOGIC;
  signal \n_0_RampStart[7]_i_5\ : STD_LOGIC;
  signal \n_0_RampStart[9]_i_3\ : STD_LOGIC;
  signal \n_0_RampStart[9]_i_4\ : STD_LOGIC;
  signal \n_0_RampStart_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_RampStart_reg[7]_i_1\ : STD_LOGIC;
  signal n_0_RedNoise_reg_i_10 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_11 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_12 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_13 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_14 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_3 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_4 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_5 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_6 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_7 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_8 : STD_LOGIC;
  signal n_0_RedNoise_reg_i_9 : STD_LOGIC;
  signal \n_0_TartanBarVCount[5]_i_1\ : STD_LOGIC;
  signal \n_0_TartanBarVCount[6]_i_1\ : STD_LOGIC;
  signal \n_0_TartanBarVCount[8]_i_3\ : STD_LOGIC;
  signal \n_0_TartanBarVSel[1]_i_1\ : STD_LOGIC;
  signal \n_0_TartanBarVSel[2]_i_1\ : STD_LOGIC;
  signal \n_0_TartanBarVSel[2]_i_3\ : STD_LOGIC;
  signal \n_0_TartanBarVSel[2]_i_4\ : STD_LOGIC;
  signal \n_0_TartanBarVSel[2]_i_5\ : STD_LOGIC;
  signal \n_0_TartanBarVSel[2]_i_6\ : STD_LOGIC;
  signal n_0_UseStuckPixel_i_10 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_11 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_12 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_13 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_14 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_15 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_16 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_17 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_18 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_3 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_4 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_5 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_6 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_7 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_8 : STD_LOGIC;
  signal n_0_UseStuckPixel_i_9 : STD_LOGIC;
  signal n_0_UseStuckPixel_reg_i_1 : STD_LOGIC;
  signal n_0_UseStuckPixel_reg_i_2 : STD_LOGIC;
  signal n_0_VBoxEn_i_10 : STD_LOGIC;
  signal n_0_VBoxEn_i_11 : STD_LOGIC;
  signal n_0_VBoxEn_i_12 : STD_LOGIC;
  signal n_0_VBoxEn_i_13 : STD_LOGIC;
  signal n_0_VBoxEn_i_14 : STD_LOGIC;
  signal n_0_VBoxEn_i_15 : STD_LOGIC;
  signal n_0_VBoxEn_i_5 : STD_LOGIC;
  signal n_0_VBoxEn_i_7 : STD_LOGIC;
  signal n_0_VBoxEn_i_8 : STD_LOGIC;
  signal n_0_VBoxEn_i_9 : STD_LOGIC;
  signal n_0_VBoxEn_reg_i_4 : STD_LOGIC;
  signal n_0_VBoxEn_reg_i_6 : STD_LOGIC;
  signal \n_0_VCount[0]_i_4\ : STD_LOGIC;
  signal \n_0_VCount[0]_i_5\ : STD_LOGIC;
  signal \n_0_VCount[0]_i_6\ : STD_LOGIC;
  signal \n_0_VCount[0]_i_7\ : STD_LOGIC;
  signal \n_0_VCount[12]_i_2\ : STD_LOGIC;
  signal \n_0_VCount[4]_i_2\ : STD_LOGIC;
  signal \n_0_VCount[4]_i_3\ : STD_LOGIC;
  signal \n_0_VCount[4]_i_4\ : STD_LOGIC;
  signal \n_0_VCount[4]_i_5\ : STD_LOGIC;
  signal \n_0_VCount[8]_i_2\ : STD_LOGIC;
  signal \n_0_VCount[8]_i_3\ : STD_LOGIC;
  signal \n_0_VCount[8]_i_4\ : STD_LOGIC;
  signal \n_0_VCount[8]_i_5\ : STD_LOGIC;
  signal \n_0_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_VDir_i_10 : STD_LOGIC;
  signal n_0_VDir_i_11 : STD_LOGIC;
  signal n_0_VDir_i_12 : STD_LOGIC;
  signal n_0_VDir_i_13 : STD_LOGIC;
  signal n_0_VDir_i_16 : STD_LOGIC;
  signal n_0_VDir_i_17 : STD_LOGIC;
  signal n_0_VDir_i_18 : STD_LOGIC;
  signal n_0_VDir_i_19 : STD_LOGIC;
  signal n_0_VDir_i_20 : STD_LOGIC;
  signal n_0_VDir_i_21 : STD_LOGIC;
  signal n_0_VDir_i_22 : STD_LOGIC;
  signal n_0_VDir_i_23 : STD_LOGIC;
  signal n_0_VDir_i_24 : STD_LOGIC;
  signal n_0_VDir_i_25 : STD_LOGIC;
  signal n_0_VDir_i_26 : STD_LOGIC;
  signal n_0_VDir_i_27 : STD_LOGIC;
  signal n_0_VDir_i_28 : STD_LOGIC;
  signal n_0_VDir_i_5 : STD_LOGIC;
  signal n_0_VDir_i_7 : STD_LOGIC;
  signal n_0_VDir_i_8 : STD_LOGIC;
  signal n_0_VDir_i_9 : STD_LOGIC;
  signal n_0_VDir_reg_i_4 : STD_LOGIC;
  signal n_0_VDir_reg_i_6 : STD_LOGIC;
  signal n_0_XHatchH_i_1 : STD_LOGIC;
  signal n_0_XHatchH_i_3 : STD_LOGIC;
  signal n_0_XHatchH_i_4 : STD_LOGIC;
  signal n_0_XHatchH_reg : STD_LOGIC;
  signal n_0_XHatchV_i_10 : STD_LOGIC;
  signal n_0_XHatchV_i_4 : STD_LOGIC;
  signal n_0_XHatchV_i_6 : STD_LOGIC;
  signal n_0_XHatchV_i_7 : STD_LOGIC;
  signal n_0_XHatchV_i_8 : STD_LOGIC;
  signal n_0_XHatchV_i_9 : STD_LOGIC;
  signal n_0_XHatchV_reg_i_5 : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[4]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[4]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[5]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[5]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[6]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[8]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[8]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[9]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[9]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_blue_out[9]_i_5\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_14\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_16\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_9\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[4]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[4]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[5]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[5]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[6]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[8]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[8]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[9]_i_4\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[9]_i_6\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out_reg[1]_i_8\ : STD_LOGIC;
  signal \n_0_Y[3]_i_3\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[10]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[11]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[12]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[13]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[14]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[15]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[8]\ : STD_LOGIC;
  signal \n_0_ZPStart_reg[9]\ : STD_LOGIC;
  signal \n_0_bar_Cb[3]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cb[4]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cb[5]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cb[6]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cb[7]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cb[8]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cb[9]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[2]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[3]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[4]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[5]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[6]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[7]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[8]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Cr[9]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Y[2]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Y[3]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Y[5]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Y[7]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Y[8]_i_1\ : STD_LOGIC;
  signal \n_0_bar_Y[9]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[0]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_e_green_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_e_green_out[9]_i_2\ : STD_LOGIC;
  signal n_0_g0_b0 : STD_LOGIC;
  signal n_0_g0_b1 : STD_LOGIC;
  signal n_0_g0_b2 : STD_LOGIC;
  signal \n_0_hdata[0]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[1]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[2]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[3]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[4]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[4]_i_2\ : STD_LOGIC;
  signal \n_0_hdata[5]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[5]_i_2\ : STD_LOGIC;
  signal \n_0_hdata[6]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[7]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[8]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[8]_i_2\ : STD_LOGIC;
  signal \n_0_hdata[9]_i_1\ : STD_LOGIC;
  signal \n_0_hdata[9]_i_2\ : STD_LOGIC;
  signal \n_0_hdata[9]_i_3\ : STD_LOGIC;
  signal \n_0_vdata[4]_i_2\ : STD_LOGIC;
  signal \n_0_vdata[5]_i_2\ : STD_LOGIC;
  signal \n_0_vdata[8]_i_2\ : STD_LOGIC;
  signal \n_0_vdata[9]_i_1\ : STD_LOGIC;
  signal \n_0_vdata[9]_i_3\ : STD_LOGIC;
  signal \n_10_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_10_PRNG2 : STD_LOGIC;
  signal n_10_PRNG4 : STD_LOGIC;
  signal \n_11_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_11_PRNG2 : STD_LOGIC;
  signal n_11_PRNG4 : STD_LOGIC;
  signal \n_12_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_12_PRNG2 : STD_LOGIC;
  signal n_12_PRNG4 : STD_LOGIC;
  signal \n_13_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_13_PRNG2 : STD_LOGIC;
  signal n_13_PRNG4 : STD_LOGIC;
  signal \n_14_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_14_PRNG2 : STD_LOGIC;
  signal n_14_PRNG4 : STD_LOGIC;
  signal \n_15_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_15_PRNG2 : STD_LOGIC;
  signal n_15_PRNG4 : STD_LOGIC;
  signal \n_16_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_16_PRNG2 : STD_LOGIC;
  signal n_16_PRNG4 : STD_LOGIC;
  signal n_17_PRNG2 : STD_LOGIC;
  signal n_17_PRNG4 : STD_LOGIC;
  signal n_18_PRNG2 : STD_LOGIC;
  signal n_18_PRNG4 : STD_LOGIC;
  signal n_19_PRNG2 : STD_LOGIC;
  signal n_19_PRNG4 : STD_LOGIC;
  signal n_1_BlueNoise_reg_i_2 : STD_LOGIC;
  signal n_1_BlueNoise_reg_i_3 : STD_LOGIC;
  signal \n_1_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_BoxHCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_BoxHCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_BoxHCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_BoxRight_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_BoxRight_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_BoxRight_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal n_1_GreenNoise_reg_i_2 : STD_LOGIC;
  signal n_1_GreenNoise_reg_i_3 : STD_LOGIC;
  signal \n_1_HBarSel_reg[2]_i_2\ : STD_LOGIC;
  signal n_1_HBoxEn_reg_i_12 : STD_LOGIC;
  signal n_1_HBoxEn_reg_i_4 : STD_LOGIC;
  signal \n_1_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_HDir_reg_i_4 : STD_LOGIC;
  signal n_1_HDir_reg_i_6 : STD_LOGIC;
  signal \n_1_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_NoisyRedOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_NoisyRedOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_1_PRNG2 : STD_LOGIC;
  signal n_1_PRNG4 : STD_LOGIC;
  signal \n_1_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_RLDataAddr_reg[2]_i_4\ : STD_LOGIC;
  signal \n_1_RLDataAddr_reg[4]_i_9\ : STD_LOGIC;
  signal \n_1_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_RampStart_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_RampStart_reg[7]_i_1\ : STD_LOGIC;
  signal n_1_RedNoise_reg_i_3 : STD_LOGIC;
  signal n_1_RedNoise_reg_i_4 : STD_LOGIC;
  signal \n_1_TartanBarVSel_reg[2]_i_2\ : STD_LOGIC;
  signal n_1_UseStuckPixel_reg_i_1 : STD_LOGIC;
  signal n_1_UseStuckPixel_reg_i_2 : STD_LOGIC;
  signal n_1_VBoxEn_reg_i_4 : STD_LOGIC;
  signal n_1_VBoxEn_reg_i_6 : STD_LOGIC;
  signal \n_1_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_VDir_reg_i_4 : STD_LOGIC;
  signal n_1_VDir_reg_i_6 : STD_LOGIC;
  signal n_1_XHatchV_reg_i_5 : STD_LOGIC;
  signal \n_1_YCbCrOutGen.t_red_out_reg[1]_i_8\ : STD_LOGIC;
  signal n_20_PRNG2 : STD_LOGIC;
  signal n_20_PRNG4 : STD_LOGIC;
  signal n_21_PRNG2 : STD_LOGIC;
  signal n_21_PRNG4 : STD_LOGIC;
  signal n_22_PRNG2 : STD_LOGIC;
  signal n_22_PRNG4 : STD_LOGIC;
  signal n_23_PRNG2 : STD_LOGIC;
  signal n_23_PRNG4 : STD_LOGIC;
  signal n_25_ZPlate1 : STD_LOGIC;
  signal n_26_ZPlate1 : STD_LOGIC;
  signal n_27_ZPlate1 : STD_LOGIC;
  signal n_28_ZPlate1 : STD_LOGIC;
  signal n_29_ZPlate1 : STD_LOGIC;
  signal n_2_BlueNoise_reg_i_2 : STD_LOGIC;
  signal n_2_BlueNoise_reg_i_3 : STD_LOGIC;
  signal \n_2_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_BoxHCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_BoxHCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_BoxHCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_BoxRight_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_BoxRight_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_BoxRight_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_GreenNoise_reg_i_2 : STD_LOGIC;
  signal n_2_GreenNoise_reg_i_3 : STD_LOGIC;
  signal \n_2_HBarSel_reg[2]_i_2\ : STD_LOGIC;
  signal n_2_HBoxEn_reg_i_12 : STD_LOGIC;
  signal n_2_HBoxEn_reg_i_4 : STD_LOGIC;
  signal \n_2_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_HDir_reg_i_3 : STD_LOGIC;
  signal n_2_HDir_reg_i_4 : STD_LOGIC;
  signal n_2_HDir_reg_i_6 : STD_LOGIC;
  signal \n_2_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_NoisyBlueOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyGreenOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyRedOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyRedOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_NoisyRedOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_PRNG2 : STD_LOGIC;
  signal n_2_PRNG4 : STD_LOGIC;
  signal \n_2_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_RLDataAddr_reg[2]_i_4\ : STD_LOGIC;
  signal \n_2_RLDataAddr_reg[4]_i_9\ : STD_LOGIC;
  signal \n_2_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_RampStart_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_RampStart_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_RedNoise_reg_i_3 : STD_LOGIC;
  signal n_2_RedNoise_reg_i_4 : STD_LOGIC;
  signal \n_2_TartanBarVSel_reg[2]_i_2\ : STD_LOGIC;
  signal n_2_UseStuckPixel_reg_i_1 : STD_LOGIC;
  signal n_2_UseStuckPixel_reg_i_2 : STD_LOGIC;
  signal n_2_VBoxEn_reg_i_4 : STD_LOGIC;
  signal n_2_VBoxEn_reg_i_6 : STD_LOGIC;
  signal \n_2_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_VDir_reg_i_3 : STD_LOGIC;
  signal n_2_VDir_reg_i_4 : STD_LOGIC;
  signal n_2_VDir_reg_i_6 : STD_LOGIC;
  signal n_2_XHatchV_reg_i_5 : STD_LOGIC;
  signal \n_2_YCbCrOutGen.t_red_out_reg[1]_i_8\ : STD_LOGIC;
  signal n_30_ZPlate1 : STD_LOGIC;
  signal n_31_ZPlate1 : STD_LOGIC;
  signal n_3_BlueNoise_reg_i_1 : STD_LOGIC;
  signal n_3_BlueNoise_reg_i_2 : STD_LOGIC;
  signal n_3_BlueNoise_reg_i_3 : STD_LOGIC;
  signal \n_3_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_BoxHCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_BoxHCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_BoxHCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_BoxRight_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_BoxRight_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_BoxRight_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_GreenNoise_reg_i_1 : STD_LOGIC;
  signal n_3_GreenNoise_reg_i_2 : STD_LOGIC;
  signal n_3_GreenNoise_reg_i_3 : STD_LOGIC;
  signal \n_3_HBarSel_reg[2]_i_2\ : STD_LOGIC;
  signal n_3_HBoxEn_reg_i_12 : STD_LOGIC;
  signal n_3_HBoxEn_reg_i_4 : STD_LOGIC;
  signal \n_3_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_HDir_reg_i_3 : STD_LOGIC;
  signal n_3_HDir_reg_i_4 : STD_LOGIC;
  signal n_3_HDir_reg_i_6 : STD_LOGIC;
  signal \n_3_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_NoisyBlueOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyGreenOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyRedOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyRedOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_NoisyRedOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_PRNG2 : STD_LOGIC;
  signal n_3_PRNG4 : STD_LOGIC;
  signal \n_3_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_RLDataAddr_reg[2]_i_4\ : STD_LOGIC;
  signal \n_3_RLDataAddr_reg[4]_i_9\ : STD_LOGIC;
  signal \n_3_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_RampStart_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_RampStart_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_RampStart_reg[9]_i_2\ : STD_LOGIC;
  signal n_3_RedNoise_reg_i_2 : STD_LOGIC;
  signal n_3_RedNoise_reg_i_3 : STD_LOGIC;
  signal n_3_RedNoise_reg_i_4 : STD_LOGIC;
  signal \n_3_TartanBarVSel_reg[2]_i_2\ : STD_LOGIC;
  signal n_3_UseStuckPixel_reg_i_1 : STD_LOGIC;
  signal n_3_UseStuckPixel_reg_i_2 : STD_LOGIC;
  signal n_3_VBoxEn_reg_i_4 : STD_LOGIC;
  signal n_3_VBoxEn_reg_i_6 : STD_LOGIC;
  signal \n_3_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_VDir_reg_i_3 : STD_LOGIC;
  signal n_3_VDir_reg_i_4 : STD_LOGIC;
  signal n_3_VDir_reg_i_6 : STD_LOGIC;
  signal n_3_XHatchV_reg_i_5 : STD_LOGIC;
  signal \n_3_YCbCrOutGen.t_red_out_reg[1]_i_8\ : STD_LOGIC;
  signal \n_4_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_4_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_4_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_4_PRNG2 : STD_LOGIC;
  signal n_4_PRNG4 : STD_LOGIC;
  signal \n_4_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_4_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_5_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_5_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_NoisyBlueOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_5_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_NoisyGreenOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_5_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_5_PRNG2 : STD_LOGIC;
  signal n_5_PRNG4 : STD_LOGIC;
  signal \n_5_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_5_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_6_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_6_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_NoisyBlueOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_6_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_NoisyGreenOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_6_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_6_PRNG2 : STD_LOGIC;
  signal n_6_PRNG4 : STD_LOGIC;
  signal \n_6_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_6_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_BoxBottom_reg[11]_i_1\ : STD_LOGIC;
  signal \n_7_BoxBottom_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_BoxBottom_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_BoxBottom_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_BoxVCoord_reg[11]_i_1\ : STD_LOGIC;
  signal \n_7_BoxVCoord_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_BoxVCoord_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_BoxVCoord_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal \n_7_Generate2ChInput.GreenComponentDelay\ : STD_LOGIC;
  signal \n_7_HCount_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_HCount_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_HCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_HCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_LineRepeatCount_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_LineRepeatCount_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_LineRepeatCount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_LineRepeatCount_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_NoisyBlueOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_7_NoisyBlueOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_NoisyBlueOut_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_NoisyGreenOut_reg[10]_i_1\ : STD_LOGIC;
  signal \n_7_NoisyGreenOut_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_NoisyGreenOut_reg[7]_i_1\ : STD_LOGIC;
  signal n_7_PRNG2 : STD_LOGIC;
  signal n_7_PRNG4 : STD_LOGIC;
  signal \n_7_PixRepeatCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_PixRepeatCount_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_PixRepeatCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_PixRepeatCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_RLWidthMinus1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_7_RLWidthMinus1_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_RLWidthMinus1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_RLWidthMinus1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_VCount_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_VCount_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_VCount_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_VCount_reg[8]_i_1\ : STD_LOGIC;
  signal \n_8_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_8_PRNG2 : STD_LOGIC;
  signal n_8_PRNG4 : STD_LOGIC;
  signal \n_9_Generate2ChInput.BlueComponentDelay\ : STD_LOGIC;
  signal n_9_PRNG2 : STD_LOGIC;
  signal n_9_PRNG4 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal plusOp2_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal plusOp5_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sof_d1\ : STD_LOGIC;
  signal sof_d2 : STD_LOGIC;
  signal \^t_blue_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal t_blue_out_1 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^t_green_out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^t_red_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal t_red_out_0 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \vdata_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_BlueNoise_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_BlueNoise_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_BoxBottom_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BoxBottom_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BoxHCoord_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BoxHCoord_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BoxRight_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BoxRight_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BoxVCoord_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BoxVCoord_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_GreenNoise_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_GreenNoise_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HBarSel_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HBoxEn_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HBoxEn_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_HBoxEn_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HBoxEn_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HBoxEn_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_HBoxEn_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HCount_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HCount_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_HDir_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_HDir_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HDir_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_HDir_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HDir_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HDir_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LineRepeatCount_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LineRepeatCount_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_NoisyBlueOut_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_NoisyBlueOut_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_NoisyGreenOut_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_NoisyGreenOut_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_NoisyRedOut_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_NoisyRedOut_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PixRepeatCount_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PixRepeatCount_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RLDataAddr_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RLDataAddr_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RLDataAddr_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RLDataAddr_reg[4]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RLDataAddr_reg[4]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RLDataAddr_reg[4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RLWidthMinus1_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RLWidthMinus1_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RampStart_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RampStart_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RedNoise_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_RedNoise_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_TartanBarVSel_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_UseStuckPixel_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_UseStuckPixel_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBoxEn_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_VBoxEn_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBoxEn_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_VBoxEn_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBoxEn_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBoxEn_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VCount_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VCount_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_VDir_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_VDir_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VDir_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_VDir_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VDir_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VDir_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_XHatchV_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_XHatchV_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_XHatchV_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_YCbCrOutGen.t_red_out_reg[1]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_YCbCrOutGen.t_red_out_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_YCbCrOutGen.t_red_out_reg[1]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BarHCount[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \BarHCount[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \BarHCount[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \BarHCount[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \BarHCount[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \BarHCount[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \BarHCount[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \BarHCount[9]_i_2\ : label is "soft_lutpair58";
  attribute counter : integer;
  attribute counter of \BarHCount_reg[0]\ : label is 19;
  attribute counter of \BarHCount_reg[1]\ : label is 19;
  attribute counter of \BarHCount_reg[2]\ : label is 19;
  attribute counter of \BarHCount_reg[3]\ : label is 19;
  attribute counter of \BarHCount_reg[4]\ : label is 19;
  attribute counter of \BarHCount_reg[5]\ : label is 19;
  attribute counter of \BarHCount_reg[6]\ : label is 19;
  attribute counter of \BarHCount_reg[7]\ : label is 19;
  attribute counter of \BarHCount_reg[8]\ : label is 19;
  attribute counter of \BarHCount_reg[9]\ : label is 19;
  attribute SOFT_HLUTNM of \Cr[0]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Cr[0]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Cr[1]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Cr[2]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Cr[3]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Cr[3]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Cr[4]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Cr[4]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Cr[5]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Cr[5]_i_6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Cr[6]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Cr[6]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Cr[7]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Cr[8]_i_5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Cr[9]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GPatHCount[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GPatHCount[4]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GPatHCount[5]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GPatHCount[8]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GPatVCount[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GPatVCount[10]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GPatVCount[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GPatVCount[4]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GPatVCount[5]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \HBarSel[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \HBarSel[1]_i_1\ : label is "soft_lutpair65";
  attribute counter of \HCount_reg[0]\ : label is 17;
  attribute counter of \HCount_reg[10]\ : label is 17;
  attribute counter of \HCount_reg[11]\ : label is 17;
  attribute counter of \HCount_reg[12]\ : label is 17;
  attribute counter of \HCount_reg[1]\ : label is 17;
  attribute counter of \HCount_reg[2]\ : label is 17;
  attribute counter of \HCount_reg[3]\ : label is 17;
  attribute counter of \HCount_reg[4]\ : label is 17;
  attribute counter of \HCount_reg[5]\ : label is 17;
  attribute counter of \HCount_reg[6]\ : label is 17;
  attribute counter of \HCount_reg[7]\ : label is 17;
  attribute counter of \HCount_reg[8]\ : label is 17;
  attribute counter of \HCount_reg[9]\ : label is 17;
  attribute counter of \PixRepeatCount_reg[0]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[10]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[11]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[12]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[1]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[2]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[3]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[4]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[5]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[6]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[7]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[8]\ : label is 21;
  attribute counter of \PixRepeatCount_reg[9]\ : label is 21;
  attribute SOFT_HLUTNM of \RLDataAddr[4]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \RLWidth[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \RLWidth[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RLWidth[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RLWidth[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RLWidth[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RLWidth[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \RLWidth[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \RLWidth[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \RLWidth[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RLWidth[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \RLWidth[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RLWidth[9]_i_1\ : label is "soft_lutpair84";
  attribute counter of \RampStart_reg[0]\ : label is 22;
  attribute counter of \RampStart_reg[1]\ : label is 22;
  attribute counter of \RampStart_reg[2]\ : label is 22;
  attribute counter of \RampStart_reg[3]\ : label is 22;
  attribute counter of \RampStart_reg[4]\ : label is 22;
  attribute counter of \RampStart_reg[5]\ : label is 22;
  attribute counter of \RampStart_reg[6]\ : label is 22;
  attribute counter of \RampStart_reg[7]\ : label is 22;
  attribute counter of \RampStart_reg[8]\ : label is 22;
  attribute counter of \RampStart_reg[9]\ : label is 22;
  attribute SOFT_HLUTNM of \TartanBarVCount[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TartanBarVCount[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \TartanBarVCount[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TartanBarVCount[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \TartanBarVCount[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \TartanBarVCount[8]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \TartanBarVCount[8]_i_3\ : label is "soft_lutpair55";
  attribute counter of \TartanBarVCount_reg[0]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[1]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[2]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[3]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[4]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[5]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[6]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[7]\ : label is 20;
  attribute counter of \TartanBarVCount_reg[8]\ : label is 20;
  attribute counter of \VCount_reg[0]\ : label is 18;
  attribute counter of \VCount_reg[10]\ : label is 18;
  attribute counter of \VCount_reg[11]\ : label is 18;
  attribute counter of \VCount_reg[12]\ : label is 18;
  attribute counter of \VCount_reg[1]\ : label is 18;
  attribute counter of \VCount_reg[2]\ : label is 18;
  attribute counter of \VCount_reg[3]\ : label is 18;
  attribute counter of \VCount_reg[4]\ : label is 18;
  attribute counter of \VCount_reg[5]\ : label is 18;
  attribute counter of \VCount_reg[6]\ : label is 18;
  attribute counter of \VCount_reg[7]\ : label is 18;
  attribute counter of \VCount_reg[8]\ : label is 18;
  attribute counter of \VCount_reg[9]\ : label is 18;
  attribute SOFT_HLUTNM of XHatchV_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_blue_out[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_blue_out[9]_i_5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_red_out[2]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_red_out[9]_i_5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_red_out[9]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Y[5]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Y[7]_i_6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Y[8]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Y[9]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Y[9]_i_7\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bar_Cb[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bar_Cb[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bar_Cb[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bar_Cb[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bar_Cb[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \bar_Cb[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bar_Cb[9]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bar_Cr[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bar_Cr[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bar_Cr[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \bar_Cr[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \bar_Cr[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bar_Cr[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bar_Cr[8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \bar_Cr[9]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bar_Y[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bar_Y[3]_i_1\ : label is "soft_lutpair106";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \bar_Y[5]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \bar_Y[5]_i_1\ : label is "soft_lutpair107";
  attribute RETAIN_INVERTER of \bar_Y[7]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \bar_Y[7]_i_1\ : label is "soft_lutpair107";
  attribute RETAIN_INVERTER of \bar_Y[9]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \bar_Y[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \e_blue_out[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \e_blue_out[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \e_blue_out[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \e_blue_out[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \e_blue_out[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \e_blue_out[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \e_blue_out[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \e_blue_out[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \e_blue_out[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \e_blue_out[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \hdata[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hdata[4]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hdata[5]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hdata[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hdata[9]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hdata[9]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vdata[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vdata[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vdata[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \vdata[4]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vdata[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vdata[5]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vdata[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \vdata[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \vdata[9]_i_3\ : label is "soft_lutpair67";
  attribute counter of \vdata_reg[0]\ : label is 23;
  attribute counter of \vdata_reg[1]\ : label is 23;
  attribute counter of \vdata_reg[2]\ : label is 23;
  attribute counter of \vdata_reg[3]\ : label is 23;
  attribute counter of \vdata_reg[4]\ : label is 23;
  attribute counter of \vdata_reg[5]\ : label is 23;
  attribute counter of \vdata_reg[6]\ : label is 23;
  attribute counter of \vdata_reg[7]\ : label is 23;
  attribute counter of \vdata_reg[8]\ : label is 23;
  attribute counter of \vdata_reg[9]\ : label is 23;
begin
  CO(0) <= \^co\(0);
  LineRepeatCountEn <= \^linerepeatcounten\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O2 <= \^o2\;
  O21 <= \^o21\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O39(0) <= \^o39\(0);
  O40(0) <= \^o40\(0);
  O41(0) <= \^o41\(0);
  O42(7 downto 0) <= \^o42\(7 downto 0);
  O44 <= \^o44\;
  O46(3 downto 0) <= \^o46\(3 downto 0);
  O47(3 downto 0) <= \^o47\(3 downto 0);
  O48(5 downto 0) <= \^o48\(5 downto 0);
  O49(2 downto 0) <= \^o49\(2 downto 0);
  O5 <= \^o5\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O52 <= \^o52\;
  O53 <= \^o53\;
  O54 <= \^o54\;
  O56(9 downto 0) <= \^o56\(9 downto 0);
  O57(9 downto 0) <= \^o57\(9 downto 0);
  O58 <= \^o58\;
  O59 <= \^o59\;
  O61(1 downto 0) <= \^o61\(1 downto 0);
  O7 <= \^o7\;
  O70 <= \^o70\;
  O73(7 downto 0) <= \^o73\(7 downto 0);
  O74(7 downto 0) <= \^o74\(7 downto 0);
  O76(7 downto 0) <= \^o76\(7 downto 0);
  O8 <= \^o8\;
  O88(2 downto 0) <= \^o88\(2 downto 0);
  O9 <= \^o9\;
  PRNG4PrstEn <= \^prng4prsten\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  XHatchV <= \^xhatchv\;
  d_Enable <= \^d_enable\;
  eol_d1 <= \^eol_d1\;
  \out\(8 downto 0) <= \^out\(8 downto 0);
  sel0(0) <= \^sel0\(0);
  sof_d1 <= \^sof_d1\;
  t_blue_out(1 downto 0) <= \^t_blue_out\(1 downto 0);
  t_green_out(9 downto 0) <= \^t_green_out\(9 downto 0);
  t_red_out(3 downto 0) <= \^t_red_out\(3 downto 0);
\BarHCount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \BarHCount_reg__0\(0),
      O => \plusOp__5\(0)
    );
\BarHCount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \BarHCount_reg__0\(0),
      I1 => \BarHCount_reg__0\(1),
      O => \plusOp__5\(1)
    );
\BarHCount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \BarHCount_reg__0\(2),
      I1 => \BarHCount_reg__0\(0),
      I2 => \BarHCount_reg__0\(1),
      O => \plusOp__5\(2)
    );
\BarHCount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \BarHCount_reg__0\(3),
      I1 => \BarHCount_reg__0\(2),
      I2 => \BarHCount_reg__0\(0),
      I3 => \BarHCount_reg__0\(1),
      O => \n_0_BarHCount[3]_i_1\
    );
\BarHCount[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \BarHCount_reg__0\(4),
      I1 => \BarHCount_reg__0\(2),
      I2 => \BarHCount_reg__0\(0),
      I3 => \BarHCount_reg__0\(1),
      I4 => \BarHCount_reg__0\(3),
      O => \plusOp__5\(4)
    );
\BarHCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \BarHCount_reg__0\(5),
      I1 => \BarHCount_reg__0\(3),
      I2 => \BarHCount_reg__0\(1),
      I3 => \BarHCount_reg__0\(0),
      I4 => \BarHCount_reg__0\(2),
      I5 => \BarHCount_reg__0\(4),
      O => \plusOp__5\(5)
    );
\BarHCount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_BarHCount[9]_i_3\,
      I1 => \BarHCount_reg__0\(6),
      O => \plusOp__5\(6)
    );
\BarHCount[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \BarHCount_reg__0\(7),
      I1 => \n_0_BarHCount[9]_i_3\,
      I2 => \BarHCount_reg__0\(6),
      O => \plusOp__5\(7)
    );
\BarHCount[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \BarHCount_reg__0\(8),
      I1 => \BarHCount_reg__0\(6),
      I2 => \n_0_BarHCount[9]_i_3\,
      I3 => \BarHCount_reg__0\(7),
      O => \plusOp__5\(8)
    );
\BarHCount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA0000FFFFFFFF"
    )
    port map (
      I0 => I3,
      I1 => \^eol_d1\,
      I2 => eol_d3,
      I3 => eqOp0_out,
      I4 => I1,
      I5 => resetn,
      O => \n_0_BarHCount[9]_i_1\
    );
\BarHCount[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
    port map (
      I0 => \BarHCount_reg__0\(9),
      I1 => \BarHCount_reg__0\(8),
      I2 => \BarHCount_reg__0\(7),
      I3 => \n_0_BarHCount[9]_i_3\,
      I4 => \BarHCount_reg__0\(6),
      O => \plusOp__5\(9)
    );
\BarHCount[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \BarHCount_reg__0\(4),
      I1 => \BarHCount_reg__0\(2),
      I2 => \BarHCount_reg__0\(0),
      I3 => \BarHCount_reg__0\(1),
      I4 => \BarHCount_reg__0\(3),
      I5 => \BarHCount_reg__0\(5),
      O => \n_0_BarHCount[9]_i_3\
    );
\BarHCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(0),
      Q => \BarHCount_reg__0\(0),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(1),
      Q => \BarHCount_reg__0\(1),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(2),
      Q => \BarHCount_reg__0\(2),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_BarHCount[3]_i_1\,
      Q => \BarHCount_reg__0\(3),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(4),
      Q => \BarHCount_reg__0\(4),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(5),
      Q => \BarHCount_reg__0\(5),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(6),
      Q => \BarHCount_reg__0\(6),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(7),
      Q => \BarHCount_reg__0\(7),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(8),
      Q => \BarHCount_reg__0\(8),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarHCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \plusOp__5\(9),
      Q => \BarHCount_reg__0\(9),
      R => \n_0_BarHCount[9]_i_1\
    );
\BarSel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8BB88"
    )
    port map (
      I0 => n_0_g0_b0,
      I1 => \^o8\,
      I2 => \^sel0\(0),
      I3 => CheckerBoardIndex(0),
      I4 => \^o9\,
      O => \n_0_BarSel[0]_i_1\
    );
\BarSel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB88BB8BBBB8888"
    )
    port map (
      I0 => n_0_g0_b1,
      I1 => \^o8\,
      I2 => \^sel0\(0),
      I3 => CheckerBoardIndex(0),
      I4 => CheckerBoardIndex(1),
      I5 => \^o9\,
      O => \n_0_BarSel[1]_i_1\
    );
\BarSel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB88BB8BBBB8888"
    )
    port map (
      I0 => n_0_g0_b2,
      I1 => \^o8\,
      I2 => \^sel0\(0),
      I3 => CheckerBoardIndex(0),
      I4 => CheckerBoardIndex(2),
      I5 => \^o9\,
      O => \n_0_BarSel[2]_i_1\
    );
\BarSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_BarSel[0]_i_1\,
      Q => BarSel(0),
      R => \<const0>\
    );
\BarSel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_BarSel[1]_i_1\,
      Q => BarSel(1),
      R => \<const0>\
    );
\BarSel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_BarSel[2]_i_1\,
      Q => BarSel(2),
      R => \<const0>\
    );
\BarWidth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(0),
      Q => BarWidth(0),
      R => sclr
    );
\BarWidth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(1),
      Q => BarWidth(1),
      R => sclr
    );
\BarWidth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(2),
      Q => BarWidth(2),
      R => sclr
    );
\BarWidth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(3),
      Q => BarWidth(3),
      R => sclr
    );
\BarWidth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(4),
      Q => BarWidth(4),
      R => sclr
    );
\BarWidth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(5),
      Q => BarWidth(5),
      R => sclr
    );
\BarWidth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(6),
      Q => BarWidth(6),
      R => sclr
    );
\BarWidth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(7),
      Q => BarWidth(7),
      R => sclr
    );
\BarWidth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(8),
      Q => BarWidth(8),
      R => sclr
    );
\BarWidth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I138(9),
      Q => BarWidth(9),
      R => sclr
    );
\BayerSel[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => VHCount_bv(0),
      I1 => I118,
      O => \n_0_BayerSel[0]_i_1\
    );
\BayerSel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => VHCount_bv(1),
      I1 => I119,
      O => \n_0_BayerSel[1]_i_1\
    );
\BayerSel_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_BayerSel[0]_i_1\,
      Q => BayerSel(0),
      R => \<const0>\
    );
\BayerSel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_BayerSel[1]_i_1\,
      Q => BayerSel(1),
      R => \<const0>\
    );
BlueNoise_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_BlueNoise_reg_i_2,
      CO(3 downto 1) => NLW_BlueNoise_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => n_3_BlueNoise_reg_i_1,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => RandPRNG2Blue(8),
      O(3 downto 2) => NLW_BlueNoise_reg_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => O99(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => n_0_BlueNoise_reg_i_4,
      S(0) => n_0_BlueNoise_reg_i_5
    );
BlueNoise_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(3),
      I1 => RandPRNG4Blue(3),
      O => n_0_BlueNoise_reg_i_10
    );
BlueNoise_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(2),
      I1 => RandPRNG4Blue(2),
      O => n_0_BlueNoise_reg_i_11
    );
BlueNoise_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(1),
      I1 => RandPRNG4Blue(1),
      O => n_0_BlueNoise_reg_i_12
    );
BlueNoise_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(0),
      I1 => RandPRNG4Blue(0),
      O => n_0_BlueNoise_reg_i_13
    );
BlueNoise_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_BlueNoise_reg_i_3,
      CO(3) => n_0_BlueNoise_reg_i_2,
      CO(2) => n_1_BlueNoise_reg_i_2,
      CO(1) => n_2_BlueNoise_reg_i_2,
      CO(0) => n_3_BlueNoise_reg_i_2,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RandPRNG2Blue(7 downto 4),
      O(3 downto 0) => O99(7 downto 4),
      S(3) => n_0_BlueNoise_reg_i_6,
      S(2) => n_0_BlueNoise_reg_i_7,
      S(1) => n_0_BlueNoise_reg_i_8,
      S(0) => n_0_BlueNoise_reg_i_9
    );
BlueNoise_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_BlueNoise_reg_i_3,
      CO(2) => n_1_BlueNoise_reg_i_3,
      CO(1) => n_2_BlueNoise_reg_i_3,
      CO(0) => n_3_BlueNoise_reg_i_3,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RandPRNG2Blue(3 downto 0),
      O(3 downto 0) => O99(3 downto 0),
      S(3) => n_0_BlueNoise_reg_i_10,
      S(2) => n_0_BlueNoise_reg_i_11,
      S(1) => n_0_BlueNoise_reg_i_12,
      S(0) => n_0_BlueNoise_reg_i_13
    );
BlueNoise_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(9),
      I1 => RandPRNG4Blue(9),
      O => n_0_BlueNoise_reg_i_4
    );
BlueNoise_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(8),
      I1 => RandPRNG4Blue(8),
      O => n_0_BlueNoise_reg_i_5
    );
BlueNoise_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(7),
      I1 => RandPRNG4Blue(7),
      O => n_0_BlueNoise_reg_i_6
    );
BlueNoise_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(6),
      I1 => RandPRNG4Blue(6),
      O => n_0_BlueNoise_reg_i_7
    );
BlueNoise_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(5),
      I1 => RandPRNG4Blue(5),
      O => n_0_BlueNoise_reg_i_8
    );
BlueNoise_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Blue(4),
      I1 => RandPRNG4Blue(4),
      O => n_0_BlueNoise_reg_i_9
    );
\BoxBottom[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(11),
      I1 => I160,
      O => \n_0_BoxBottom[11]_i_2\
    );
\BoxBottom[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(10),
      I1 => I159,
      O => \n_0_BoxBottom[11]_i_3\
    );
\BoxBottom[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(9),
      I1 => I158,
      O => \n_0_BoxBottom[11]_i_4\
    );
\BoxBottom[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(8),
      I1 => I157,
      O => \n_0_BoxBottom[11]_i_5\
    );
\BoxBottom[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(12),
      I1 => I161(0),
      O => \n_0_BoxBottom[12]_i_2\
    );
\BoxBottom[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o46\(0),
      I1 => I152,
      O => \n_0_BoxBottom[3]_i_2\
    );
\BoxBottom[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(2),
      I1 => I151,
      O => \n_0_BoxBottom[3]_i_3\
    );
\BoxBottom[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(1),
      I1 => I150,
      O => \n_0_BoxBottom[3]_i_4\
    );
\BoxBottom[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(0),
      I1 => I149,
      O => \n_0_BoxBottom[3]_i_5\
    );
\BoxBottom[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(7),
      I1 => I156,
      O => \n_0_BoxBottom[7]_i_2\
    );
\BoxBottom[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o46\(3),
      I1 => I155,
      O => \n_0_BoxBottom[7]_i_3\
    );
\BoxBottom[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o46\(2),
      I1 => I154,
      O => \n_0_BoxBottom[7]_i_4\
    );
\BoxBottom[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o46\(1),
      I1 => I153,
      O => \n_0_BoxBottom[7]_i_5\
    );
\BoxBottom_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_7_BoxBottom_reg[3]_i_1\,
      Q => BoxBottom(0),
      S => sclr
    );
\BoxBottom_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_5_BoxBottom_reg[11]_i_1\,
      Q => BoxBottom(10),
      R => sclr
    );
\BoxBottom_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_4_BoxBottom_reg[11]_i_1\,
      Q => BoxBottom(11),
      R => sclr
    );
\BoxBottom_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxBottom_reg[7]_i_1\,
      CO(3) => \n_0_BoxBottom_reg[11]_i_1\,
      CO(2) => \n_1_BoxBottom_reg[11]_i_1\,
      CO(1) => \n_2_BoxBottom_reg[11]_i_1\,
      CO(0) => \n_3_BoxBottom_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => BoxVCoord(11 downto 8),
      O(3) => \n_4_BoxBottom_reg[11]_i_1\,
      O(2) => \n_5_BoxBottom_reg[11]_i_1\,
      O(1) => \n_6_BoxBottom_reg[11]_i_1\,
      O(0) => \n_7_BoxBottom_reg[11]_i_1\,
      S(3) => \n_0_BoxBottom[11]_i_2\,
      S(2) => \n_0_BoxBottom[11]_i_3\,
      S(1) => \n_0_BoxBottom[11]_i_4\,
      S(0) => \n_0_BoxBottom[11]_i_5\
    );
\BoxBottom_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_7_BoxBottom_reg[12]_i_1\,
      Q => BoxBottom(12),
      R => sclr
    );
\BoxBottom_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxBottom_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_BoxBottom_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_BoxBottom_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_BoxBottom_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_BoxBottom[12]_i_2\
    );
\BoxBottom_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_6_BoxBottom_reg[3]_i_1\,
      Q => BoxBottom(1),
      R => sclr
    );
\BoxBottom_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_5_BoxBottom_reg[3]_i_1\,
      Q => BoxBottom(2),
      R => sclr
    );
\BoxBottom_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_4_BoxBottom_reg[3]_i_1\,
      Q => BoxBottom(3),
      R => sclr
    );
\BoxBottom_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_BoxBottom_reg[3]_i_1\,
      CO(2) => \n_1_BoxBottom_reg[3]_i_1\,
      CO(1) => \n_2_BoxBottom_reg[3]_i_1\,
      CO(0) => \n_3_BoxBottom_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o46\(0),
      DI(2 downto 0) => BoxVCoord(2 downto 0),
      O(3) => \n_4_BoxBottom_reg[3]_i_1\,
      O(2) => \n_5_BoxBottom_reg[3]_i_1\,
      O(1) => \n_6_BoxBottom_reg[3]_i_1\,
      O(0) => \n_7_BoxBottom_reg[3]_i_1\,
      S(3) => \n_0_BoxBottom[3]_i_2\,
      S(2) => \n_0_BoxBottom[3]_i_3\,
      S(1) => \n_0_BoxBottom[3]_i_4\,
      S(0) => \n_0_BoxBottom[3]_i_5\
    );
\BoxBottom_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_7_BoxBottom_reg[7]_i_1\,
      Q => BoxBottom(4),
      S => sclr
    );
\BoxBottom_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_6_BoxBottom_reg[7]_i_1\,
      Q => BoxBottom(5),
      R => sclr
    );
\BoxBottom_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_5_BoxBottom_reg[7]_i_1\,
      Q => BoxBottom(6),
      S => sclr
    );
\BoxBottom_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_4_BoxBottom_reg[7]_i_1\,
      Q => BoxBottom(7),
      R => sclr
    );
\BoxBottom_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxBottom_reg[3]_i_1\,
      CO(3) => \n_0_BoxBottom_reg[7]_i_1\,
      CO(2) => \n_1_BoxBottom_reg[7]_i_1\,
      CO(1) => \n_2_BoxBottom_reg[7]_i_1\,
      CO(0) => \n_3_BoxBottom_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => BoxVCoord(7),
      DI(2 downto 0) => \^o46\(3 downto 1),
      O(3) => \n_4_BoxBottom_reg[7]_i_1\,
      O(2) => \n_5_BoxBottom_reg[7]_i_1\,
      O(1) => \n_6_BoxBottom_reg[7]_i_1\,
      O(0) => \n_7_BoxBottom_reg[7]_i_1\,
      S(3) => \n_0_BoxBottom[7]_i_2\,
      S(2) => \n_0_BoxBottom[7]_i_3\,
      S(1) => \n_0_BoxBottom[7]_i_4\,
      S(0) => \n_0_BoxBottom[7]_i_5\
    );
\BoxBottom_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_7_BoxBottom_reg[11]_i_1\,
      Q => BoxBottom(8),
      R => sclr
    );
\BoxBottom_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \n_6_BoxBottom_reg[11]_i_1\,
      Q => BoxBottom(9),
      R => sclr
    );
BoxEn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I36,
      Q => \^o12\,
      R => \<const0>\
    );
\BoxHCoord[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BoxHCoord(8),
      O => \n_0_BoxHCoord[11]_i_2\
    );
\BoxHCoord[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxHCoord(10),
      I1 => BoxHCoord(11),
      O => \n_0_BoxHCoord[11]_i_3\
    );
\BoxHCoord[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxHCoord(9),
      I1 => BoxHCoord(10),
      O => \n_0_BoxHCoord[11]_i_4\
    );
\BoxHCoord[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxHCoord(8),
      I1 => BoxHCoord(9),
      O => \n_0_BoxHCoord[11]_i_5\
    );
\BoxHCoord[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(8),
      I1 => \^o5\,
      O => \n_0_BoxHCoord[11]_i_6\
    );
\BoxHCoord[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxHCoord(11),
      I1 => BoxHCoord(12),
      O => \n_0_BoxHCoord[12]_i_2\
    );
\BoxHCoord[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I68,
      O => \n_0_BoxHCoord[3]_i_2\
    );
\BoxHCoord[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I69,
      O => \n_0_BoxHCoord[3]_i_3\
    );
\BoxHCoord[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I70,
      O => \n_0_BoxHCoord[3]_i_4\
    );
\BoxHCoord[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I68,
      I1 => \^o5\,
      I2 => \^o47\(0),
      O => \n_0_BoxHCoord[3]_i_5\
    );
\BoxHCoord[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I69,
      I1 => \^o5\,
      I2 => BoxHCoord(2),
      O => \n_0_BoxHCoord[3]_i_6\
    );
\BoxHCoord[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I70,
      I1 => \^o5\,
      I2 => BoxHCoord(1),
      O => \n_0_BoxHCoord[3]_i_7\
    );
\BoxHCoord[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I65,
      O => \n_0_BoxHCoord[7]_i_2\
    );
\BoxHCoord[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I64,
      O => \n_0_BoxHCoord[7]_i_3\
    );
\BoxHCoord[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I66,
      O => \n_0_BoxHCoord[7]_i_4\
    );
\BoxHCoord[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I67,
      O => \n_0_BoxHCoord[7]_i_5\
    );
\BoxHCoord[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I65,
      I1 => \^o5\,
      I2 => BoxHCoord(7),
      O => \n_0_BoxHCoord[7]_i_6\
    );
\BoxHCoord[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I64,
      I1 => \^o5\,
      I2 => \^o47\(3),
      O => \n_0_BoxHCoord[7]_i_7\
    );
\BoxHCoord[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I66,
      I1 => \^o5\,
      I2 => \^o47\(2),
      O => \n_0_BoxHCoord[7]_i_8\
    );
\BoxHCoord[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I67,
      I1 => \^o5\,
      I2 => \^o47\(1),
      O => \n_0_BoxHCoord[7]_i_9\
    );
\BoxHCoord_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(0),
      Q => BoxHCoord(0),
      R => \<const0>\
    );
\BoxHCoord_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(10),
      Q => BoxHCoord(10),
      R => \<const0>\
    );
\BoxHCoord_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(11),
      Q => BoxHCoord(11),
      R => \<const0>\
    );
\BoxHCoord_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxHCoord_reg[7]_i_1\,
      CO(3) => \n_0_BoxHCoord_reg[11]_i_1\,
      CO(2) => \n_1_BoxHCoord_reg[11]_i_1\,
      CO(1) => \n_2_BoxHCoord_reg[11]_i_1\,
      CO(0) => \n_3_BoxHCoord_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 1) => BoxHCoord(10 downto 8),
      DI(0) => \n_0_BoxHCoord[11]_i_2\,
      O(3 downto 0) => BoxHCoord0_in(11 downto 8),
      S(3) => \n_0_BoxHCoord[11]_i_3\,
      S(2) => \n_0_BoxHCoord[11]_i_4\,
      S(1) => \n_0_BoxHCoord[11]_i_5\,
      S(0) => \n_0_BoxHCoord[11]_i_6\
    );
\BoxHCoord_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(12),
      Q => BoxHCoord(12),
      R => \<const0>\
    );
\BoxHCoord_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxHCoord_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_BoxHCoord_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_BoxHCoord_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => BoxHCoord0_in(12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_BoxHCoord[12]_i_2\
    );
\BoxHCoord_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(1),
      Q => BoxHCoord(1),
      R => \<const0>\
    );
\BoxHCoord_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(2),
      Q => BoxHCoord(2),
      R => \<const0>\
    );
\BoxHCoord_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(3),
      Q => \^o47\(0),
      R => \<const0>\
    );
\BoxHCoord_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_BoxHCoord_reg[3]_i_1\,
      CO(2) => \n_1_BoxHCoord_reg[3]_i_1\,
      CO(1) => \n_2_BoxHCoord_reg[3]_i_1\,
      CO(0) => \n_3_BoxHCoord_reg[3]_i_1\,
      CYINIT => BoxHCoord(0),
      DI(3) => \n_0_BoxHCoord[3]_i_2\,
      DI(2) => \n_0_BoxHCoord[3]_i_3\,
      DI(1) => \n_0_BoxHCoord[3]_i_4\,
      DI(0) => \^o5\,
      O(3 downto 0) => BoxHCoord0_in(3 downto 0),
      S(3) => \n_0_BoxHCoord[3]_i_5\,
      S(2) => \n_0_BoxHCoord[3]_i_6\,
      S(1) => \n_0_BoxHCoord[3]_i_7\,
      S(0) => I53(0)
    );
\BoxHCoord_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(4),
      Q => \^o47\(1),
      R => \<const0>\
    );
\BoxHCoord_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(5),
      Q => \^o47\(2),
      R => \<const0>\
    );
\BoxHCoord_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(6),
      Q => \^o47\(3),
      R => \<const0>\
    );
\BoxHCoord_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(7),
      Q => BoxHCoord(7),
      R => \<const0>\
    );
\BoxHCoord_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxHCoord_reg[3]_i_1\,
      CO(3) => \n_0_BoxHCoord_reg[7]_i_1\,
      CO(2) => \n_1_BoxHCoord_reg[7]_i_1\,
      CO(1) => \n_2_BoxHCoord_reg[7]_i_1\,
      CO(0) => \n_3_BoxHCoord_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_BoxHCoord[7]_i_2\,
      DI(2) => \n_0_BoxHCoord[7]_i_3\,
      DI(1) => \n_0_BoxHCoord[7]_i_4\,
      DI(0) => \n_0_BoxHCoord[7]_i_5\,
      O(3 downto 0) => BoxHCoord0_in(7 downto 4),
      S(3) => \n_0_BoxHCoord[7]_i_6\,
      S(2) => \n_0_BoxHCoord[7]_i_7\,
      S(1) => \n_0_BoxHCoord[7]_i_8\,
      S(0) => \n_0_BoxHCoord[7]_i_9\
    );
\BoxHCoord_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(8),
      Q => BoxHCoord(8),
      R => \<const0>\
    );
\BoxHCoord_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => BoxHCoord0_in(9),
      Q => BoxHCoord(9),
      R => \<const0>\
    );
\BoxLeft_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(0),
      Q => BoxLeft(0),
      R => sclr
    );
\BoxLeft_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(10),
      Q => BoxLeft(10),
      R => sclr
    );
\BoxLeft_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(11),
      Q => BoxLeft(11),
      R => sclr
    );
\BoxLeft_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(12),
      Q => BoxLeft(12),
      R => sclr
    );
\BoxLeft_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(1),
      Q => BoxLeft(1),
      S => sclr
    );
\BoxLeft_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(2),
      Q => BoxLeft(2),
      R => sclr
    );
\BoxLeft_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o47\(0),
      Q => BoxLeft(3),
      R => sclr
    );
\BoxLeft_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o47\(1),
      Q => BoxLeft(4),
      S => sclr
    );
\BoxLeft_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o47\(2),
      Q => BoxLeft(5),
      S => sclr
    );
\BoxLeft_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o47\(3),
      Q => BoxLeft(6),
      R => sclr
    );
\BoxLeft_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(7),
      Q => BoxLeft(7),
      R => sclr
    );
\BoxLeft_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(8),
      Q => BoxLeft(8),
      R => sclr
    );
\BoxLeft_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxHCoord(9),
      Q => BoxLeft(9),
      R => sclr
    );
\BoxRight[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(11),
      I1 => I160,
      O => \n_0_BoxRight[11]_i_2\
    );
\BoxRight[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(10),
      I1 => I159,
      O => \n_0_BoxRight[11]_i_3\
    );
\BoxRight[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(9),
      I1 => I158,
      O => \n_0_BoxRight[11]_i_4\
    );
\BoxRight[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(8),
      I1 => I157,
      O => \n_0_BoxRight[11]_i_5\
    );
\BoxRight[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(12),
      I1 => I161(0),
      O => \n_0_BoxRight[12]_i_2\
    );
\BoxRight[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o47\(0),
      I1 => I152,
      O => \n_0_BoxRight[3]_i_2\
    );
\BoxRight[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(2),
      I1 => I151,
      O => \n_0_BoxRight[3]_i_3\
    );
\BoxRight[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(1),
      I1 => I150,
      O => \n_0_BoxRight[3]_i_4\
    );
\BoxRight[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(0),
      I1 => I149,
      O => \n_0_BoxRight[3]_i_5\
    );
\BoxRight[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxHCoord(7),
      I1 => I156,
      O => \n_0_BoxRight[7]_i_2\
    );
\BoxRight[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o47\(3),
      I1 => I155,
      O => \n_0_BoxRight[7]_i_3\
    );
\BoxRight[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o47\(2),
      I1 => I154,
      O => \n_0_BoxRight[7]_i_4\
    );
\BoxRight[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o47\(1),
      I1 => I153,
      O => \n_0_BoxRight[7]_i_5\
    );
\BoxRight_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(0),
      Q => BoxRight(0),
      S => sclr
    );
\BoxRight_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(10),
      Q => BoxRight(10),
      R => sclr
    );
\BoxRight_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(11),
      Q => BoxRight(11),
      R => sclr
    );
\BoxRight_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxRight_reg[7]_i_1\,
      CO(3) => \n_0_BoxRight_reg[11]_i_1\,
      CO(2) => \n_1_BoxRight_reg[11]_i_1\,
      CO(1) => \n_2_BoxRight_reg[11]_i_1\,
      CO(0) => \n_3_BoxRight_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => BoxHCoord(11 downto 8),
      O(3 downto 0) => plusOp2_out(11 downto 8),
      S(3) => \n_0_BoxRight[11]_i_2\,
      S(2) => \n_0_BoxRight[11]_i_3\,
      S(1) => \n_0_BoxRight[11]_i_4\,
      S(0) => \n_0_BoxRight[11]_i_5\
    );
\BoxRight_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(12),
      Q => BoxRight(12),
      R => sclr
    );
\BoxRight_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxRight_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_BoxRight_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_BoxRight_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp2_out(12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_BoxRight[12]_i_2\
    );
\BoxRight_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(1),
      Q => BoxRight(1),
      R => sclr
    );
\BoxRight_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(2),
      Q => BoxRight(2),
      R => sclr
    );
\BoxRight_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(3),
      Q => BoxRight(3),
      R => sclr
    );
\BoxRight_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_BoxRight_reg[3]_i_1\,
      CO(2) => \n_1_BoxRight_reg[3]_i_1\,
      CO(1) => \n_2_BoxRight_reg[3]_i_1\,
      CO(0) => \n_3_BoxRight_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o47\(0),
      DI(2 downto 0) => BoxHCoord(2 downto 0),
      O(3 downto 0) => plusOp2_out(3 downto 0),
      S(3) => \n_0_BoxRight[3]_i_2\,
      S(2) => \n_0_BoxRight[3]_i_3\,
      S(1) => \n_0_BoxRight[3]_i_4\,
      S(0) => \n_0_BoxRight[3]_i_5\
    );
\BoxRight_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(4),
      Q => BoxRight(4),
      S => sclr
    );
\BoxRight_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(5),
      Q => BoxRight(5),
      R => sclr
    );
\BoxRight_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(6),
      Q => BoxRight(6),
      S => sclr
    );
\BoxRight_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(7),
      Q => BoxRight(7),
      R => sclr
    );
\BoxRight_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxRight_reg[3]_i_1\,
      CO(3) => \n_0_BoxRight_reg[7]_i_1\,
      CO(2) => \n_1_BoxRight_reg[7]_i_1\,
      CO(1) => \n_2_BoxRight_reg[7]_i_1\,
      CO(0) => \n_3_BoxRight_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => BoxHCoord(7),
      DI(2 downto 0) => \^o47\(3 downto 1),
      O(3 downto 0) => plusOp2_out(7 downto 4),
      S(3) => \n_0_BoxRight[7]_i_2\,
      S(2) => \n_0_BoxRight[7]_i_3\,
      S(1) => \n_0_BoxRight[7]_i_4\,
      S(0) => \n_0_BoxRight[7]_i_5\
    );
\BoxRight_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(8),
      Q => BoxRight(8),
      R => sclr
    );
\BoxRight_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => plusOp2_out(9),
      Q => BoxRight(9),
      R => sclr
    );
\BoxTop_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(0),
      Q => BoxTop(0),
      R => sclr
    );
\BoxTop_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(10),
      Q => BoxTop(10),
      R => sclr
    );
\BoxTop_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(11),
      Q => BoxTop(11),
      R => sclr
    );
\BoxTop_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(12),
      Q => BoxTop(12),
      R => sclr
    );
\BoxTop_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(1),
      Q => BoxTop(1),
      S => sclr
    );
\BoxTop_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(2),
      Q => BoxTop(2),
      R => sclr
    );
\BoxTop_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o46\(0),
      Q => BoxTop(3),
      R => sclr
    );
\BoxTop_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o46\(1),
      Q => BoxTop(4),
      S => sclr
    );
\BoxTop_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o46\(2),
      Q => BoxTop(5),
      S => sclr
    );
\BoxTop_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \^o46\(3),
      Q => BoxTop(6),
      R => sclr
    );
\BoxTop_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(7),
      Q => BoxTop(7),
      R => sclr
    );
\BoxTop_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(8),
      Q => BoxTop(8),
      R => sclr
    );
\BoxTop_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => BoxVCoord(9),
      Q => BoxTop(9),
      R => sclr
    );
\BoxVCoord[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BoxVCoord(8),
      O => \n_0_BoxVCoord[11]_i_2\
    );
\BoxVCoord[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxVCoord(10),
      I1 => BoxVCoord(11),
      O => \n_0_BoxVCoord[11]_i_3\
    );
\BoxVCoord[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxVCoord(9),
      I1 => BoxVCoord(10),
      O => \n_0_BoxVCoord[11]_i_4\
    );
\BoxVCoord[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxVCoord(8),
      I1 => BoxVCoord(9),
      O => \n_0_BoxVCoord[11]_i_5\
    );
\BoxVCoord[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BoxVCoord(8),
      I1 => \^o3\,
      O => \n_0_BoxVCoord[11]_i_6\
    );
\BoxVCoord[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BoxVCoord(11),
      I1 => BoxVCoord(12),
      O => \n_0_BoxVCoord[12]_i_3\
    );
\BoxVCoord[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I68,
      O => \n_0_BoxVCoord[3]_i_2\
    );
\BoxVCoord[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I69,
      O => \n_0_BoxVCoord[3]_i_3\
    );
\BoxVCoord[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I70,
      O => \n_0_BoxVCoord[3]_i_4\
    );
\BoxVCoord[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I68,
      I1 => \^o3\,
      I2 => \^o46\(0),
      O => \n_0_BoxVCoord[3]_i_5\
    );
\BoxVCoord[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I69,
      I1 => \^o3\,
      I2 => BoxVCoord(2),
      O => \n_0_BoxVCoord[3]_i_6\
    );
\BoxVCoord[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I70,
      I1 => \^o3\,
      I2 => BoxVCoord(1),
      O => \n_0_BoxVCoord[3]_i_7\
    );
\BoxVCoord[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I65,
      O => \n_0_BoxVCoord[7]_i_2\
    );
\BoxVCoord[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I64,
      O => \n_0_BoxVCoord[7]_i_3\
    );
\BoxVCoord[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I66,
      O => \n_0_BoxVCoord[7]_i_4\
    );
\BoxVCoord[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I67,
      O => \n_0_BoxVCoord[7]_i_5\
    );
\BoxVCoord[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I65,
      I1 => \^o3\,
      I2 => BoxVCoord(7),
      O => \n_0_BoxVCoord[7]_i_6\
    );
\BoxVCoord[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I64,
      I1 => \^o3\,
      I2 => \^o46\(3),
      O => \n_0_BoxVCoord[7]_i_7\
    );
\BoxVCoord[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I66,
      I1 => \^o3\,
      I2 => \^o46\(2),
      O => \n_0_BoxVCoord[7]_i_8\
    );
\BoxVCoord[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I67,
      I1 => \^o3\,
      I2 => \^o46\(1),
      O => \n_0_BoxVCoord[7]_i_9\
    );
\BoxVCoord_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_7_BoxVCoord_reg[3]_i_1\,
      Q => BoxVCoord(0),
      R => \<const0>\
    );
\BoxVCoord_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_5_BoxVCoord_reg[11]_i_1\,
      Q => BoxVCoord(10),
      R => \<const0>\
    );
\BoxVCoord_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_4_BoxVCoord_reg[11]_i_1\,
      Q => BoxVCoord(11),
      R => \<const0>\
    );
\BoxVCoord_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxVCoord_reg[7]_i_1\,
      CO(3) => \n_0_BoxVCoord_reg[11]_i_1\,
      CO(2) => \n_1_BoxVCoord_reg[11]_i_1\,
      CO(1) => \n_2_BoxVCoord_reg[11]_i_1\,
      CO(0) => \n_3_BoxVCoord_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 1) => BoxVCoord(10 downto 8),
      DI(0) => \n_0_BoxVCoord[11]_i_2\,
      O(3) => \n_4_BoxVCoord_reg[11]_i_1\,
      O(2) => \n_5_BoxVCoord_reg[11]_i_1\,
      O(1) => \n_6_BoxVCoord_reg[11]_i_1\,
      O(0) => \n_7_BoxVCoord_reg[11]_i_1\,
      S(3) => \n_0_BoxVCoord[11]_i_3\,
      S(2) => \n_0_BoxVCoord[11]_i_4\,
      S(1) => \n_0_BoxVCoord[11]_i_5\,
      S(0) => \n_0_BoxVCoord[11]_i_6\
    );
\BoxVCoord_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_7_BoxVCoord_reg[12]_i_2\,
      Q => BoxVCoord(12),
      R => \<const0>\
    );
\BoxVCoord_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxVCoord_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_BoxVCoord_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_BoxVCoord_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_BoxVCoord_reg[12]_i_2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_BoxVCoord[12]_i_3\
    );
\BoxVCoord_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_6_BoxVCoord_reg[3]_i_1\,
      Q => BoxVCoord(1),
      R => \<const0>\
    );
\BoxVCoord_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_5_BoxVCoord_reg[3]_i_1\,
      Q => BoxVCoord(2),
      R => \<const0>\
    );
\BoxVCoord_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_4_BoxVCoord_reg[3]_i_1\,
      Q => \^o46\(0),
      R => \<const0>\
    );
\BoxVCoord_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_BoxVCoord_reg[3]_i_1\,
      CO(2) => \n_1_BoxVCoord_reg[3]_i_1\,
      CO(1) => \n_2_BoxVCoord_reg[3]_i_1\,
      CO(0) => \n_3_BoxVCoord_reg[3]_i_1\,
      CYINIT => BoxVCoord(0),
      DI(3) => \n_0_BoxVCoord[3]_i_2\,
      DI(2) => \n_0_BoxVCoord[3]_i_3\,
      DI(1) => \n_0_BoxVCoord[3]_i_4\,
      DI(0) => \^o3\,
      O(3) => \n_4_BoxVCoord_reg[3]_i_1\,
      O(2) => \n_5_BoxVCoord_reg[3]_i_1\,
      O(1) => \n_6_BoxVCoord_reg[3]_i_1\,
      O(0) => \n_7_BoxVCoord_reg[3]_i_1\,
      S(3) => \n_0_BoxVCoord[3]_i_5\,
      S(2) => \n_0_BoxVCoord[3]_i_6\,
      S(1) => \n_0_BoxVCoord[3]_i_7\,
      S(0) => I52(0)
    );
\BoxVCoord_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_7_BoxVCoord_reg[7]_i_1\,
      Q => \^o46\(1),
      R => \<const0>\
    );
\BoxVCoord_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_6_BoxVCoord_reg[7]_i_1\,
      Q => \^o46\(2),
      R => \<const0>\
    );
\BoxVCoord_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_5_BoxVCoord_reg[7]_i_1\,
      Q => \^o46\(3),
      R => \<const0>\
    );
\BoxVCoord_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_4_BoxVCoord_reg[7]_i_1\,
      Q => BoxVCoord(7),
      R => \<const0>\
    );
\BoxVCoord_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_BoxVCoord_reg[3]_i_1\,
      CO(3) => \n_0_BoxVCoord_reg[7]_i_1\,
      CO(2) => \n_1_BoxVCoord_reg[7]_i_1\,
      CO(1) => \n_2_BoxVCoord_reg[7]_i_1\,
      CO(0) => \n_3_BoxVCoord_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_BoxVCoord[7]_i_2\,
      DI(2) => \n_0_BoxVCoord[7]_i_3\,
      DI(1) => \n_0_BoxVCoord[7]_i_4\,
      DI(0) => \n_0_BoxVCoord[7]_i_5\,
      O(3) => \n_4_BoxVCoord_reg[7]_i_1\,
      O(2) => \n_5_BoxVCoord_reg[7]_i_1\,
      O(1) => \n_6_BoxVCoord_reg[7]_i_1\,
      O(0) => \n_7_BoxVCoord_reg[7]_i_1\,
      S(3) => \n_0_BoxVCoord[7]_i_6\,
      S(2) => \n_0_BoxVCoord[7]_i_7\,
      S(1) => \n_0_BoxVCoord[7]_i_8\,
      S(0) => \n_0_BoxVCoord[7]_i_9\
    );
\BoxVCoord_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_7_BoxVCoord_reg[11]_i_1\,
      Q => BoxVCoord(8),
      R => \<const0>\
    );
\BoxVCoord_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => E(0),
      D => \n_6_BoxVCoord_reg[11]_i_1\,
      Q => BoxVCoord(9),
      R => \<const0>\
    );
\Cb[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFA00000C0A000"
    )
    port map (
      I0 => \^o57\(0),
      I1 => data11(0),
      I2 => I73,
      I3 => I74,
      I4 => I54,
      I5 => bar_Cb(0),
      O => \n_0_Cb[0]_i_2\
    );
\Cb[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFA00000C0A000"
    )
    port map (
      I0 => \^o57\(1),
      I1 => data11(1),
      I2 => I73,
      I3 => I74,
      I4 => I54,
      I5 => bar_Cb(1),
      O => \n_0_Cb[1]_i_2\
    );
\Cb[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(0),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(0),
      I5 => \^o57\(2),
      O => \n_0_Cb[2]_i_3\
    );
\Cb[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(1),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(1),
      I5 => \^o57\(3),
      O => O85
    );
\Cb[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(2),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(2),
      I5 => \^o57\(4),
      O => O84
    );
\Cb[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(3),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(3),
      I5 => \^o57\(5),
      O => O82
    );
\Cb[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(4),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(4),
      I5 => \^o57\(6),
      O => O81
    );
\Cb[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(5),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(5),
      I5 => \^o57\(7),
      O => O80
    );
\Cb[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o76\(6),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(6),
      I5 => \^o57\(8),
      O => O78
    );
\Cb[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8BB38B8F8B838B"
    )
    port map (
      I0 => \^o76\(7),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(7),
      I5 => \^o57\(9),
      O => O75
    );
\Cb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_10_Generate2ChInput.BlueComponentDelay\,
      Q => Cb(0),
      R => \<const0>\
    );
\Cb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_9_Generate2ChInput.BlueComponentDelay\,
      Q => Cb(1),
      R => \<const0>\
    );
\Cb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_26_ZPlate1,
      Q => O101(0),
      R => \<const0>\
    );
\Cb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(0),
      Q => O101(1),
      R => \<const0>\
    );
\Cb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(1),
      Q => Cb(4),
      R => \<const0>\
    );
\Cb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(2),
      Q => Cb(5),
      R => \<const0>\
    );
\Cb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(3),
      Q => Cb(6),
      R => \<const0>\
    );
\Cb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(4),
      Q => Cb(7),
      R => \<const0>\
    );
\Cb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(5),
      Q => Cb(8),
      R => \<const0>\
    );
\Cb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I145(6),
      Q => Cb(9),
      R => \<const0>\
    );
\Cr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFA00000C0A000"
    )
    port map (
      I0 => \^o57\(0),
      I1 => data11(0),
      I2 => I73,
      I3 => I74,
      I4 => I54,
      I5 => bar_Cr(0),
      O => \n_0_Cr[0]_i_2\
    );
\Cr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(1),
      I2 => RLDataAddr(2),
      I3 => RLDataAddr(4),
      O => data11(0)
    );
\Cr[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(0),
      I1 => I54,
      I2 => \vdata_reg__0\(0),
      O => \n_0_Cr[0]_i_5\
    );
\Cr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFA00000C0A000"
    )
    port map (
      I0 => \^o57\(1),
      I1 => data11(1),
      I2 => I73,
      I3 => I74,
      I4 => I54,
      I5 => bar_Cr(1),
      O => \n_0_Cr[1]_i_2\
    );
\Cr[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(2),
      I2 => RLDataAddr(4),
      O => data11(1)
    );
\Cr[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(1),
      I1 => I54,
      I2 => \vdata_reg__0\(1),
      O => \n_0_Cr[1]_i_5\
    );
\Cr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(0),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(0),
      I5 => \^o57\(2),
      O => \n_0_Cr[2]_i_3\
    );
\Cr[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => \n_0_RLDataAddr_reg[0]\,
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(4),
      O => \^o74\(0)
    );
\Cr[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(2),
      I1 => I54,
      I2 => \vdata_reg__0\(2),
      O => \^o50\
    );
\Cr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(1),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(1),
      I5 => \^o57\(3),
      O => \n_0_Cr[3]_i_3\
    );
\Cr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001114"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(1),
      I2 => \n_0_RLDataAddr_reg[0]\,
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(4),
      O => \^o74\(1)
    );
\Cr[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(3),
      I1 => I54,
      I2 => \vdata_reg__0\(3),
      O => \^o51\
    );
\Cr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(2),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(2),
      I5 => \^o57\(4),
      O => \n_0_Cr[4]_i_3\
    );
\Cr[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(2),
      I2 => RLDataAddr(1),
      I3 => \n_0_RLDataAddr_reg[0]\,
      I4 => RLDataAddr(4),
      O => \^o74\(2)
    );
\Cr[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(4),
      I1 => I54,
      I2 => \vdata_reg__0\(4),
      O => \^o52\
    );
\Cr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(3),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(3),
      I5 => \^o57\(5),
      O => \n_0_Cr[5]_i_3\
    );
\Cr[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => \n_0_RLDataAddr_reg[0]\,
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(4),
      O => \^o74\(3)
    );
\Cr[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(5),
      I1 => I54,
      I2 => \vdata_reg__0\(5),
      O => \^o53\
    );
\Cr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(4),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(4),
      I5 => \^o57\(6),
      O => \n_0_Cr[6]_i_3\
    );
\Cr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001105"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(2),
      I2 => RLDataAddr(1),
      I3 => \n_0_RLDataAddr_reg[0]\,
      I4 => RLDataAddr(4),
      O => \^o74\(4)
    );
\Cr[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \RampStart_reg__0\(6),
      I1 => I54,
      I2 => \vdata_reg__0\(6),
      O => \^o54\
    );
\Cr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(5),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(5),
      I5 => \^o57\(7),
      O => O79
    );
\Cr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001145"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(1),
      I2 => \n_0_RLDataAddr_reg[0]\,
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(4),
      O => \^o74\(5)
    );
\Cr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC88B0888C888088"
    )
    port map (
      I0 => \^o73\(6),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(6),
      I5 => \^o57\(8),
      O => O77
    );
\Cr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => RLDataAddr(2),
      I2 => RLDataAddr(4),
      O => \^o74\(6)
    );
\Cr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8BB38B8F8B838B"
    )
    port map (
      I0 => \^o73\(7),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o74\(7),
      I5 => \^o57\(9),
      O => O72
    );
\Cr[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005041"
    )
    port map (
      I0 => RLDataAddr(3),
      I1 => \n_0_RLDataAddr_reg[0]\,
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(4),
      O => \^o74\(7)
    );
\Cr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_8_Generate2ChInput.BlueComponentDelay\,
      Q => Cr(0),
      R => \<const0>\
    );
\Cr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_Generate2ChInput.BlueComponentDelay\,
      Q => Cr(1),
      R => \<const0>\
    );
\Cr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_31_ZPlate1,
      Q => \^o88\(0),
      R => \<const0>\
    );
\Cr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_30_ZPlate1,
      Q => \^o88\(1),
      R => \<const0>\
    );
\Cr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_29_ZPlate1,
      Q => Cr(4),
      R => \<const0>\
    );
\Cr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_28_ZPlate1,
      Q => Cr(5),
      R => \<const0>\
    );
\Cr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_27_ZPlate1,
      Q => Cr(6),
      R => \<const0>\
    );
\Cr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I142(0),
      Q => Cr(7),
      R => \<const0>\
    );
\Cr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I142(1),
      Q => Cr(8),
      R => \<const0>\
    );
\Cr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I142(2),
      Q => \^o88\(2),
      R => \<const0>\
    );
EnableCheckerBoard_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I29,
      Q => \^o9\,
      R => \<const0>\
    );
EnableTartan_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I28,
      Q => \^o8\,
      R => \<const0>\
    );
Enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I35,
      Q => Enable,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GPatHCount[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
    port map (
      I0 => \RampStart_reg__0\(0),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(0),
      O => \n_0_GPatHCount[0]_i_1\
    );
\GPatHCount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000262A2A2A"
    )
    port map (
      I0 => GPatHCount(10),
      I1 => I1,
      I2 => \n_0_GPatHCount[8]_i_2\,
      I3 => \n_0_GPatHCount[9]_i_2\,
      I4 => GPatHCount(9),
      I5 => \n_0_GPatVCount[10]_i_2\,
      O => \n_0_GPatHCount[10]_i_1\
    );
\GPatHCount[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8ABABA8"
    )
    port map (
      I0 => \RampStart_reg__0\(1),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(0),
      I4 => GPatHCount(1),
      O => \n_0_GPatHCount[1]_i_1\
    );
\GPatHCount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABABA8ABA8ABA8"
    )
    port map (
      I0 => \RampStart_reg__0\(2),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(2),
      I4 => GPatHCount(0),
      I5 => GPatHCount(1),
      O => \n_0_GPatHCount[2]_i_1\
    );
\GPatHCount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
    port map (
      I0 => \RampStart_reg__0\(3),
      I1 => \n_0_GPatHCount[8]_i_2\,
      I2 => GPatHCount(3),
      I3 => GPatHCount(1),
      I4 => GPatHCount(0),
      I5 => GPatHCount(2),
      O => \n_0_GPatHCount[3]_i_1\
    );
\GPatHCount[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8AB"
    )
    port map (
      I0 => \RampStart_reg__0\(4),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(4),
      I4 => \n_0_GPatHCount[4]_i_2\,
      O => \n_0_GPatHCount[4]_i_1\
    );
\GPatHCount[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => GPatHCount(2),
      I1 => GPatHCount(0),
      I2 => GPatHCount(1),
      I3 => GPatHCount(3),
      O => \n_0_GPatHCount[4]_i_2\
    );
\GPatHCount[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8AB"
    )
    port map (
      I0 => \RampStart_reg__0\(5),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => \n_0_GPatHCount[5]_i_2\,
      I4 => GPatHCount(5),
      O => \n_0_GPatHCount[5]_i_1\
    );
\GPatHCount[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => GPatHCount(3),
      I1 => GPatHCount(1),
      I2 => GPatHCount(0),
      I3 => GPatHCount(2),
      I4 => GPatHCount(4),
      O => \n_0_GPatHCount[5]_i_2\
    );
\GPatHCount[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8ABABA8"
    )
    port map (
      I0 => \RampStart_reg__0\(6),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(6),
      I4 => \n_0_GPatHCount[8]_i_3\,
      O => \n_0_GPatHCount[6]_i_1\
    );
\GPatHCount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABABA8ABA8ABA8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(7),
      I4 => \n_0_GPatHCount[8]_i_3\,
      I5 => GPatHCount(6),
      O => \n_0_GPatHCount[7]_i_1\
    );
\GPatHCount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_GPatHCount[8]_i_2\,
      I2 => GPatHCount(8),
      I3 => GPatHCount(6),
      I4 => \n_0_GPatHCount[8]_i_3\,
      I5 => GPatHCount(7),
      O => \n_0_GPatHCount[8]_i_1\
    );
\GPatHCount[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sof_d1\,
      I1 => eol_d2,
      O => \n_0_GPatHCount[8]_i_2\
    );
\GPatHCount[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => GPatHCount(5),
      I1 => GPatHCount(4),
      I2 => GPatHCount(2),
      I3 => GPatHCount(0),
      I4 => GPatHCount(1),
      I5 => GPatHCount(3),
      O => \n_0_GPatHCount[8]_i_3\
    );
\GPatHCount[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8ABABA8"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^sof_d1\,
      I2 => eol_d2,
      I3 => GPatHCount(9),
      I4 => \n_0_GPatHCount[9]_i_2\,
      O => \n_0_GPatHCount[9]_i_1\
    );
\GPatHCount[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => GPatHCount(8),
      I1 => GPatHCount(6),
      I2 => \n_0_GPatHCount[8]_i_3\,
      I3 => GPatHCount(7),
      O => \n_0_GPatHCount[9]_i_2\
    );
\GPatHCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[0]_i_1\,
      Q => GPatHCount(0),
      R => sclr
    );
\GPatHCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GPatHCount[10]_i_1\,
      Q => GPatHCount(10),
      R => \<const0>\
    );
\GPatHCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[1]_i_1\,
      Q => GPatHCount(1),
      R => sclr
    );
\GPatHCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[2]_i_1\,
      Q => GPatHCount(2),
      R => sclr
    );
\GPatHCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[3]_i_1\,
      Q => GPatHCount(3),
      R => sclr
    );
\GPatHCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[4]_i_1\,
      Q => GPatHCount(4),
      R => sclr
    );
\GPatHCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[5]_i_1\,
      Q => GPatHCount(5),
      R => sclr
    );
\GPatHCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[6]_i_1\,
      Q => GPatHCount(6),
      R => sclr
    );
\GPatHCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[7]_i_1\,
      Q => GPatHCount(7),
      R => sclr
    );
\GPatHCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[8]_i_1\,
      Q => GPatHCount(8),
      R => sclr
    );
\GPatHCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_GPatHCount[9]_i_1\,
      Q => GPatHCount(9),
      R => sclr
    );
\GPatOut[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[1]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(1),
      O => \n_0_GPatOut[0]_i_1\
    );
\GPatOut[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[2]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(2),
      O => \n_0_GPatOut[1]_i_1\
    );
\GPatOut[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[3]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(3),
      O => \n_0_GPatOut[2]_i_1\
    );
\GPatOut[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[4]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(4),
      O => \n_0_GPatOut[3]_i_1\
    );
\GPatOut[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[5]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(5),
      O => \n_0_GPatOut[4]_i_1\
    );
\GPatOut[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[6]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(6),
      O => \n_0_GPatOut[5]_i_1\
    );
\GPatOut[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[7]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(7),
      O => \n_0_GPatOut[6]_i_1\
    );
\GPatOut[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[8]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(8),
      O => \n_0_GPatOut[7]_i_1\
    );
\GPatOut[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[9]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(9),
      O => \n_0_GPatOut[8]_i_1\
    );
\GPatOut[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[10]\,
      I1 => GPatHCount(0),
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => GPatHCount(10),
      O => \n_0_GPatOut[9]_i_2\
    );
\GPatOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[0]_i_1\,
      Q => \^o57\(0),
      R => \<const0>\
    );
\GPatOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[1]_i_1\,
      Q => \^o57\(1),
      R => \<const0>\
    );
\GPatOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[2]_i_1\,
      Q => \^o57\(2),
      R => \<const0>\
    );
\GPatOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[3]_i_1\,
      Q => \^o57\(3),
      R => \<const0>\
    );
\GPatOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[4]_i_1\,
      Q => \^o57\(4),
      R => \<const0>\
    );
\GPatOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[5]_i_1\,
      Q => \^o57\(5),
      R => \<const0>\
    );
\GPatOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[6]_i_1\,
      Q => \^o57\(6),
      R => \<const0>\
    );
\GPatOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[7]_i_1\,
      Q => \^o57\(7),
      R => \<const0>\
    );
\GPatOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[8]_i_1\,
      Q => \^o57\(8),
      R => \<const0>\
    );
\GPatOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I104(0),
      D => \n_0_GPatOut[9]_i_2\,
      Q => \^o57\(9),
      R => \<const0>\
    );
\GPatVCount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[0]\,
      I1 => \RampStart_reg__0\(0),
      I2 => \^sof_d1\,
      O => p_1_in(0)
    );
\GPatVCount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000262A2A2A"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[10]\,
      I1 => I105(0),
      I2 => \^sof_d1\,
      I3 => \n_0_GPatVCount[9]_i_3\,
      I4 => \n_0_GPatVCount_reg[9]\,
      I5 => \n_0_GPatVCount[10]_i_2\,
      O => \n_0_GPatVCount[10]_i_1\
    );
\GPatVCount[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sof_d1\,
      I1 => I1,
      I2 => resetn,
      O => \n_0_GPatVCount[10]_i_2\
    );
\GPatVCount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \RampStart_reg__0\(1),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => \n_0_GPatVCount_reg[1]\,
      O => p_1_in(1)
    );
\GPatVCount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
    port map (
      I0 => \RampStart_reg__0\(2),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[2]\,
      I3 => \n_0_GPatVCount_reg[0]\,
      I4 => \n_0_GPatVCount_reg[1]\,
      O => p_1_in(2)
    );
\GPatVCount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
    port map (
      I0 => \RampStart_reg__0\(3),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[3]\,
      I3 => \n_0_GPatVCount_reg[1]\,
      I4 => \n_0_GPatVCount_reg[0]\,
      I5 => \n_0_GPatVCount_reg[2]\,
      O => p_1_in(3)
    );
\GPatVCount[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \RampStart_reg__0\(4),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[4]\,
      I3 => \n_0_GPatVCount[4]_i_2\,
      O => p_1_in(4)
    );
\GPatVCount[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[2]\,
      I1 => \n_0_GPatVCount_reg[0]\,
      I2 => \n_0_GPatVCount_reg[1]\,
      I3 => \n_0_GPatVCount_reg[3]\,
      O => \n_0_GPatVCount[4]_i_2\
    );
\GPatVCount[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \RampStart_reg__0\(5),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount[5]_i_2\,
      I3 => \n_0_GPatVCount_reg[5]\,
      O => p_1_in(5)
    );
\GPatVCount[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[3]\,
      I1 => \n_0_GPatVCount_reg[1]\,
      I2 => \n_0_GPatVCount_reg[0]\,
      I3 => \n_0_GPatVCount_reg[2]\,
      I4 => \n_0_GPatVCount_reg[4]\,
      O => \n_0_GPatVCount[5]_i_2\
    );
\GPatVCount[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \RampStart_reg__0\(6),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[6]\,
      I3 => \n_0_GPatVCount[8]_i_2\,
      O => p_1_in(6)
    );
\GPatVCount[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[7]\,
      I3 => \n_0_GPatVCount[8]_i_2\,
      I4 => \n_0_GPatVCount_reg[6]\,
      O => p_1_in(7)
    );
\GPatVCount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[8]\,
      I3 => \n_0_GPatVCount_reg[6]\,
      I4 => \n_0_GPatVCount[8]_i_2\,
      I5 => \n_0_GPatVCount_reg[7]\,
      O => p_1_in(8)
    );
\GPatVCount[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[5]\,
      I1 => \n_0_GPatVCount_reg[4]\,
      I2 => \n_0_GPatVCount_reg[2]\,
      I3 => \n_0_GPatVCount_reg[0]\,
      I4 => \n_0_GPatVCount_reg[1]\,
      I5 => \n_0_GPatVCount_reg[3]\,
      O => \n_0_GPatVCount[8]_i_2\
    );
\GPatVCount[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^sof_d1\,
      I2 => \n_0_GPatVCount_reg[9]\,
      I3 => \n_0_GPatVCount[9]_i_3\,
      O => p_1_in(9)
    );
\GPatVCount[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_GPatVCount_reg[8]\,
      I1 => \n_0_GPatVCount_reg[6]\,
      I2 => \n_0_GPatVCount[8]_i_2\,
      I3 => \n_0_GPatVCount_reg[7]\,
      O => \n_0_GPatVCount[9]_i_3\
    );
\GPatVCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(0),
      Q => \n_0_GPatVCount_reg[0]\,
      R => sclr
    );
\GPatVCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GPatVCount[10]_i_1\,
      Q => \n_0_GPatVCount_reg[10]\,
      R => \<const0>\
    );
\GPatVCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(1),
      Q => \n_0_GPatVCount_reg[1]\,
      R => sclr
    );
\GPatVCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(2),
      Q => \n_0_GPatVCount_reg[2]\,
      R => sclr
    );
\GPatVCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(3),
      Q => \n_0_GPatVCount_reg[3]\,
      R => sclr
    );
\GPatVCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(4),
      Q => \n_0_GPatVCount_reg[4]\,
      R => sclr
    );
\GPatVCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(5),
      Q => \n_0_GPatVCount_reg[5]\,
      R => sclr
    );
\GPatVCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(6),
      Q => \n_0_GPatVCount_reg[6]\,
      R => sclr
    );
\GPatVCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(7),
      Q => \n_0_GPatVCount_reg[7]\,
      R => sclr
    );
\GPatVCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(8),
      Q => \n_0_GPatVCount_reg[8]\,
      R => sclr
    );
\GPatVCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I105(0),
      D => p_1_in(9),
      Q => \n_0_GPatVCount_reg[9]\,
      R => sclr
    );
\Generate2ChInput.BlueComponentDelay\: entity work.v_tpg_0v_tpg_v5_0_DELAY
    port map (
      D(1) => \n_7_Generate2ChInput.BlueComponentDelay\,
      D(0) => \n_8_Generate2ChInput.BlueComponentDelay\,
      I1 => I1,
      I2 => \n_0_Cr[0]_i_2\,
      I3 => \n_0_Cb[0]_i_2\,
      I4 => \n_0_Cr[0]_i_5\,
      I5 => \n_0_Cr[1]_i_2\,
      I54 => I54,
      I6 => \n_0_Cb[1]_i_2\,
      I7 => \n_0_Cr[1]_i_5\,
      I72 => I72,
      I73 => I73,
      I74 => I74,
      O1(1) => \n_9_Generate2ChInput.BlueComponentDelay\,
      O1(0) => \n_10_Generate2ChInput.BlueComponentDelay\,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => \n_11_Generate2ChInput.BlueComponentDelay\,
      O20 => O20,
      O3 => \n_12_Generate2ChInput.BlueComponentDelay\,
      O4 => \n_13_Generate2ChInput.BlueComponentDelay\,
      O5 => \n_14_Generate2ChInput.BlueComponentDelay\,
      O50 => \^o50\,
      O51 => \^o51\,
      O52 => \^o52\,
      O53 => \^o53\,
      O54 => \^o54\,
      O6 => \n_15_Generate2ChInput.BlueComponentDelay\,
      O7 => \n_16_Generate2ChInput.BlueComponentDelay\,
      Q(6 downto 2) => \^o42\(4 downto 0),
      Q(1 downto 0) => hdata(1 downto 0),
      aclk => aclk
    );
\Generate2ChInput.GreenComponentDelay\: entity work.v_tpg_0v_tpg_v5_0_DELAY_0
    port map (
      I1 => I1,
      I2 => \n_0_Cr[1]_i_5\,
      I3 => \n_0_Cr[0]_i_5\,
      I54 => I54,
      I73 => I73,
      I74 => I74,
      O1 => \n_7_Generate2ChInput.GreenComponentDelay\,
      O13(5 downto 0) => O13(5 downto 0),
      O51 => \^o51\,
      O52 => \^o52\,
      O83 => O83,
      O86 => O86,
      O87 => O87,
      Q(3 downto 2) => \^o42\(2 downto 1),
      Q(1 downto 0) => hdata(1 downto 0),
      aclk => aclk
    );
GreenNoise_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_GreenNoise_reg_i_2,
      CO(3 downto 1) => NLW_GreenNoise_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => n_3_GreenNoise_reg_i_1,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => RandPRNG2Green(8),
      O(3 downto 2) => NLW_GreenNoise_reg_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => O98(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => n_0_GreenNoise_reg_i_4,
      S(0) => n_0_GreenNoise_reg_i_5
    );
GreenNoise_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(3),
      I1 => RandPRNG4Green(3),
      O => n_0_GreenNoise_reg_i_10
    );
GreenNoise_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(2),
      I1 => RandPRNG4Green(2),
      O => n_0_GreenNoise_reg_i_11
    );
GreenNoise_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(1),
      I1 => RandPRNG4Green(1),
      O => n_0_GreenNoise_reg_i_12
    );
GreenNoise_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(0),
      I1 => RandPRNG4Green(0),
      O => n_0_GreenNoise_reg_i_13
    );
GreenNoise_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_GreenNoise_reg_i_3,
      CO(3) => n_0_GreenNoise_reg_i_2,
      CO(2) => n_1_GreenNoise_reg_i_2,
      CO(1) => n_2_GreenNoise_reg_i_2,
      CO(0) => n_3_GreenNoise_reg_i_2,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RandPRNG2Green(7 downto 4),
      O(3 downto 0) => O98(7 downto 4),
      S(3) => n_0_GreenNoise_reg_i_6,
      S(2) => n_0_GreenNoise_reg_i_7,
      S(1) => n_0_GreenNoise_reg_i_8,
      S(0) => n_0_GreenNoise_reg_i_9
    );
GreenNoise_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_GreenNoise_reg_i_3,
      CO(2) => n_1_GreenNoise_reg_i_3,
      CO(1) => n_2_GreenNoise_reg_i_3,
      CO(0) => n_3_GreenNoise_reg_i_3,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RandPRNG2Green(3 downto 0),
      O(3 downto 0) => O98(3 downto 0),
      S(3) => n_0_GreenNoise_reg_i_10,
      S(2) => n_0_GreenNoise_reg_i_11,
      S(1) => n_0_GreenNoise_reg_i_12,
      S(0) => n_0_GreenNoise_reg_i_13
    );
GreenNoise_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(9),
      I1 => RandPRNG4Green(9),
      O => n_0_GreenNoise_reg_i_4
    );
GreenNoise_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(8),
      I1 => RandPRNG4Green(8),
      O => n_0_GreenNoise_reg_i_5
    );
GreenNoise_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(7),
      I1 => RandPRNG4Green(7),
      O => n_0_GreenNoise_reg_i_6
    );
GreenNoise_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(6),
      I1 => RandPRNG4Green(6),
      O => n_0_GreenNoise_reg_i_7
    );
GreenNoise_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(5),
      I1 => RandPRNG4Green(5),
      O => n_0_GreenNoise_reg_i_8
    );
GreenNoise_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Green(4),
      I1 => RandPRNG4Green(4),
      O => n_0_GreenNoise_reg_i_9
    );
\HBarSel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => CheckerBoardIndex(0),
      I1 => eqOp0_out,
      I2 => I1,
      I3 => \n_0_HCount[0]_i_1\,
      O => \n_0_HBarSel[0]_i_1\
    );
\HBarSel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => CheckerBoardIndex(1),
      I1 => eqOp0_out,
      I2 => I1,
      I3 => CheckerBoardIndex(0),
      I4 => \n_0_HCount[0]_i_1\,
      O => \n_0_HBarSel[1]_i_1\
    );
\HBarSel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
    port map (
      I0 => CheckerBoardIndex(2),
      I1 => eqOp0_out,
      I2 => I1,
      I3 => CheckerBoardIndex(1),
      I4 => CheckerBoardIndex(0),
      I5 => \n_0_HCount[0]_i_1\,
      O => \n_0_HBarSel[2]_i_1\
    );
\HBarSel[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \BarHCount_reg__0\(9),
      I1 => BarWidth(9),
      O => \n_0_HBarSel[2]_i_3\
    );
\HBarSel[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BarWidth(8),
      I1 => \BarHCount_reg__0\(8),
      I2 => \BarHCount_reg__0\(6),
      I3 => BarWidth(6),
      I4 => \BarHCount_reg__0\(7),
      I5 => BarWidth(7),
      O => \n_0_HBarSel[2]_i_4\
    );
\HBarSel[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BarWidth(3),
      I1 => \BarHCount_reg__0\(3),
      I2 => \BarHCount_reg__0\(4),
      I3 => BarWidth(4),
      I4 => \BarHCount_reg__0\(5),
      I5 => BarWidth(5),
      O => \n_0_HBarSel[2]_i_5\
    );
\HBarSel[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BarWidth(0),
      I1 => \BarHCount_reg__0\(0),
      I2 => \BarHCount_reg__0\(1),
      I3 => BarWidth(1),
      I4 => \BarHCount_reg__0\(2),
      I5 => BarWidth(2),
      O => \n_0_HBarSel[2]_i_6\
    );
\HBarSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_HBarSel[0]_i_1\,
      Q => CheckerBoardIndex(0),
      R => \<const0>\
    );
\HBarSel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_HBarSel[1]_i_1\,
      Q => CheckerBoardIndex(1),
      R => \<const0>\
    );
\HBarSel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_HBarSel[2]_i_1\,
      Q => CheckerBoardIndex(2),
      R => \<const0>\
    );
\HBarSel_reg[2]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => eqOp0_out,
      CO(2) => \n_1_HBarSel_reg[2]_i_2\,
      CO(1) => \n_2_HBarSel_reg[2]_i_2\,
      CO(0) => \n_3_HBarSel_reg[2]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_HBarSel_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_HBarSel[2]_i_3\,
      S(2) => \n_0_HBarSel[2]_i_4\,
      S(1) => \n_0_HBarSel[2]_i_5\,
      S(0) => \n_0_HBarSel[2]_i_6\
    );
HBoxEn_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxLeft(5),
      I1 => \HCount_reg__0\(5),
      I2 => \HCount_reg__0\(3),
      I3 => BoxLeft(3),
      I4 => \HCount_reg__0\(4),
      I5 => BoxLeft(4),
      O => n_0_HBoxEn_i_10
    );
HBoxEn_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o48\(1),
      I1 => BoxLeft(1),
      I2 => \^o48\(2),
      I3 => BoxLeft(2),
      I4 => BoxLeft(0),
      I5 => \^o48\(0),
      O => n_0_HBoxEn_i_11
    );
HBoxEn_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \HCount_reg__0\(12),
      I1 => BoxRight(12),
      O => n_0_HBoxEn_i_13
    );
HBoxEn_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \HCount_reg__0\(9),
      I1 => BoxRight(9),
      I2 => \HCount_reg__0\(10),
      I3 => BoxRight(10),
      I4 => BoxRight(11),
      I5 => \HCount_reg__0\(11),
      O => n_0_HBoxEn_i_14
    );
HBoxEn_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxRight(8),
      I1 => \^o48\(5),
      I2 => \^o48\(3),
      I3 => BoxRight(6),
      I4 => \^o48\(4),
      I5 => BoxRight(7),
      O => n_0_HBoxEn_i_15
    );
HBoxEn_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxRight(5),
      I1 => \HCount_reg__0\(5),
      I2 => \HCount_reg__0\(3),
      I3 => BoxRight(3),
      I4 => \HCount_reg__0\(4),
      I5 => BoxRight(4),
      O => n_0_HBoxEn_i_16
    );
HBoxEn_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxRight(2),
      I1 => \^o48\(2),
      I2 => \^o48\(0),
      I3 => BoxRight(0),
      I4 => \^o48\(1),
      I5 => BoxRight(1),
      O => n_0_HBoxEn_i_17
    );
HBoxEn_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \HCount_reg__0\(12),
      I1 => BoxLeft(12),
      O => n_0_HBoxEn_i_5
    );
HBoxEn_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxLeft(10),
      I1 => \HCount_reg__0\(10),
      I2 => \HCount_reg__0\(11),
      I3 => BoxLeft(11),
      I4 => \HCount_reg__0\(9),
      I5 => BoxLeft(9),
      O => n_0_HBoxEn_i_8
    );
HBoxEn_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxLeft(6),
      I1 => \^o48\(3),
      I2 => \^o48\(4),
      I3 => BoxLeft(7),
      I4 => \^o48\(5),
      I5 => BoxLeft(8),
      O => n_0_HBoxEn_i_9
    );
HBoxEn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I26,
      Q => O6,
      R => \<const0>\
    );
HBoxEn_reg_i_12: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_HBoxEn_reg_i_12,
      CO(2) => n_1_HBoxEn_reg_i_12,
      CO(1) => n_2_HBoxEn_reg_i_12,
      CO(0) => n_3_HBoxEn_reg_i_12,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_HBoxEn_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_HBoxEn_i_14,
      S(2) => n_0_HBoxEn_i_15,
      S(1) => n_0_HBoxEn_i_16,
      S(0) => n_0_HBoxEn_i_17
    );
HBoxEn_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_HBoxEn_reg_i_4,
      CO(3 downto 1) => NLW_HBoxEn_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => O37(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_HBoxEn_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_HBoxEn_i_5
    );
HBoxEn_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_HBoxEn_reg_i_4,
      CO(2) => n_1_HBoxEn_reg_i_4,
      CO(1) => n_2_HBoxEn_reg_i_4,
      CO(0) => n_3_HBoxEn_reg_i_4,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_HBoxEn_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_HBoxEn_i_8,
      S(2) => n_0_HBoxEn_i_9,
      S(1) => n_0_HBoxEn_i_10,
      S(0) => n_0_HBoxEn_i_11
    );
HBoxEn_reg_i_6: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_HBoxEn_reg_i_12,
      CO(3 downto 1) => NLW_HBoxEn_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => O38(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_HBoxEn_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_HBoxEn_i_13
    );
\HCount[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0F0F"
    )
    port map (
      I0 => \^eol_d1\,
      I1 => eol_d3,
      I2 => resetn,
      I3 => I3,
      I4 => I1,
      O => \n_0_HCount[0]_i_1\
    );
\HCount[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(3),
      O => \n_0_HCount[0]_i_3\
    );
\HCount[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o48\(2),
      O => \n_0_HCount[0]_i_4\
    );
\HCount[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o48\(1),
      O => \n_0_HCount[0]_i_5\
    );
\HCount[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o48\(0),
      O => \n_0_HCount[0]_i_6\
    );
\HCount[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(12),
      O => \n_0_HCount[12]_i_2\
    );
\HCount[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o48\(4),
      O => \n_0_HCount[4]_i_2\
    );
\HCount[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o48\(3),
      O => \n_0_HCount[4]_i_3\
    );
\HCount[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(5),
      O => \n_0_HCount[4]_i_4\
    );
\HCount[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(4),
      O => \n_0_HCount[4]_i_5\
    );
\HCount[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(11),
      O => \n_0_HCount[8]_i_2\
    );
\HCount[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(10),
      O => \n_0_HCount[8]_i_3\
    );
\HCount[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \HCount_reg__0\(9),
      O => \n_0_HCount[8]_i_4\
    );
\HCount[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o48\(5),
      O => \n_0_HCount[8]_i_5\
    );
\HCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_HCount_reg[0]_i_2\,
      Q => \^o48\(0),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_HCount_reg[0]_i_2\,
      CO(2) => \n_1_HCount_reg[0]_i_2\,
      CO(1) => \n_2_HCount_reg[0]_i_2\,
      CO(0) => \n_3_HCount_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_HCount_reg[0]_i_2\,
      O(2) => \n_5_HCount_reg[0]_i_2\,
      O(1) => \n_6_HCount_reg[0]_i_2\,
      O(0) => \n_7_HCount_reg[0]_i_2\,
      S(3) => \n_0_HCount[0]_i_3\,
      S(2) => \n_0_HCount[0]_i_4\,
      S(1) => \n_0_HCount[0]_i_5\,
      S(0) => \n_0_HCount[0]_i_6\
    );
\HCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_HCount_reg[8]_i_1\,
      Q => \HCount_reg__0\(10),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_HCount_reg[8]_i_1\,
      Q => \HCount_reg__0\(11),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_HCount_reg[12]_i_1\,
      Q => \HCount_reg__0\(12),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_HCount_reg[8]_i_1\,
      CO(3 downto 0) => \NLW_HCount_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_HCount_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_HCount_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_HCount[12]_i_2\
    );
\HCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_HCount_reg[0]_i_2\,
      Q => \^o48\(1),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_HCount_reg[0]_i_2\,
      Q => \^o48\(2),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_HCount_reg[0]_i_2\,
      Q => \HCount_reg__0\(3),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_HCount_reg[4]_i_1\,
      Q => \HCount_reg__0\(4),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_HCount_reg[0]_i_2\,
      CO(3) => \n_0_HCount_reg[4]_i_1\,
      CO(2) => \n_1_HCount_reg[4]_i_1\,
      CO(1) => \n_2_HCount_reg[4]_i_1\,
      CO(0) => \n_3_HCount_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_HCount_reg[4]_i_1\,
      O(2) => \n_5_HCount_reg[4]_i_1\,
      O(1) => \n_6_HCount_reg[4]_i_1\,
      O(0) => \n_7_HCount_reg[4]_i_1\,
      S(3) => \n_0_HCount[4]_i_2\,
      S(2) => \n_0_HCount[4]_i_3\,
      S(1) => \n_0_HCount[4]_i_4\,
      S(0) => \n_0_HCount[4]_i_5\
    );
\HCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_HCount_reg[4]_i_1\,
      Q => \HCount_reg__0\(5),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_HCount_reg[4]_i_1\,
      Q => \^o48\(3),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_HCount_reg[4]_i_1\,
      Q => \^o48\(4),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_HCount_reg[8]_i_1\,
      Q => \^o48\(5),
      R => \n_0_HCount[0]_i_1\
    );
\HCount_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_HCount_reg[4]_i_1\,
      CO(3) => \n_0_HCount_reg[8]_i_1\,
      CO(2) => \n_1_HCount_reg[8]_i_1\,
      CO(1) => \n_2_HCount_reg[8]_i_1\,
      CO(0) => \n_3_HCount_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_HCount_reg[8]_i_1\,
      O(2) => \n_5_HCount_reg[8]_i_1\,
      O(1) => \n_6_HCount_reg[8]_i_1\,
      O(0) => \n_7_HCount_reg[8]_i_1\,
      S(3) => \n_0_HCount[8]_i_2\,
      S(2) => \n_0_HCount[8]_i_3\,
      S(1) => \n_0_HCount[8]_i_4\,
      S(0) => \n_0_HCount[8]_i_5\
    );
\HCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_HCount_reg[8]_i_1\,
      Q => \HCount_reg__0\(9),
      R => \n_0_HCount[0]_i_1\
    );
HDir_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => HMax(12),
      I1 => BoxHCoord(12),
      O => n_0_HDir_i_10
    );
HDir_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => HMax(11),
      I1 => BoxHCoord(11),
      I2 => HMax(10),
      I3 => BoxHCoord(10),
      O => n_0_HDir_i_11
    );
HDir_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => HMax(9),
      I1 => BoxHCoord(9),
      I2 => HMax(8),
      I3 => BoxHCoord(8),
      O => n_0_HDir_i_12
    );
HDir_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000020F2"
    )
    port map (
      I0 => I64,
      I1 => BoxHCoord(7),
      I2 => I65,
      I3 => BoxHCoord(8),
      I4 => BoxHCoord(9),
      O => n_0_HDir_i_13
    );
HDir_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
    port map (
      I0 => BoxHCoord(2),
      I1 => I70,
      I2 => I71,
      I3 => BoxHCoord(1),
      O => n_0_HDir_i_16
    );
HDir_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
    port map (
      I0 => BoxHCoord(9),
      I1 => I64,
      I2 => BoxHCoord(7),
      I3 => I65,
      I4 => BoxHCoord(8),
      O => n_0_HDir_i_17
    );
HDir_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o47\(3),
      I1 => I66,
      I2 => \^o47\(2),
      I3 => I67,
      O => n_0_HDir_i_18
    );
HDir_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o47\(1),
      I1 => I68,
      I2 => \^o47\(0),
      I3 => I69,
      O => n_0_HDir_i_19
    );
HDir_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
    port map (
      I0 => BoxHCoord(2),
      I1 => I70,
      I2 => BoxHCoord(0),
      I3 => I71,
      I4 => BoxHCoord(1),
      O => n_0_HDir_i_20
    );
HDir_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxHCoord(7),
      I1 => HMax(7),
      I2 => \^o47\(3),
      I3 => HMax(6),
      O => n_0_HDir_i_21
    );
HDir_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o47\(2),
      I1 => HMax(5),
      I2 => \^o47\(1),
      I3 => HMax(4),
      O => n_0_HDir_i_22
    );
HDir_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o47\(0),
      I1 => HMax(3),
      I2 => BoxHCoord(2),
      I3 => HMax(2),
      O => n_0_HDir_i_23
    );
HDir_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxHCoord(1),
      I1 => HMax(1),
      I2 => BoxHCoord(0),
      I3 => HMax(0),
      O => n_0_HDir_i_24
    );
HDir_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => HMax(7),
      I1 => BoxHCoord(7),
      I2 => HMax(6),
      I3 => \^o47\(3),
      O => n_0_HDir_i_25
    );
HDir_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => HMax(5),
      I1 => \^o47\(2),
      I2 => HMax(4),
      I3 => \^o47\(1),
      O => n_0_HDir_i_26
    );
HDir_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => HMax(3),
      I1 => \^o47\(0),
      I2 => HMax(2),
      I3 => BoxHCoord(2),
      O => n_0_HDir_i_27
    );
HDir_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => HMax(1),
      I1 => BoxHCoord(1),
      I2 => HMax(0),
      I3 => BoxHCoord(0),
      O => n_0_HDir_i_28
    );
HDir_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BoxHCoord(10),
      I1 => BoxHCoord(12),
      I2 => BoxHCoord(11),
      O => n_0_HDir_i_5
    );
HDir_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BoxHCoord(12),
      I1 => HMax(12),
      O => n_0_HDir_i_7
    );
HDir_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxHCoord(11),
      I1 => HMax(11),
      I2 => BoxHCoord(10),
      I3 => HMax(10),
      O => n_0_HDir_i_8
    );
HDir_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxHCoord(9),
      I1 => HMax(9),
      I2 => BoxHCoord(8),
      I3 => HMax(8),
      O => n_0_HDir_i_9
    );
HDir_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I25,
      Q => \^o5\,
      R => \<const0>\
    );
HDir_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_HDir_reg_i_4,
      CO(3 downto 1) => NLW_HDir_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => O35(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_HDir_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_HDir_i_5
    );
HDir_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_HDir_reg_i_6,
      CO(3) => NLW_HDir_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => O36(0),
      CO(1) => n_2_HDir_reg_i_3,
      CO(0) => n_3_HDir_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_HDir_i_7,
      DI(1) => n_0_HDir_i_8,
      DI(0) => n_0_HDir_i_9,
      O(3 downto 0) => NLW_HDir_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_HDir_i_10,
      S(1) => n_0_HDir_i_11,
      S(0) => n_0_HDir_i_12
    );
HDir_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_HDir_reg_i_4,
      CO(2) => n_1_HDir_reg_i_4,
      CO(1) => n_2_HDir_reg_i_4,
      CO(0) => n_3_HDir_reg_i_4,
      CYINIT => \<const0>\,
      DI(3) => n_0_HDir_i_13,
      DI(2 downto 1) => I51(1 downto 0),
      DI(0) => n_0_HDir_i_16,
      O(3 downto 0) => NLW_HDir_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_HDir_i_17,
      S(2) => n_0_HDir_i_18,
      S(1) => n_0_HDir_i_19,
      S(0) => n_0_HDir_i_20
    );
HDir_reg_i_6: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_HDir_reg_i_6,
      CO(2) => n_1_HDir_reg_i_6,
      CO(1) => n_2_HDir_reg_i_6,
      CO(0) => n_3_HDir_reg_i_6,
      CYINIT => \<const0>\,
      DI(3) => n_0_HDir_i_21,
      DI(2) => n_0_HDir_i_22,
      DI(1) => n_0_HDir_i_23,
      DI(0) => n_0_HDir_i_24,
      O(3 downto 0) => NLW_HDir_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_HDir_i_25,
      S(2) => n_0_HDir_i_26,
      S(1) => n_0_HDir_i_27,
      S(0) => n_0_HDir_i_28
    );
\HMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(0),
      Q => HMax(0),
      R => \<const0>\
    );
\HMax_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(10),
      Q => HMax(10),
      R => \<const0>\
    );
\HMax_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(11),
      Q => HMax(11),
      R => \<const0>\
    );
\HMax_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(12),
      Q => HMax(12),
      R => \<const0>\
    );
\HMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(1),
      Q => HMax(1),
      R => \<const0>\
    );
\HMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(2),
      Q => HMax(2),
      R => \<const0>\
    );
\HMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(3),
      Q => HMax(3),
      R => \<const0>\
    );
\HMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(4),
      Q => HMax(4),
      R => \<const0>\
    );
\HMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(5),
      Q => HMax(5),
      R => \<const0>\
    );
\HMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(6),
      Q => HMax(6),
      R => \<const0>\
    );
\HMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(7),
      Q => HMax(7),
      R => \<const0>\
    );
\HMax_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(8),
      Q => HMax(8),
      R => \<const0>\
    );
\HMax_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I137(9),
      Q => HMax(9),
      R => \<const0>\
    );
\LastLine_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(0),
      Q => LastLine(0),
      R => sclr
    );
\LastLine_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(10),
      Q => LastLine(10),
      R => sclr
    );
\LastLine_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(11),
      Q => LastLine(11),
      R => sclr
    );
\LastLine_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(12),
      Q => LastLine(12),
      R => sclr
    );
\LastLine_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(1),
      Q => LastLine(1),
      R => sclr
    );
\LastLine_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(2),
      Q => LastLine(2),
      R => sclr
    );
\LastLine_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(3),
      Q => LastLine(3),
      R => sclr
    );
\LastLine_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(4),
      Q => LastLine(4),
      R => sclr
    );
\LastLine_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(5),
      Q => LastLine(5),
      R => sclr
    );
\LastLine_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(6),
      Q => LastLine(6),
      R => sclr
    );
\LastLine_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(7),
      Q => LastLine(7),
      R => sclr
    );
\LastLine_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(8),
      Q => LastLine(8),
      R => sclr
    );
\LastLine_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => minusOp(9),
      Q => LastLine(9),
      R => sclr
    );
\LastPixel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(0),
      Q => LastPixel(0),
      R => sclr
    );
\LastPixel_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(10),
      Q => LastPixel(10),
      R => sclr
    );
\LastPixel_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(11),
      Q => LastPixel(11),
      R => sclr
    );
\LastPixel_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(12),
      Q => LastPixel(12),
      R => sclr
    );
\LastPixel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(1),
      Q => LastPixel(1),
      R => sclr
    );
\LastPixel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(2),
      Q => LastPixel(2),
      R => sclr
    );
\LastPixel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(3),
      Q => LastPixel(3),
      R => sclr
    );
\LastPixel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(4),
      Q => LastPixel(4),
      R => sclr
    );
\LastPixel_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(5),
      Q => LastPixel(5),
      R => sclr
    );
\LastPixel_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(6),
      Q => LastPixel(6),
      R => sclr
    );
\LastPixel_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(7),
      Q => LastPixel(7),
      R => sclr
    );
\LastPixel_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(8),
      Q => LastPixel(8),
      R => sclr
    );
\LastPixel_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => D(9),
      Q => LastPixel(9),
      R => sclr
    );
LineRepeatCountEn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I31,
      Q => \^linerepeatcounten\,
      R => \<const0>\
    );
\LineRepeatCount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(0),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_7_LineRepeatCount_reg[3]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[0]_i_1\
    );
\LineRepeatCount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(10),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_5_LineRepeatCount_reg[11]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[10]_i_1\
    );
\LineRepeatCount[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(11),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_4_LineRepeatCount_reg[11]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[11]_i_1\
    );
\LineRepeatCount[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(11),
      O => \n_0_LineRepeatCount[11]_i_3\
    );
\LineRepeatCount[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(10),
      O => \n_0_LineRepeatCount[11]_i_4\
    );
\LineRepeatCount[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(9),
      O => \n_0_LineRepeatCount[11]_i_5\
    );
\LineRepeatCount[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(8),
      O => \n_0_LineRepeatCount[11]_i_6\
    );
\LineRepeatCount[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(12),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_7_LineRepeatCount_reg[12]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[12]_i_1\
    );
\LineRepeatCount[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(12),
      O => \n_0_LineRepeatCount[12]_i_3\
    );
\LineRepeatCount[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(1),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_6_LineRepeatCount_reg[3]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[1]_i_1\
    );
\LineRepeatCount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(2),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_5_LineRepeatCount_reg[3]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[2]_i_1\
    );
\LineRepeatCount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(3),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_4_LineRepeatCount_reg[3]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[3]_i_1\
    );
\LineRepeatCount[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(3),
      O => \n_0_LineRepeatCount[3]_i_3\
    );
\LineRepeatCount[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(2),
      O => \n_0_LineRepeatCount[3]_i_4\
    );
\LineRepeatCount[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(1),
      O => \n_0_LineRepeatCount[3]_i_5\
    );
\LineRepeatCount[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(0),
      O => \n_0_LineRepeatCount[3]_i_6\
    );
\LineRepeatCount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(4),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_7_LineRepeatCount_reg[7]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[4]_i_1\
    );
\LineRepeatCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(5),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_6_LineRepeatCount_reg[7]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[5]_i_1\
    );
\LineRepeatCount[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(6),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_5_LineRepeatCount_reg[7]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[6]_i_1\
    );
\LineRepeatCount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(7),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_4_LineRepeatCount_reg[7]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[7]_i_1\
    );
\LineRepeatCount[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(7),
      O => \n_0_LineRepeatCount[7]_i_3\
    );
\LineRepeatCount[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(6),
      O => \n_0_LineRepeatCount[7]_i_4\
    );
\LineRepeatCount[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(5),
      O => \n_0_LineRepeatCount[7]_i_5\
    );
\LineRepeatCount[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => LineRepeatCount(4),
      O => \n_0_LineRepeatCount[7]_i_6\
    );
\LineRepeatCount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(8),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_7_LineRepeatCount_reg[11]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[8]_i_1\
    );
\LineRepeatCount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE0000AAAAAAAA"
    )
    port map (
      I0 => LineRepeatCount(9),
      I1 => \^o10\,
      I2 => \^linerepeatcounten\,
      I3 => \n_6_LineRepeatCount_reg[11]_i_2\,
      I4 => resetn,
      I5 => I1,
      O => \n_0_LineRepeatCount[9]_i_1\
    );
\LineRepeatCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[0]_i_1\,
      Q => LineRepeatCount(0),
      R => \<const0>\
    );
\LineRepeatCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[10]_i_1\,
      Q => LineRepeatCount(10),
      R => \<const0>\
    );
\LineRepeatCount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[11]_i_1\,
      Q => LineRepeatCount(11),
      R => \<const0>\
    );
\LineRepeatCount_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_LineRepeatCount_reg[7]_i_2\,
      CO(3) => \n_0_LineRepeatCount_reg[11]_i_2\,
      CO(2) => \n_1_LineRepeatCount_reg[11]_i_2\,
      CO(1) => \n_2_LineRepeatCount_reg[11]_i_2\,
      CO(0) => \n_3_LineRepeatCount_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => LineRepeatCount(11 downto 8),
      O(3) => \n_4_LineRepeatCount_reg[11]_i_2\,
      O(2) => \n_5_LineRepeatCount_reg[11]_i_2\,
      O(1) => \n_6_LineRepeatCount_reg[11]_i_2\,
      O(0) => \n_7_LineRepeatCount_reg[11]_i_2\,
      S(3) => \n_0_LineRepeatCount[11]_i_3\,
      S(2) => \n_0_LineRepeatCount[11]_i_4\,
      S(1) => \n_0_LineRepeatCount[11]_i_5\,
      S(0) => \n_0_LineRepeatCount[11]_i_6\
    );
\LineRepeatCount_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[12]_i_1\,
      Q => LineRepeatCount(12),
      R => \<const0>\
    );
\LineRepeatCount_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_LineRepeatCount_reg[11]_i_2\,
      CO(3 downto 0) => \NLW_LineRepeatCount_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_LineRepeatCount_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_LineRepeatCount_reg[12]_i_2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_LineRepeatCount[12]_i_3\
    );
\LineRepeatCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[1]_i_1\,
      Q => LineRepeatCount(1),
      R => \<const0>\
    );
\LineRepeatCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[2]_i_1\,
      Q => LineRepeatCount(2),
      R => \<const0>\
    );
\LineRepeatCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[3]_i_1\,
      Q => LineRepeatCount(3),
      R => \<const0>\
    );
\LineRepeatCount_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_LineRepeatCount_reg[3]_i_2\,
      CO(2) => \n_1_LineRepeatCount_reg[3]_i_2\,
      CO(1) => \n_2_LineRepeatCount_reg[3]_i_2\,
      CO(0) => \n_3_LineRepeatCount_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => LineRepeatCount(3 downto 0),
      O(3) => \n_4_LineRepeatCount_reg[3]_i_2\,
      O(2) => \n_5_LineRepeatCount_reg[3]_i_2\,
      O(1) => \n_6_LineRepeatCount_reg[3]_i_2\,
      O(0) => \n_7_LineRepeatCount_reg[3]_i_2\,
      S(3) => \n_0_LineRepeatCount[3]_i_3\,
      S(2) => \n_0_LineRepeatCount[3]_i_4\,
      S(1) => \n_0_LineRepeatCount[3]_i_5\,
      S(0) => \n_0_LineRepeatCount[3]_i_6\
    );
\LineRepeatCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[4]_i_1\,
      Q => LineRepeatCount(4),
      R => \<const0>\
    );
\LineRepeatCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[5]_i_1\,
      Q => LineRepeatCount(5),
      R => \<const0>\
    );
\LineRepeatCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[6]_i_1\,
      Q => LineRepeatCount(6),
      R => \<const0>\
    );
\LineRepeatCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[7]_i_1\,
      Q => LineRepeatCount(7),
      R => \<const0>\
    );
\LineRepeatCount_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_LineRepeatCount_reg[3]_i_2\,
      CO(3) => \n_0_LineRepeatCount_reg[7]_i_2\,
      CO(2) => \n_1_LineRepeatCount_reg[7]_i_2\,
      CO(1) => \n_2_LineRepeatCount_reg[7]_i_2\,
      CO(0) => \n_3_LineRepeatCount_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => LineRepeatCount(7 downto 4),
      O(3) => \n_4_LineRepeatCount_reg[7]_i_2\,
      O(2) => \n_5_LineRepeatCount_reg[7]_i_2\,
      O(1) => \n_6_LineRepeatCount_reg[7]_i_2\,
      O(0) => \n_7_LineRepeatCount_reg[7]_i_2\,
      S(3) => \n_0_LineRepeatCount[7]_i_3\,
      S(2) => \n_0_LineRepeatCount[7]_i_4\,
      S(1) => \n_0_LineRepeatCount[7]_i_5\,
      S(0) => \n_0_LineRepeatCount[7]_i_6\
    );
\LineRepeatCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[8]_i_1\,
      Q => LineRepeatCount(8),
      R => \<const0>\
    );
\LineRepeatCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_LineRepeatCount[9]_i_1\,
      Q => LineRepeatCount(9),
      R => \<const0>\
    );
\NoisyBlueOut[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(9),
      I1 => I141(9),
      O => \n_0_NoisyBlueOut[10]_i_2\
    );
\NoisyBlueOut[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(8),
      I1 => I141(8),
      O => \n_0_NoisyBlueOut[10]_i_3\
    );
\NoisyBlueOut[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(3),
      I1 => I141(3),
      O => \n_0_NoisyBlueOut[3]_i_2\
    );
\NoisyBlueOut[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(2),
      I1 => I141(2),
      O => \n_0_NoisyBlueOut[3]_i_3\
    );
\NoisyBlueOut[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_blue_out\(1),
      I1 => I141(1),
      O => \n_0_NoisyBlueOut[3]_i_4\
    );
\NoisyBlueOut[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_blue_out\(0),
      I1 => I141(0),
      O => \n_0_NoisyBlueOut[3]_i_5\
    );
\NoisyBlueOut[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(7),
      I1 => I141(7),
      O => \n_0_NoisyBlueOut[7]_i_2\
    );
\NoisyBlueOut[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(6),
      I1 => I141(6),
      O => \n_0_NoisyBlueOut[7]_i_3\
    );
\NoisyBlueOut[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(5),
      I1 => I141(5),
      O => \n_0_NoisyBlueOut[7]_i_4\
    );
\NoisyBlueOut[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_blue_out_1(4),
      I1 => I141(4),
      O => \n_0_NoisyBlueOut[7]_i_5\
    );
\NoisyBlueOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_NoisyBlueOut_reg[3]_i_1\,
      Q => NoisyBlueOut(0),
      R => \<const0>\
    );
\NoisyBlueOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_NoisyBlueOut_reg[10]_i_1\,
      Q => NoisyBlueOut(10),
      R => \<const0>\
    );
\NoisyBlueOut_reg[10]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NoisyBlueOut_reg[7]_i_1\,
      CO(3 downto 2) => \NLW_NoisyBlueOut_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_NoisyBlueOut_reg[10]_i_1\,
      CO(0) => \n_3_NoisyBlueOut_reg[10]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => t_blue_out_1(9 downto 8),
      O(3) => \NLW_NoisyBlueOut_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \n_5_NoisyBlueOut_reg[10]_i_1\,
      O(1) => \n_6_NoisyBlueOut_reg[10]_i_1\,
      O(0) => \n_7_NoisyBlueOut_reg[10]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_NoisyBlueOut[10]_i_2\,
      S(0) => \n_0_NoisyBlueOut[10]_i_3\
    );
\NoisyBlueOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_NoisyBlueOut_reg[3]_i_1\,
      Q => NoisyBlueOut(1),
      R => \<const0>\
    );
\NoisyBlueOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_NoisyBlueOut_reg[3]_i_1\,
      Q => NoisyBlueOut(2),
      R => \<const0>\
    );
\NoisyBlueOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_NoisyBlueOut_reg[3]_i_1\,
      Q => NoisyBlueOut(3),
      R => \<const0>\
    );
\NoisyBlueOut_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_NoisyBlueOut_reg[3]_i_1\,
      CO(2) => \n_1_NoisyBlueOut_reg[3]_i_1\,
      CO(1) => \n_2_NoisyBlueOut_reg[3]_i_1\,
      CO(0) => \n_3_NoisyBlueOut_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 2) => t_blue_out_1(3 downto 2),
      DI(1 downto 0) => \^t_blue_out\(1 downto 0),
      O(3) => \n_4_NoisyBlueOut_reg[3]_i_1\,
      O(2) => \n_5_NoisyBlueOut_reg[3]_i_1\,
      O(1) => \n_6_NoisyBlueOut_reg[3]_i_1\,
      O(0) => \n_7_NoisyBlueOut_reg[3]_i_1\,
      S(3) => \n_0_NoisyBlueOut[3]_i_2\,
      S(2) => \n_0_NoisyBlueOut[3]_i_3\,
      S(1) => \n_0_NoisyBlueOut[3]_i_4\,
      S(0) => \n_0_NoisyBlueOut[3]_i_5\
    );
\NoisyBlueOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_NoisyBlueOut_reg[7]_i_1\,
      Q => NoisyBlueOut(4),
      R => \<const0>\
    );
\NoisyBlueOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_NoisyBlueOut_reg[7]_i_1\,
      Q => NoisyBlueOut(5),
      R => \<const0>\
    );
\NoisyBlueOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_NoisyBlueOut_reg[7]_i_1\,
      Q => NoisyBlueOut(6),
      R => \<const0>\
    );
\NoisyBlueOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_NoisyBlueOut_reg[7]_i_1\,
      Q => NoisyBlueOut(7),
      R => \<const0>\
    );
\NoisyBlueOut_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NoisyBlueOut_reg[3]_i_1\,
      CO(3) => \n_0_NoisyBlueOut_reg[7]_i_1\,
      CO(2) => \n_1_NoisyBlueOut_reg[7]_i_1\,
      CO(1) => \n_2_NoisyBlueOut_reg[7]_i_1\,
      CO(0) => \n_3_NoisyBlueOut_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => t_blue_out_1(7 downto 4),
      O(3) => \n_4_NoisyBlueOut_reg[7]_i_1\,
      O(2) => \n_5_NoisyBlueOut_reg[7]_i_1\,
      O(1) => \n_6_NoisyBlueOut_reg[7]_i_1\,
      O(0) => \n_7_NoisyBlueOut_reg[7]_i_1\,
      S(3) => \n_0_NoisyBlueOut[7]_i_2\,
      S(2) => \n_0_NoisyBlueOut[7]_i_3\,
      S(1) => \n_0_NoisyBlueOut[7]_i_4\,
      S(0) => \n_0_NoisyBlueOut[7]_i_5\
    );
\NoisyBlueOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_NoisyBlueOut_reg[10]_i_1\,
      Q => NoisyBlueOut(8),
      R => \<const0>\
    );
\NoisyBlueOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_NoisyBlueOut_reg[10]_i_1\,
      Q => NoisyBlueOut(9),
      R => \<const0>\
    );
\NoisyGreenOut[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(9),
      I1 => I140(9),
      O => \n_0_NoisyGreenOut[10]_i_2\
    );
\NoisyGreenOut[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(8),
      I1 => I140(8),
      O => \n_0_NoisyGreenOut[10]_i_3\
    );
\NoisyGreenOut[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(3),
      I1 => I140(3),
      O => \n_0_NoisyGreenOut[3]_i_2\
    );
\NoisyGreenOut[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(2),
      I1 => I140(2),
      O => \n_0_NoisyGreenOut[3]_i_3\
    );
\NoisyGreenOut[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(1),
      I1 => I140(1),
      O => \n_0_NoisyGreenOut[3]_i_4\
    );
\NoisyGreenOut[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(0),
      I1 => I140(0),
      O => \n_0_NoisyGreenOut[3]_i_5\
    );
\NoisyGreenOut[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(7),
      I1 => I140(7),
      O => \n_0_NoisyGreenOut[7]_i_2\
    );
\NoisyGreenOut[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(6),
      I1 => I140(6),
      O => \n_0_NoisyGreenOut[7]_i_3\
    );
\NoisyGreenOut[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(5),
      I1 => I140(5),
      O => \n_0_NoisyGreenOut[7]_i_4\
    );
\NoisyGreenOut[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_green_out\(4),
      I1 => I140(4),
      O => \n_0_NoisyGreenOut[7]_i_5\
    );
\NoisyGreenOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_NoisyGreenOut_reg[3]_i_1\,
      Q => NoisyGreenOut(0),
      R => \<const0>\
    );
\NoisyGreenOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_NoisyGreenOut_reg[10]_i_1\,
      Q => NoisyGreenOut(10),
      R => \<const0>\
    );
\NoisyGreenOut_reg[10]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NoisyGreenOut_reg[7]_i_1\,
      CO(3 downto 2) => \NLW_NoisyGreenOut_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_NoisyGreenOut_reg[10]_i_1\,
      CO(0) => \n_3_NoisyGreenOut_reg[10]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => \^t_green_out\(9 downto 8),
      O(3) => \NLW_NoisyGreenOut_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \n_5_NoisyGreenOut_reg[10]_i_1\,
      O(1) => \n_6_NoisyGreenOut_reg[10]_i_1\,
      O(0) => \n_7_NoisyGreenOut_reg[10]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_NoisyGreenOut[10]_i_2\,
      S(0) => \n_0_NoisyGreenOut[10]_i_3\
    );
\NoisyGreenOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_NoisyGreenOut_reg[3]_i_1\,
      Q => NoisyGreenOut(1),
      R => \<const0>\
    );
\NoisyGreenOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_NoisyGreenOut_reg[3]_i_1\,
      Q => NoisyGreenOut(2),
      R => \<const0>\
    );
\NoisyGreenOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_NoisyGreenOut_reg[3]_i_1\,
      Q => NoisyGreenOut(3),
      R => \<const0>\
    );
\NoisyGreenOut_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_NoisyGreenOut_reg[3]_i_1\,
      CO(2) => \n_1_NoisyGreenOut_reg[3]_i_1\,
      CO(1) => \n_2_NoisyGreenOut_reg[3]_i_1\,
      CO(0) => \n_3_NoisyGreenOut_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^t_green_out\(3 downto 0),
      O(3) => \n_4_NoisyGreenOut_reg[3]_i_1\,
      O(2) => \n_5_NoisyGreenOut_reg[3]_i_1\,
      O(1) => \n_6_NoisyGreenOut_reg[3]_i_1\,
      O(0) => \n_7_NoisyGreenOut_reg[3]_i_1\,
      S(3) => \n_0_NoisyGreenOut[3]_i_2\,
      S(2) => \n_0_NoisyGreenOut[3]_i_3\,
      S(1) => \n_0_NoisyGreenOut[3]_i_4\,
      S(0) => \n_0_NoisyGreenOut[3]_i_5\
    );
\NoisyGreenOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_NoisyGreenOut_reg[7]_i_1\,
      Q => NoisyGreenOut(4),
      R => \<const0>\
    );
\NoisyGreenOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_NoisyGreenOut_reg[7]_i_1\,
      Q => NoisyGreenOut(5),
      R => \<const0>\
    );
\NoisyGreenOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_5_NoisyGreenOut_reg[7]_i_1\,
      Q => NoisyGreenOut(6),
      R => \<const0>\
    );
\NoisyGreenOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_4_NoisyGreenOut_reg[7]_i_1\,
      Q => NoisyGreenOut(7),
      R => \<const0>\
    );
\NoisyGreenOut_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NoisyGreenOut_reg[3]_i_1\,
      CO(3) => \n_0_NoisyGreenOut_reg[7]_i_1\,
      CO(2) => \n_1_NoisyGreenOut_reg[7]_i_1\,
      CO(1) => \n_2_NoisyGreenOut_reg[7]_i_1\,
      CO(0) => \n_3_NoisyGreenOut_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^t_green_out\(7 downto 4),
      O(3) => \n_4_NoisyGreenOut_reg[7]_i_1\,
      O(2) => \n_5_NoisyGreenOut_reg[7]_i_1\,
      O(1) => \n_6_NoisyGreenOut_reg[7]_i_1\,
      O(0) => \n_7_NoisyGreenOut_reg[7]_i_1\,
      S(3) => \n_0_NoisyGreenOut[7]_i_2\,
      S(2) => \n_0_NoisyGreenOut[7]_i_3\,
      S(1) => \n_0_NoisyGreenOut[7]_i_4\,
      S(0) => \n_0_NoisyGreenOut[7]_i_5\
    );
\NoisyGreenOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_7_NoisyGreenOut_reg[10]_i_1\,
      Q => NoisyGreenOut(8),
      R => \<const0>\
    );
\NoisyGreenOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_6_NoisyGreenOut_reg[10]_i_1\,
      Q => NoisyGreenOut(9),
      R => \<const0>\
    );
\NoisyRedOut[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_red_out_0(9),
      I1 => P(9),
      O => \n_0_NoisyRedOut[10]_i_2\
    );
\NoisyRedOut[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_red_out_0(8),
      I1 => P(8),
      O => \n_0_NoisyRedOut[10]_i_3\
    );
\NoisyRedOut[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_red_out\(3),
      I1 => P(3),
      O => \n_0_NoisyRedOut[3]_i_2\
    );
\NoisyRedOut[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_red_out\(2),
      I1 => P(2),
      O => \n_0_NoisyRedOut[3]_i_3\
    );
\NoisyRedOut[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_red_out\(1),
      I1 => P(1),
      O => \n_0_NoisyRedOut[3]_i_4\
    );
\NoisyRedOut[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^t_red_out\(0),
      I1 => P(0),
      O => \n_0_NoisyRedOut[3]_i_5\
    );
\NoisyRedOut[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_red_out_0(7),
      I1 => P(7),
      O => \n_0_NoisyRedOut[7]_i_2\
    );
\NoisyRedOut[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_red_out_0(6),
      I1 => P(6),
      O => \n_0_NoisyRedOut[7]_i_3\
    );
\NoisyRedOut[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_red_out_0(5),
      I1 => P(5),
      O => \n_0_NoisyRedOut[7]_i_4\
    );
\NoisyRedOut[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => t_red_out_0(4),
      I1 => P(4),
      O => \n_0_NoisyRedOut[7]_i_5\
    );
\NoisyRedOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(0),
      Q => NoisyRedOut(0),
      R => \<const0>\
    );
\NoisyRedOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(10),
      Q => NoisyRedOut(10),
      R => \<const0>\
    );
\NoisyRedOut_reg[10]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NoisyRedOut_reg[7]_i_1\,
      CO(3 downto 2) => \NLW_NoisyRedOut_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_NoisyRedOut_reg[10]_i_1\,
      CO(0) => \n_3_NoisyRedOut_reg[10]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => t_red_out_0(9 downto 8),
      O(3) => \NLW_NoisyRedOut_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp5_out(10 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_NoisyRedOut[10]_i_2\,
      S(0) => \n_0_NoisyRedOut[10]_i_3\
    );
\NoisyRedOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(1),
      Q => NoisyRedOut(1),
      R => \<const0>\
    );
\NoisyRedOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(2),
      Q => NoisyRedOut(2),
      R => \<const0>\
    );
\NoisyRedOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(3),
      Q => NoisyRedOut(3),
      R => \<const0>\
    );
\NoisyRedOut_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_NoisyRedOut_reg[3]_i_1\,
      CO(2) => \n_1_NoisyRedOut_reg[3]_i_1\,
      CO(1) => \n_2_NoisyRedOut_reg[3]_i_1\,
      CO(0) => \n_3_NoisyRedOut_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^t_red_out\(3 downto 0),
      O(3 downto 0) => plusOp5_out(3 downto 0),
      S(3) => \n_0_NoisyRedOut[3]_i_2\,
      S(2) => \n_0_NoisyRedOut[3]_i_3\,
      S(1) => \n_0_NoisyRedOut[3]_i_4\,
      S(0) => \n_0_NoisyRedOut[3]_i_5\
    );
\NoisyRedOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(4),
      Q => NoisyRedOut(4),
      R => \<const0>\
    );
\NoisyRedOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(5),
      Q => NoisyRedOut(5),
      R => \<const0>\
    );
\NoisyRedOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(6),
      Q => NoisyRedOut(6),
      R => \<const0>\
    );
\NoisyRedOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(7),
      Q => NoisyRedOut(7),
      R => \<const0>\
    );
\NoisyRedOut_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NoisyRedOut_reg[3]_i_1\,
      CO(3) => \n_0_NoisyRedOut_reg[7]_i_1\,
      CO(2) => \n_1_NoisyRedOut_reg[7]_i_1\,
      CO(1) => \n_2_NoisyRedOut_reg[7]_i_1\,
      CO(0) => \n_3_NoisyRedOut_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => t_red_out_0(7 downto 4),
      O(3 downto 0) => plusOp5_out(7 downto 4),
      S(3) => \n_0_NoisyRedOut[7]_i_2\,
      S(2) => \n_0_NoisyRedOut[7]_i_3\,
      S(1) => \n_0_NoisyRedOut[7]_i_4\,
      S(0) => \n_0_NoisyRedOut[7]_i_5\
    );
\NoisyRedOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(8),
      Q => NoisyRedOut(8),
      R => \<const0>\
    );
\NoisyRedOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => plusOp5_out(9),
      Q => NoisyRedOut(9),
      R => \<const0>\
    );
PRNG1: entity work.v_tpg_0prng
    port map (
      I1 => I1,
      I3 => I3,
      Q(33 downto 0) => PRNG1Out(33 downto 0),
      SR(0) => SR(0),
      aclk => aclk
    );
PRNG2: entity work.v_tpg_0prng_1
    port map (
      I1 => \^prng4prsten\,
      I2 => I1,
      I97(0) => I97(0),
      Q(23) => n_0_PRNG2,
      Q(22) => n_1_PRNG2,
      Q(21) => n_2_PRNG2,
      Q(20) => n_3_PRNG2,
      Q(19) => n_4_PRNG2,
      Q(18) => n_5_PRNG2,
      Q(17) => n_6_PRNG2,
      Q(16) => n_7_PRNG2,
      Q(15) => n_8_PRNG2,
      Q(14) => n_9_PRNG2,
      Q(13) => n_10_PRNG2,
      Q(12) => n_11_PRNG2,
      Q(11) => n_12_PRNG2,
      Q(10) => n_13_PRNG2,
      Q(9) => n_14_PRNG2,
      Q(8) => n_15_PRNG2,
      Q(7) => n_16_PRNG2,
      Q(6) => n_17_PRNG2,
      Q(5) => n_18_PRNG2,
      Q(4) => n_19_PRNG2,
      Q(3) => n_20_PRNG2,
      Q(2) => n_21_PRNG2,
      Q(1) => n_22_PRNG2,
      Q(0) => n_23_PRNG2,
      aclk => aclk
    );
PRNG2PrstEn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => prng_rst,
      Q => \^prng4prsten\,
      R => \<const0>\
    );
PRNG4: entity work.v_tpg_0prng_2
    port map (
      I1 => \^prng4prsten\,
      I2 => I1,
      I98(0) => I98(0),
      Q(23) => n_0_PRNG4,
      Q(22) => n_1_PRNG4,
      Q(21) => n_2_PRNG4,
      Q(20) => n_3_PRNG4,
      Q(19) => n_4_PRNG4,
      Q(18) => n_5_PRNG4,
      Q(17) => n_6_PRNG4,
      Q(16) => n_7_PRNG4,
      Q(15) => n_8_PRNG4,
      Q(14) => n_9_PRNG4,
      Q(13) => n_10_PRNG4,
      Q(12) => n_11_PRNG4,
      Q(11) => n_12_PRNG4,
      Q(10) => n_13_PRNG4,
      Q(9) => n_14_PRNG4,
      Q(8) => n_15_PRNG4,
      Q(7) => n_16_PRNG4,
      Q(6) => n_17_PRNG4,
      Q(5) => n_18_PRNG4,
      Q(4) => n_19_PRNG4,
      Q(3) => n_20_PRNG4,
      Q(2) => n_21_PRNG4,
      Q(1) => n_22_PRNG4,
      Q(0) => n_23_PRNG4,
      aclk => aclk
    );
\PixRepeatCount[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(3),
      O => \n_0_PixRepeatCount[0]_i_4\
    );
\PixRepeatCount[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(2),
      O => \n_0_PixRepeatCount[0]_i_5\
    );
\PixRepeatCount[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(1),
      O => \n_0_PixRepeatCount[0]_i_6\
    );
\PixRepeatCount[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => PixRepeatCount_reg(0),
      O => \n_0_PixRepeatCount[0]_i_7\
    );
\PixRepeatCount[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(12),
      O => \n_0_PixRepeatCount[12]_i_2\
    );
\PixRepeatCount[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(7),
      O => \n_0_PixRepeatCount[4]_i_2\
    );
\PixRepeatCount[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(6),
      O => \n_0_PixRepeatCount[4]_i_3\
    );
\PixRepeatCount[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(5),
      O => \n_0_PixRepeatCount[4]_i_4\
    );
\PixRepeatCount[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(4),
      O => \n_0_PixRepeatCount[4]_i_5\
    );
\PixRepeatCount[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(11),
      O => \n_0_PixRepeatCount[8]_i_2\
    );
\PixRepeatCount[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(10),
      O => \n_0_PixRepeatCount[8]_i_3\
    );
\PixRepeatCount[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(9),
      O => \n_0_PixRepeatCount[8]_i_4\
    );
\PixRepeatCount[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => PixRepeatCount_reg(8),
      O => \n_0_PixRepeatCount[8]_i_5\
    );
\PixRepeatCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_7_PixRepeatCount_reg[0]_i_3\,
      Q => PixRepeatCount_reg(0),
      R => I146
    );
\PixRepeatCount_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_PixRepeatCount_reg[0]_i_3\,
      CO(2) => \n_1_PixRepeatCount_reg[0]_i_3\,
      CO(1) => \n_2_PixRepeatCount_reg[0]_i_3\,
      CO(0) => \n_3_PixRepeatCount_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_PixRepeatCount_reg[0]_i_3\,
      O(2) => \n_5_PixRepeatCount_reg[0]_i_3\,
      O(1) => \n_6_PixRepeatCount_reg[0]_i_3\,
      O(0) => \n_7_PixRepeatCount_reg[0]_i_3\,
      S(3) => \n_0_PixRepeatCount[0]_i_4\,
      S(2) => \n_0_PixRepeatCount[0]_i_5\,
      S(1) => \n_0_PixRepeatCount[0]_i_6\,
      S(0) => \n_0_PixRepeatCount[0]_i_7\
    );
\PixRepeatCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_5_PixRepeatCount_reg[8]_i_1\,
      Q => PixRepeatCount_reg(10),
      R => I146
    );
\PixRepeatCount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_4_PixRepeatCount_reg[8]_i_1\,
      Q => PixRepeatCount_reg(11),
      R => I146
    );
\PixRepeatCount_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_7_PixRepeatCount_reg[12]_i_1\,
      Q => PixRepeatCount_reg(12),
      R => I146
    );
\PixRepeatCount_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_PixRepeatCount_reg[8]_i_1\,
      CO(3 downto 0) => \NLW_PixRepeatCount_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_PixRepeatCount_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_PixRepeatCount_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_PixRepeatCount[12]_i_2\
    );
\PixRepeatCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_6_PixRepeatCount_reg[0]_i_3\,
      Q => PixRepeatCount_reg(1),
      R => I146
    );
\PixRepeatCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_5_PixRepeatCount_reg[0]_i_3\,
      Q => PixRepeatCount_reg(2),
      R => I146
    );
\PixRepeatCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_4_PixRepeatCount_reg[0]_i_3\,
      Q => PixRepeatCount_reg(3),
      R => I146
    );
\PixRepeatCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_7_PixRepeatCount_reg[4]_i_1\,
      Q => PixRepeatCount_reg(4),
      R => I146
    );
\PixRepeatCount_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_PixRepeatCount_reg[0]_i_3\,
      CO(3) => \n_0_PixRepeatCount_reg[4]_i_1\,
      CO(2) => \n_1_PixRepeatCount_reg[4]_i_1\,
      CO(1) => \n_2_PixRepeatCount_reg[4]_i_1\,
      CO(0) => \n_3_PixRepeatCount_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_PixRepeatCount_reg[4]_i_1\,
      O(2) => \n_5_PixRepeatCount_reg[4]_i_1\,
      O(1) => \n_6_PixRepeatCount_reg[4]_i_1\,
      O(0) => \n_7_PixRepeatCount_reg[4]_i_1\,
      S(3) => \n_0_PixRepeatCount[4]_i_2\,
      S(2) => \n_0_PixRepeatCount[4]_i_3\,
      S(1) => \n_0_PixRepeatCount[4]_i_4\,
      S(0) => \n_0_PixRepeatCount[4]_i_5\
    );
\PixRepeatCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_6_PixRepeatCount_reg[4]_i_1\,
      Q => PixRepeatCount_reg(5),
      R => I146
    );
\PixRepeatCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_5_PixRepeatCount_reg[4]_i_1\,
      Q => PixRepeatCount_reg(6),
      R => I146
    );
\PixRepeatCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_4_PixRepeatCount_reg[4]_i_1\,
      Q => PixRepeatCount_reg(7),
      R => I146
    );
\PixRepeatCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_7_PixRepeatCount_reg[8]_i_1\,
      Q => PixRepeatCount_reg(8),
      R => I146
    );
\PixRepeatCount_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_PixRepeatCount_reg[4]_i_1\,
      CO(3) => \n_0_PixRepeatCount_reg[8]_i_1\,
      CO(2) => \n_1_PixRepeatCount_reg[8]_i_1\,
      CO(1) => \n_2_PixRepeatCount_reg[8]_i_1\,
      CO(0) => \n_3_PixRepeatCount_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_PixRepeatCount_reg[8]_i_1\,
      O(2) => \n_5_PixRepeatCount_reg[8]_i_1\,
      O(1) => \n_6_PixRepeatCount_reg[8]_i_1\,
      O(0) => \n_7_PixRepeatCount_reg[8]_i_1\,
      S(3) => \n_0_PixRepeatCount[8]_i_2\,
      S(2) => \n_0_PixRepeatCount[8]_i_3\,
      S(1) => \n_0_PixRepeatCount[8]_i_4\,
      S(0) => \n_0_PixRepeatCount[8]_i_5\
    );
\PixRepeatCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I147,
      D => \n_6_PixRepeatCount_reg[8]_i_1\,
      Q => PixRepeatCount_reg(9),
      R => I146
    );
\RLDataAddrPreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I103(0),
      D => \n_0_RLDataAddr_reg[0]\,
      Q => RLDataAddrPreset(0),
      R => I102(0)
    );
\RLDataAddrPreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I103(0),
      D => RLDataAddr(1),
      Q => RLDataAddrPreset(1),
      R => I102(0)
    );
\RLDataAddrPreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I103(0),
      D => RLDataAddr(2),
      Q => RLDataAddrPreset(2),
      R => I102(0)
    );
\RLDataAddrPreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I103(0),
      D => RLDataAddr(3),
      Q => RLDataAddrPreset(3),
      R => I102(0)
    );
\RLDataAddrPreset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I103(0),
      D => RLDataAddr(4),
      Q => RLDataAddrPreset(4),
      R => I102(0)
    );
\RLDataAddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A33"
    )
    port map (
      I0 => RLDataAddrPreset(0),
      I1 => \n_0_RLDataAddr_reg[0]\,
      I2 => \^o58\,
      I3 => \^o39\(0),
      O => \n_0_RLDataAddr[0]_i_1\
    );
\RLDataAddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404FEFEFEFE04040"
    )
    port map (
      I0 => \^o58\,
      I1 => RLDataAddrPreset(1),
      I2 => \^o39\(0),
      I3 => \^o41\(0),
      I4 => \n_0_RLDataAddr_reg[0]\,
      I5 => RLDataAddr(1),
      O => \n_0_RLDataAddr[1]_i_1\
    );
\RLDataAddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBB888BBBB8888"
    )
    port map (
      I0 => \n_0_RLDataAddr[2]_i_2\,
      I1 => \^o39\(0),
      I2 => \n_0_RLDataAddr_reg[0]\,
      I3 => \^o41\(0),
      I4 => RLDataAddr(2),
      I5 => RLDataAddr(1),
      O => \n_0_RLDataAddr[2]_i_1\
    );
\RLDataAddr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
    port map (
      I0 => RLDataAddr(2),
      I1 => \n_0_RLDataAddr_reg[0]\,
      I2 => RLDataAddr(1),
      I3 => \^o58\,
      I4 => RLDataAddrPreset(2),
      O => \n_0_RLDataAddr[2]_i_2\
    );
\RLDataAddr[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => PixRepeatCount_reg(12),
      I1 => RLWidthMinus1(12),
      O => \n_0_RLDataAddr[2]_i_5\
    );
\RLDataAddr[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => PixRepeatCount_reg(11),
      I1 => RLWidthMinus1(11),
      I2 => PixRepeatCount_reg(9),
      I3 => RLWidthMinus1(9),
      I4 => RLWidthMinus1(10),
      I5 => PixRepeatCount_reg(10),
      O => \n_0_RLDataAddr[2]_i_6\
    );
\RLDataAddr[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => PixRepeatCount_reg(7),
      I1 => RLWidthMinus1(7),
      I2 => PixRepeatCount_reg(8),
      I3 => RLWidthMinus1(8),
      I4 => RLWidthMinus1(6),
      I5 => PixRepeatCount_reg(6),
      O => \n_0_RLDataAddr[2]_i_7\
    );
\RLDataAddr[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => PixRepeatCount_reg(5),
      I1 => RLWidthMinus1(5),
      I2 => PixRepeatCount_reg(3),
      I3 => RLWidthMinus1(3),
      I4 => RLWidthMinus1(4),
      I5 => PixRepeatCount_reg(4),
      O => \n_0_RLDataAddr[2]_i_8\
    );
\RLDataAddr[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => PixRepeatCount_reg(0),
      I1 => RLWidthMinus1(0),
      I2 => PixRepeatCount_reg(1),
      I3 => RLWidthMinus1(1),
      I4 => RLWidthMinus1(2),
      I5 => PixRepeatCount_reg(2),
      O => \n_0_RLDataAddr[2]_i_9\
    );
\RLDataAddr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_RLDataAddr_reg[0]\,
      I1 => \^o41\(0),
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(3),
      O => \n_0_RLDataAddr[3]_i_2\
    );
\RLDataAddr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
    port map (
      I0 => \n_0_RLDataAddr_reg[0]\,
      I1 => RLDataAddr(1),
      I2 => RLDataAddr(2),
      I3 => RLDataAddr(3),
      I4 => \^o58\,
      I5 => RLDataAddrPreset(3),
      O => \n_0_RLDataAddr[3]_i_3\
    );
\RLDataAddr[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \HCount_reg__0\(12),
      I1 => LastPixel(12),
      O => \n_0_RLDataAddr[4]_i_10\
    );
\RLDataAddr[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => LastPixel(10),
      I1 => \HCount_reg__0\(10),
      I2 => \HCount_reg__0\(11),
      I3 => LastPixel(11),
      I4 => \HCount_reg__0\(9),
      I5 => LastPixel(9),
      O => \n_0_RLDataAddr[4]_i_11\
    );
\RLDataAddr[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o48\(5),
      I1 => LastPixel(8),
      I2 => \^o48\(3),
      I3 => LastPixel(6),
      I4 => LastPixel(7),
      I5 => \^o48\(4),
      O => \n_0_RLDataAddr[4]_i_12\
    );
\RLDataAddr[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \HCount_reg__0\(4),
      I1 => LastPixel(4),
      I2 => \HCount_reg__0\(5),
      I3 => LastPixel(5),
      I4 => LastPixel(3),
      I5 => \HCount_reg__0\(3),
      O => \n_0_RLDataAddr[4]_i_13\
    );
\RLDataAddr[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => LastPixel(2),
      I1 => \^o48\(2),
      I2 => \^o48\(0),
      I3 => LastPixel(0),
      I4 => \^o48\(1),
      I5 => LastPixel(1),
      O => \n_0_RLDataAddr[4]_i_14\
    );
\RLDataAddr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_RLDataAddr[4]_i_3\,
      I1 => \^o58\,
      I2 => RLDataAddrPreset(4),
      I3 => \^o39\(0),
      I4 => \n_0_RLDataAddr[4]_i_6\,
      O => \n_0_RLDataAddr[4]_i_2\
    );
\RLDataAddr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => RLDataAddr(4),
      I1 => \n_0_RLDataAddr_reg[0]\,
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(2),
      I4 => RLDataAddr(3),
      O => \n_0_RLDataAddr[4]_i_3\
    );
\RLDataAddr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_RLDataAddr[4]_i_7\,
      I1 => LineRepeatCount(8),
      I2 => \n_0_RLDataAddr[4]_i_8\,
      O => \^o58\
    );
\RLDataAddr[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0F0"
    )
    port map (
      I0 => \n_0_RLDataAddr_reg[0]\,
      I1 => \^o41\(0),
      I2 => RLDataAddr(4),
      I3 => RLDataAddr(1),
      I4 => RLDataAddr(2),
      I5 => RLDataAddr(3),
      O => \n_0_RLDataAddr[4]_i_6\
    );
\RLDataAddr[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => LineRepeatCount(12),
      I1 => LineRepeatCount(6),
      I2 => LineRepeatCount(4),
      I3 => LineRepeatCount(0),
      I4 => LineRepeatCount(5),
      I5 => LineRepeatCount(2),
      O => \n_0_RLDataAddr[4]_i_7\
    );
\RLDataAddr[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => LineRepeatCount(10),
      I1 => LineRepeatCount(9),
      I2 => LineRepeatCount(7),
      I3 => LineRepeatCount(1),
      I4 => LineRepeatCount(11),
      I5 => LineRepeatCount(3),
      O => \n_0_RLDataAddr[4]_i_8\
    );
\RLDataAddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_RLDataAddr[0]_i_1\,
      Q => \n_0_RLDataAddr_reg[0]\,
      R => I100(0)
    );
\RLDataAddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_RLDataAddr[1]_i_1\,
      Q => RLDataAddr(1),
      R => I100(0)
    );
\RLDataAddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_RLDataAddr[2]_i_1\,
      Q => RLDataAddr(2),
      R => I100(0)
    );
\RLDataAddr_reg[2]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RLDataAddr_reg[2]_i_4\,
      CO(3 downto 1) => \NLW_RLDataAddr_reg[2]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^o41\(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RLDataAddr_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_RLDataAddr[2]_i_5\
    );
\RLDataAddr_reg[2]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RLDataAddr_reg[2]_i_4\,
      CO(2) => \n_1_RLDataAddr_reg[2]_i_4\,
      CO(1) => \n_2_RLDataAddr_reg[2]_i_4\,
      CO(0) => \n_3_RLDataAddr_reg[2]_i_4\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RLDataAddr_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_RLDataAddr[2]_i_6\,
      S(2) => \n_0_RLDataAddr[2]_i_7\,
      S(1) => \n_0_RLDataAddr[2]_i_8\,
      S(0) => \n_0_RLDataAddr[2]_i_9\
    );
\RLDataAddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_RLDataAddr_reg[3]_i_1\,
      Q => RLDataAddr(3),
      R => I100(0)
    );
\RLDataAddr_reg[3]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_RLDataAddr[3]_i_2\,
      I1 => \n_0_RLDataAddr[3]_i_3\,
      O => \n_0_RLDataAddr_reg[3]_i_1\,
      S => \^o39\(0)
    );
\RLDataAddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_RLDataAddr[4]_i_2\,
      Q => RLDataAddr(4),
      R => I100(0)
    );
\RLDataAddr_reg[4]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RLDataAddr_reg[4]_i_9\,
      CO(3 downto 1) => \NLW_RLDataAddr_reg[4]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^o39\(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RLDataAddr_reg[4]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_RLDataAddr[4]_i_10\
    );
\RLDataAddr_reg[4]_i_9\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RLDataAddr_reg[4]_i_9\,
      CO(2) => \n_1_RLDataAddr_reg[4]_i_9\,
      CO(1) => \n_2_RLDataAddr_reg[4]_i_9\,
      CO(0) => \n_3_RLDataAddr_reg[4]_i_9\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RLDataAddr_reg[4]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_RLDataAddr[4]_i_11\,
      S(2) => \n_0_RLDataAddr[4]_i_12\,
      S(1) => \n_0_RLDataAddr[4]_i_13\,
      S(0) => \n_0_RLDataAddr[4]_i_14\
    );
\RLWidthMinus1[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(11),
      O => \n_0_RLWidthMinus1[11]_i_2\
    );
\RLWidthMinus1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(10),
      O => \n_0_RLWidthMinus1[11]_i_3\
    );
\RLWidthMinus1[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(9),
      O => \n_0_RLWidthMinus1[11]_i_4\
    );
\RLWidthMinus1[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(8),
      O => \n_0_RLWidthMinus1[11]_i_5\
    );
\RLWidthMinus1[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(12),
      O => \n_0_RLWidthMinus1[12]_i_3\
    );
\RLWidthMinus1[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(3),
      O => \n_0_RLWidthMinus1[3]_i_2\
    );
\RLWidthMinus1[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(2),
      O => \n_0_RLWidthMinus1[3]_i_3\
    );
\RLWidthMinus1[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(1),
      O => \n_0_RLWidthMinus1[3]_i_4\
    );
\RLWidthMinus1[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(0),
      O => \n_0_RLWidthMinus1[3]_i_5\
    );
\RLWidthMinus1[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(7),
      O => \n_0_RLWidthMinus1[7]_i_2\
    );
\RLWidthMinus1[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(6),
      O => \n_0_RLWidthMinus1[7]_i_3\
    );
\RLWidthMinus1[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(5),
      O => \n_0_RLWidthMinus1[7]_i_4\
    );
\RLWidthMinus1[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RLWidth(4),
      O => \n_0_RLWidthMinus1[7]_i_5\
    );
\RLWidthMinus1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_7_RLWidthMinus1_reg[3]_i_1\,
      Q => RLWidthMinus1(0),
      R => \<const0>\
    );
\RLWidthMinus1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_5_RLWidthMinus1_reg[11]_i_1\,
      Q => RLWidthMinus1(10),
      R => \<const0>\
    );
\RLWidthMinus1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_4_RLWidthMinus1_reg[11]_i_1\,
      Q => RLWidthMinus1(11),
      R => \<const0>\
    );
\RLWidthMinus1_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RLWidthMinus1_reg[7]_i_1\,
      CO(3) => \n_0_RLWidthMinus1_reg[11]_i_1\,
      CO(2) => \n_1_RLWidthMinus1_reg[11]_i_1\,
      CO(1) => \n_2_RLWidthMinus1_reg[11]_i_1\,
      CO(0) => \n_3_RLWidthMinus1_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RLWidth(11 downto 8),
      O(3) => \n_4_RLWidthMinus1_reg[11]_i_1\,
      O(2) => \n_5_RLWidthMinus1_reg[11]_i_1\,
      O(1) => \n_6_RLWidthMinus1_reg[11]_i_1\,
      O(0) => \n_7_RLWidthMinus1_reg[11]_i_1\,
      S(3) => \n_0_RLWidthMinus1[11]_i_2\,
      S(2) => \n_0_RLWidthMinus1[11]_i_3\,
      S(1) => \n_0_RLWidthMinus1[11]_i_4\,
      S(0) => \n_0_RLWidthMinus1[11]_i_5\
    );
\RLWidthMinus1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_7_RLWidthMinus1_reg[12]_i_2\,
      Q => RLWidthMinus1(12),
      R => \<const0>\
    );
\RLWidthMinus1_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RLWidthMinus1_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_RLWidthMinus1_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_RLWidthMinus1_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_RLWidthMinus1_reg[12]_i_2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_RLWidthMinus1[12]_i_3\
    );
\RLWidthMinus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_6_RLWidthMinus1_reg[3]_i_1\,
      Q => RLWidthMinus1(1),
      R => \<const0>\
    );
\RLWidthMinus1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_5_RLWidthMinus1_reg[3]_i_1\,
      Q => RLWidthMinus1(2),
      R => \<const0>\
    );
\RLWidthMinus1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_4_RLWidthMinus1_reg[3]_i_1\,
      Q => RLWidthMinus1(3),
      R => \<const0>\
    );
\RLWidthMinus1_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RLWidthMinus1_reg[3]_i_1\,
      CO(2) => \n_1_RLWidthMinus1_reg[3]_i_1\,
      CO(1) => \n_2_RLWidthMinus1_reg[3]_i_1\,
      CO(0) => \n_3_RLWidthMinus1_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RLWidth(3 downto 0),
      O(3) => \n_4_RLWidthMinus1_reg[3]_i_1\,
      O(2) => \n_5_RLWidthMinus1_reg[3]_i_1\,
      O(1) => \n_6_RLWidthMinus1_reg[3]_i_1\,
      O(0) => \n_7_RLWidthMinus1_reg[3]_i_1\,
      S(3) => \n_0_RLWidthMinus1[3]_i_2\,
      S(2) => \n_0_RLWidthMinus1[3]_i_3\,
      S(1) => \n_0_RLWidthMinus1[3]_i_4\,
      S(0) => \n_0_RLWidthMinus1[3]_i_5\
    );
\RLWidthMinus1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_7_RLWidthMinus1_reg[7]_i_1\,
      Q => RLWidthMinus1(4),
      R => \<const0>\
    );
\RLWidthMinus1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_6_RLWidthMinus1_reg[7]_i_1\,
      Q => RLWidthMinus1(5),
      R => \<const0>\
    );
\RLWidthMinus1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_5_RLWidthMinus1_reg[7]_i_1\,
      Q => RLWidthMinus1(6),
      R => \<const0>\
    );
\RLWidthMinus1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_4_RLWidthMinus1_reg[7]_i_1\,
      Q => RLWidthMinus1(7),
      R => \<const0>\
    );
\RLWidthMinus1_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RLWidthMinus1_reg[3]_i_1\,
      CO(3) => \n_0_RLWidthMinus1_reg[7]_i_1\,
      CO(2) => \n_1_RLWidthMinus1_reg[7]_i_1\,
      CO(1) => \n_2_RLWidthMinus1_reg[7]_i_1\,
      CO(0) => \n_3_RLWidthMinus1_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RLWidth(7 downto 4),
      O(3) => \n_4_RLWidthMinus1_reg[7]_i_1\,
      O(2) => \n_5_RLWidthMinus1_reg[7]_i_1\,
      O(1) => \n_6_RLWidthMinus1_reg[7]_i_1\,
      O(0) => \n_7_RLWidthMinus1_reg[7]_i_1\,
      S(3) => \n_0_RLWidthMinus1[7]_i_2\,
      S(2) => \n_0_RLWidthMinus1[7]_i_3\,
      S(1) => \n_0_RLWidthMinus1[7]_i_4\,
      S(0) => \n_0_RLWidthMinus1[7]_i_5\
    );
\RLWidthMinus1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_7_RLWidthMinus1_reg[11]_i_1\,
      Q => RLWidthMinus1(8),
      R => \<const0>\
    );
\RLWidthMinus1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I101(0),
      D => \n_6_RLWidthMinus1_reg[11]_i_1\,
      Q => RLWidthMinus1(9),
      R => \<const0>\
    );
\RLWidth[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(0),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[0]_i_1\
    );
\RLWidth[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(10),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[10]_i_1\
    );
\RLWidth[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(11),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[11]_i_1\
    );
\RLWidth[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(12),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[12]_i_1\
    );
\RLWidth[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(1),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[1]_i_1\
    );
\RLWidth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(2),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[2]_i_1\
    );
\RLWidth[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(3),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[3]_i_1\
    );
\RLWidth[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(4),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[4]_i_1\
    );
\RLWidth[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(5),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[5]_i_1\
    );
\RLWidth[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(6),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[6]_i_1\
    );
\RLWidth[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(7),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[7]_i_1\
    );
\RLWidth[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(8),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[8]_i_1\
    );
\RLWidth[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => RLWidth(9),
      I1 => I1,
      I2 => resetn,
      I3 => \^o11\,
      O => \n_0_RLWidth[9]_i_1\
    );
\RLWidth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[0]_i_1\,
      Q => RLWidth(0),
      R => \<const0>\
    );
\RLWidth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[10]_i_1\,
      Q => RLWidth(10),
      R => \<const0>\
    );
\RLWidth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[11]_i_1\,
      Q => RLWidth(11),
      R => \<const0>\
    );
\RLWidth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[12]_i_1\,
      Q => RLWidth(12),
      R => \<const0>\
    );
\RLWidth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[1]_i_1\,
      Q => RLWidth(1),
      R => \<const0>\
    );
\RLWidth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[2]_i_1\,
      Q => RLWidth(2),
      R => \<const0>\
    );
\RLWidth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[3]_i_1\,
      Q => RLWidth(3),
      R => \<const0>\
    );
\RLWidth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[4]_i_1\,
      Q => RLWidth(4),
      R => \<const0>\
    );
\RLWidth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[5]_i_1\,
      Q => RLWidth(5),
      R => \<const0>\
    );
\RLWidth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[6]_i_1\,
      Q => RLWidth(6),
      R => \<const0>\
    );
\RLWidth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[7]_i_1\,
      Q => RLWidth(7),
      R => \<const0>\
    );
\RLWidth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[8]_i_1\,
      Q => RLWidth(8),
      R => \<const0>\
    );
\RLWidth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_RLWidth[9]_i_1\,
      Q => RLWidth(9),
      R => \<const0>\
    );
\RampStart[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(3),
      I1 => I68,
      O => \n_0_RampStart[3]_i_2\
    );
\RampStart[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(2),
      I1 => I69,
      O => \n_0_RampStart[3]_i_3\
    );
\RampStart[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(1),
      I1 => I70,
      O => \n_0_RampStart[3]_i_4\
    );
\RampStart[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(0),
      I1 => I71,
      O => \n_0_RampStart[3]_i_5\
    );
\RampStart[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => I65,
      O => \n_0_RampStart[7]_i_2\
    );
\RampStart[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(6),
      I1 => I64,
      O => \n_0_RampStart[7]_i_3\
    );
\RampStart[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(5),
      I1 => I66,
      O => \n_0_RampStart[7]_i_4\
    );
\RampStart[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \RampStart_reg__0\(4),
      I1 => I67,
      O => \n_0_RampStart[7]_i_5\
    );
\RampStart[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(2),
      O => \n_0_RampStart[9]_i_3\
    );
\RampStart[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(1),
      O => \n_0_RampStart[9]_i_4\
    );
\RampStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(0),
      Q => \RampStart_reg__0\(0),
      R => I148(0)
    );
\RampStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(1),
      Q => \RampStart_reg__0\(1),
      R => I148(0)
    );
\RampStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(2),
      Q => \RampStart_reg__0\(2),
      R => I148(0)
    );
\RampStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(3),
      Q => \RampStart_reg__0\(3),
      R => I148(0)
    );
\RampStart_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RampStart_reg[3]_i_1\,
      CO(2) => \n_1_RampStart_reg[3]_i_1\,
      CO(1) => \n_2_RampStart_reg[3]_i_1\,
      CO(0) => \n_3_RampStart_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \RampStart_reg__0\(3 downto 0),
      O(3 downto 0) => \plusOp__7\(3 downto 0),
      S(3) => \n_0_RampStart[3]_i_2\,
      S(2) => \n_0_RampStart[3]_i_3\,
      S(1) => \n_0_RampStart[3]_i_4\,
      S(0) => \n_0_RampStart[3]_i_5\
    );
\RampStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(4),
      Q => \RampStart_reg__0\(4),
      R => I148(0)
    );
\RampStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(5),
      Q => \RampStart_reg__0\(5),
      R => I148(0)
    );
\RampStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(6),
      Q => \RampStart_reg__0\(6),
      R => I148(0)
    );
\RampStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(7),
      Q => \^q\(0),
      R => I148(0)
    );
\RampStart_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RampStart_reg[3]_i_1\,
      CO(3) => \n_0_RampStart_reg[7]_i_1\,
      CO(2) => \n_1_RampStart_reg[7]_i_1\,
      CO(1) => \n_2_RampStart_reg[7]_i_1\,
      CO(0) => \n_3_RampStart_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^q\(0),
      DI(2 downto 0) => \RampStart_reg__0\(6 downto 4),
      O(3 downto 0) => \plusOp__7\(7 downto 4),
      S(3) => \n_0_RampStart[7]_i_2\,
      S(2) => \n_0_RampStart[7]_i_3\,
      S(1) => \n_0_RampStart[7]_i_4\,
      S(0) => \n_0_RampStart[7]_i_5\
    );
\RampStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(8),
      Q => \^q\(1),
      R => I148(0)
    );
\RampStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I99(0),
      D => \plusOp__7\(9),
      Q => \^q\(2),
      R => I148(0)
    );
\RampStart_reg[9]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RampStart_reg[7]_i_1\,
      CO(3 downto 1) => \NLW_RampStart_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_RampStart_reg[9]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_RampStart_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \plusOp__7\(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_RampStart[9]_i_3\,
      S(0) => \n_0_RampStart[9]_i_4\
    );
\RandPRNG2Blue_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_4_PRNG2,
      Q => RandPRNG2Blue(0),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_5_PRNG2,
      Q => RandPRNG2Blue(1),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_19_PRNG2,
      Q => RandPRNG2Blue(2),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_14_PRNG2,
      Q => RandPRNG2Blue(3),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_9_PRNG2,
      Q => RandPRNG2Blue(4),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_16_PRNG2,
      Q => RandPRNG2Blue(5),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_3_PRNG2,
      Q => RandPRNG2Blue(6),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_21_PRNG2,
      Q => RandPRNG2Blue(7),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_21_PRNG2,
      Q => RandPRNG2Blue(8),
      R => \<const0>\
    );
\RandPRNG2Blue_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_21_PRNG2,
      Q => RandPRNG2Blue(9),
      R => \<const0>\
    );
\RandPRNG2Green_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_0_PRNG2,
      Q => RandPRNG2Green(0),
      R => \<const0>\
    );
\RandPRNG2Green_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_12_PRNG2,
      Q => RandPRNG2Green(1),
      R => \<const0>\
    );
\RandPRNG2Green_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_1_PRNG2,
      Q => RandPRNG2Green(2),
      R => \<const0>\
    );
\RandPRNG2Green_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_18_PRNG2,
      Q => RandPRNG2Green(3),
      R => \<const0>\
    );
\RandPRNG2Green_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_8_PRNG2,
      Q => RandPRNG2Green(4),
      R => \<const0>\
    );
\RandPRNG2Green_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_13_PRNG2,
      Q => RandPRNG2Green(5),
      R => \<const0>\
    );
\RandPRNG2Green_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_7_PRNG2,
      Q => RandPRNG2Green(6),
      R => \<const0>\
    );
\RandPRNG2Green_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_10_PRNG2,
      Q => RandPRNG2Green(7),
      R => \<const0>\
    );
\RandPRNG2Green_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_10_PRNG2,
      Q => RandPRNG2Green(8),
      R => \<const0>\
    );
\RandPRNG2Green_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_10_PRNG2,
      Q => RandPRNG2Green(9),
      R => \<const0>\
    );
\RandPRNG2Red_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_11_PRNG2,
      Q => RandPRNG2Red(0),
      R => \<const0>\
    );
\RandPRNG2Red_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_20_PRNG2,
      Q => RandPRNG2Red(1),
      R => \<const0>\
    );
\RandPRNG2Red_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_6_PRNG2,
      Q => RandPRNG2Red(2),
      R => \<const0>\
    );
\RandPRNG2Red_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_15_PRNG2,
      Q => RandPRNG2Red(3),
      R => \<const0>\
    );
\RandPRNG2Red_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_22_PRNG2,
      Q => RandPRNG2Red(4),
      R => \<const0>\
    );
\RandPRNG2Red_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_23_PRNG2,
      Q => RandPRNG2Red(5),
      R => \<const0>\
    );
\RandPRNG2Red_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_2_PRNG2,
      Q => RandPRNG2Red(6),
      R => \<const0>\
    );
\RandPRNG2Red_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_17_PRNG2,
      Q => RandPRNG2Red(7),
      R => \<const0>\
    );
\RandPRNG2Red_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_17_PRNG2,
      Q => RandPRNG2Red(8),
      R => \<const0>\
    );
\RandPRNG2Red_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_17_PRNG2,
      Q => RandPRNG2Red(9),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_4_PRNG4,
      Q => RandPRNG4Blue(0),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_5_PRNG4,
      Q => RandPRNG4Blue(1),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_19_PRNG4,
      Q => RandPRNG4Blue(2),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_14_PRNG4,
      Q => RandPRNG4Blue(3),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_9_PRNG4,
      Q => RandPRNG4Blue(4),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_16_PRNG4,
      Q => RandPRNG4Blue(5),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_3_PRNG4,
      Q => RandPRNG4Blue(6),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_21_PRNG4,
      Q => RandPRNG4Blue(7),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_21_PRNG4,
      Q => RandPRNG4Blue(8),
      R => \<const0>\
    );
\RandPRNG4Blue_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_21_PRNG4,
      Q => RandPRNG4Blue(9),
      R => \<const0>\
    );
\RandPRNG4Green_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_0_PRNG4,
      Q => RandPRNG4Green(0),
      R => \<const0>\
    );
\RandPRNG4Green_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_12_PRNG4,
      Q => RandPRNG4Green(1),
      R => \<const0>\
    );
\RandPRNG4Green_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_1_PRNG4,
      Q => RandPRNG4Green(2),
      R => \<const0>\
    );
\RandPRNG4Green_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_18_PRNG4,
      Q => RandPRNG4Green(3),
      R => \<const0>\
    );
\RandPRNG4Green_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_8_PRNG4,
      Q => RandPRNG4Green(4),
      R => \<const0>\
    );
\RandPRNG4Green_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_13_PRNG4,
      Q => RandPRNG4Green(5),
      R => \<const0>\
    );
\RandPRNG4Green_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_7_PRNG4,
      Q => RandPRNG4Green(6),
      R => \<const0>\
    );
\RandPRNG4Green_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_10_PRNG4,
      Q => RandPRNG4Green(7),
      R => \<const0>\
    );
\RandPRNG4Green_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_10_PRNG4,
      Q => RandPRNG4Green(8),
      R => \<const0>\
    );
\RandPRNG4Green_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_10_PRNG4,
      Q => RandPRNG4Green(9),
      R => \<const0>\
    );
\RandPRNG4Red_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_11_PRNG4,
      Q => RandPRNG4Red(0),
      R => \<const0>\
    );
\RandPRNG4Red_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_20_PRNG4,
      Q => RandPRNG4Red(1),
      R => \<const0>\
    );
\RandPRNG4Red_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_6_PRNG4,
      Q => RandPRNG4Red(2),
      R => \<const0>\
    );
\RandPRNG4Red_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_15_PRNG4,
      Q => RandPRNG4Red(3),
      R => \<const0>\
    );
\RandPRNG4Red_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_22_PRNG4,
      Q => RandPRNG4Red(4),
      R => \<const0>\
    );
\RandPRNG4Red_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_23_PRNG4,
      Q => RandPRNG4Red(5),
      R => \<const0>\
    );
\RandPRNG4Red_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_2_PRNG4,
      Q => RandPRNG4Red(6),
      R => \<const0>\
    );
\RandPRNG4Red_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_17_PRNG4,
      Q => RandPRNG4Red(7),
      R => \<const0>\
    );
\RandPRNG4Red_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_17_PRNG4,
      Q => RandPRNG4Red(8),
      R => \<const0>\
    );
\RandPRNG4Red_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_17_PRNG4,
      Q => RandPRNG4Red(9),
      R => \<const0>\
    );
RedNoise_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(4),
      I1 => RandPRNG4Red(4),
      O => n_0_RedNoise_reg_i_10
    );
RedNoise_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(3),
      I1 => RandPRNG4Red(3),
      O => n_0_RedNoise_reg_i_11
    );
RedNoise_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(2),
      I1 => RandPRNG4Red(2),
      O => n_0_RedNoise_reg_i_12
    );
RedNoise_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(1),
      I1 => RandPRNG4Red(1),
      O => n_0_RedNoise_reg_i_13
    );
RedNoise_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(0),
      I1 => RandPRNG4Red(0),
      O => n_0_RedNoise_reg_i_14
    );
RedNoise_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_RedNoise_reg_i_3,
      CO(3 downto 1) => NLW_RedNoise_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => n_3_RedNoise_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => RandPRNG2Red(8),
      O(3 downto 2) => NLW_RedNoise_reg_i_2_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => A(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => n_0_RedNoise_reg_i_5,
      S(0) => n_0_RedNoise_reg_i_6
    );
RedNoise_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_RedNoise_reg_i_4,
      CO(3) => n_0_RedNoise_reg_i_3,
      CO(2) => n_1_RedNoise_reg_i_3,
      CO(1) => n_2_RedNoise_reg_i_3,
      CO(0) => n_3_RedNoise_reg_i_3,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RandPRNG2Red(7 downto 4),
      O(3 downto 0) => A(7 downto 4),
      S(3) => n_0_RedNoise_reg_i_7,
      S(2) => n_0_RedNoise_reg_i_8,
      S(1) => n_0_RedNoise_reg_i_9,
      S(0) => n_0_RedNoise_reg_i_10
    );
RedNoise_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_RedNoise_reg_i_4,
      CO(2) => n_1_RedNoise_reg_i_4,
      CO(1) => n_2_RedNoise_reg_i_4,
      CO(0) => n_3_RedNoise_reg_i_4,
      CYINIT => \<const0>\,
      DI(3 downto 0) => RandPRNG2Red(3 downto 0),
      O(3 downto 0) => A(3 downto 0),
      S(3) => n_0_RedNoise_reg_i_11,
      S(2) => n_0_RedNoise_reg_i_12,
      S(1) => n_0_RedNoise_reg_i_13,
      S(0) => n_0_RedNoise_reg_i_14
    );
RedNoise_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(9),
      I1 => RandPRNG4Red(9),
      O => n_0_RedNoise_reg_i_5
    );
RedNoise_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(8),
      I1 => RandPRNG4Red(8),
      O => n_0_RedNoise_reg_i_6
    );
RedNoise_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(7),
      I1 => RandPRNG4Red(7),
      O => n_0_RedNoise_reg_i_7
    );
RedNoise_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(6),
      I1 => RandPRNG4Red(6),
      O => n_0_RedNoise_reg_i_8
    );
RedNoise_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RandPRNG2Red(5),
      I1 => RandPRNG4Red(5),
      O => n_0_RedNoise_reg_i_9
    );
RegisterRLHeight_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I30,
      Q => \^o10\,
      R => \<const0>\
    );
RegisterRLWidth_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I32,
      Q => \^o11\,
      R => \<const0>\
    );
\StuckPixelB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(31),
      Q => StuckPixelB(0),
      R => \<const0>\
    );
\StuckPixelB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(26),
      Q => StuckPixelB(1),
      R => \<const0>\
    );
\StuckPixelB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(13),
      Q => StuckPixelB(2),
      R => \<const0>\
    );
\StuckPixelB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(29),
      Q => StuckPixelB(3),
      R => \<const0>\
    );
\StuckPixelB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(21),
      Q => StuckPixelB(4),
      R => \<const0>\
    );
\StuckPixelB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(2),
      Q => StuckPixelB(5),
      R => \<const0>\
    );
\StuckPixelG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(7),
      Q => StuckPixelG(0),
      R => \<const0>\
    );
\StuckPixelG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(1),
      Q => StuckPixelG(1),
      R => \<const0>\
    );
\StuckPixelG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(32),
      Q => StuckPixelG(2),
      R => \<const0>\
    );
\StuckPixelG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(28),
      Q => StuckPixelG(3),
      R => \<const0>\
    );
\StuckPixelG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(27),
      Q => StuckPixelG(4),
      R => \<const0>\
    );
\StuckPixelG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(20),
      Q => StuckPixelG(5),
      R => \<const0>\
    );
\StuckPixelR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(14),
      Q => StuckPixelR(0),
      R => \<const0>\
    );
\StuckPixelR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(4),
      Q => StuckPixelR(1),
      R => \<const0>\
    );
\StuckPixelR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(30),
      Q => StuckPixelR(2),
      R => \<const0>\
    );
\StuckPixelR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(24),
      Q => StuckPixelR(3),
      R => \<const0>\
    );
\StuckPixelR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(6),
      Q => StuckPixelR(4),
      R => \<const0>\
    );
\StuckPixelR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => PRNG1Out(11),
      Q => StuckPixelR(5),
      R => \<const0>\
    );
\TartanBarHeight_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(0),
      Q => TartanBarHeight(0),
      R => sclr
    );
\TartanBarHeight_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(1),
      Q => TartanBarHeight(1),
      R => sclr
    );
\TartanBarHeight_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(2),
      Q => TartanBarHeight(2),
      R => sclr
    );
\TartanBarHeight_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(3),
      Q => TartanBarHeight(3),
      R => sclr
    );
\TartanBarHeight_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(4),
      Q => TartanBarHeight(4),
      R => sclr
    );
\TartanBarHeight_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(5),
      Q => TartanBarHeight(5),
      R => sclr
    );
\TartanBarHeight_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(6),
      Q => TartanBarHeight(6),
      R => sclr
    );
\TartanBarHeight_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(7),
      Q => TartanBarHeight(7),
      R => sclr
    );
\TartanBarHeight_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(8),
      Q => TartanBarHeight(8),
      R => sclr
    );
\TartanBarHeight_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I139(9),
      Q => TartanBarHeight(9),
      R => sclr
    );
\TartanBarVCount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(0),
      O => \plusOp__6\(0)
    );
\TartanBarVCount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(0),
      I1 => \TartanBarVCount_reg__0\(1),
      O => \plusOp__6\(1)
    );
\TartanBarVCount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(2),
      I1 => \TartanBarVCount_reg__0\(0),
      I2 => \TartanBarVCount_reg__0\(1),
      O => \plusOp__6\(2)
    );
\TartanBarVCount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(3),
      I1 => \TartanBarVCount_reg__0\(1),
      I2 => \TartanBarVCount_reg__0\(0),
      I3 => \TartanBarVCount_reg__0\(2),
      O => \plusOp__6\(3)
    );
\TartanBarVCount[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(4),
      I1 => \TartanBarVCount_reg__0\(2),
      I2 => \TartanBarVCount_reg__0\(0),
      I3 => \TartanBarVCount_reg__0\(1),
      I4 => \TartanBarVCount_reg__0\(3),
      O => \plusOp__6\(4)
    );
\TartanBarVCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(5),
      I1 => \TartanBarVCount_reg__0\(4),
      I2 => \TartanBarVCount_reg__0\(2),
      I3 => \TartanBarVCount_reg__0\(0),
      I4 => \TartanBarVCount_reg__0\(1),
      I5 => \TartanBarVCount_reg__0\(3),
      O => \n_0_TartanBarVCount[5]_i_1\
    );
\TartanBarVCount[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(6),
      I1 => \TartanBarVCount_reg__0\(5),
      I2 => \n_0_TartanBarVCount[8]_i_3\,
      O => \n_0_TartanBarVCount[6]_i_1\
    );
\TartanBarVCount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(7),
      I1 => \n_0_TartanBarVCount[8]_i_3\,
      I2 => \TartanBarVCount_reg__0\(5),
      I3 => \TartanBarVCount_reg__0\(6),
      O => \plusOp__6\(7)
    );
\TartanBarVCount[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(8),
      I1 => \TartanBarVCount_reg__0\(6),
      I2 => \TartanBarVCount_reg__0\(5),
      I3 => \n_0_TartanBarVCount[8]_i_3\,
      I4 => \TartanBarVCount_reg__0\(7),
      O => \plusOp__6\(8)
    );
\TartanBarVCount[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(3),
      I1 => \TartanBarVCount_reg__0\(1),
      I2 => \TartanBarVCount_reg__0\(0),
      I3 => \TartanBarVCount_reg__0\(2),
      I4 => \TartanBarVCount_reg__0\(4),
      O => \n_0_TartanBarVCount[8]_i_3\
    );
\TartanBarVCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(0),
      Q => \TartanBarVCount_reg__0\(0),
      R => I106(0)
    );
\TartanBarVCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(1),
      Q => \TartanBarVCount_reg__0\(1),
      R => I106(0)
    );
\TartanBarVCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(2),
      Q => \TartanBarVCount_reg__0\(2),
      R => I106(0)
    );
\TartanBarVCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(3),
      Q => \TartanBarVCount_reg__0\(3),
      R => I106(0)
    );
\TartanBarVCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(4),
      Q => \TartanBarVCount_reg__0\(4),
      R => I106(0)
    );
\TartanBarVCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_0_TartanBarVCount[5]_i_1\,
      Q => \TartanBarVCount_reg__0\(5),
      R => I106(0)
    );
\TartanBarVCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_0_TartanBarVCount[6]_i_1\,
      Q => \TartanBarVCount_reg__0\(6),
      R => I106(0)
    );
\TartanBarVCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(7),
      Q => \TartanBarVCount_reg__0\(7),
      R => I106(0)
    );
\TartanBarVCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \plusOp__6\(8),
      Q => \TartanBarVCount_reg__0\(8),
      R => I106(0)
    );
\TartanBarVSel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
    port map (
      I0 => sel(4),
      I1 => I96,
      I2 => \^o40\(0),
      I3 => \^sel0\(0),
      I4 => resetn,
      I5 => SR(0),
      O => \n_0_TartanBarVSel[1]_i_1\
    );
\TartanBarVSel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
    port map (
      I0 => sel(5),
      I1 => I96,
      I2 => \^o40\(0),
      I3 => \^sel0\(0),
      I4 => sel(4),
      I5 => clear,
      O => \n_0_TartanBarVSel[2]_i_1\
    );
\TartanBarVSel[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TartanBarHeight(9),
      O => \n_0_TartanBarVSel[2]_i_3\
    );
\TartanBarVSel[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => TartanBarHeight(6),
      I1 => \TartanBarVCount_reg__0\(6),
      I2 => \TartanBarVCount_reg__0\(7),
      I3 => TartanBarHeight(7),
      I4 => \TartanBarVCount_reg__0\(8),
      I5 => TartanBarHeight(8),
      O => \n_0_TartanBarVSel[2]_i_4\
    );
\TartanBarVSel[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => TartanBarHeight(5),
      I1 => \TartanBarVCount_reg__0\(5),
      I2 => \TartanBarVCount_reg__0\(3),
      I3 => TartanBarHeight(3),
      I4 => \TartanBarVCount_reg__0\(4),
      I5 => TartanBarHeight(4),
      O => \n_0_TartanBarVSel[2]_i_5\
    );
\TartanBarVSel[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => TartanBarHeight(0),
      I1 => \TartanBarVCount_reg__0\(0),
      I2 => \TartanBarVCount_reg__0\(1),
      I3 => TartanBarHeight(1),
      I4 => \TartanBarVCount_reg__0\(2),
      I5 => TartanBarHeight(2),
      O => \n_0_TartanBarVSel[2]_i_6\
    );
\TartanBarVSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I37,
      Q => \^sel0\(0),
      R => \<const0>\
    );
\TartanBarVSel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_TartanBarVSel[1]_i_1\,
      Q => sel(4),
      R => \<const0>\
    );
\TartanBarVSel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_TartanBarVSel[2]_i_1\,
      Q => sel(5),
      R => \<const0>\
    );
\TartanBarVSel_reg[2]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \^o40\(0),
      CO(2) => \n_1_TartanBarVSel_reg[2]_i_2\,
      CO(1) => \n_2_TartanBarVSel_reg[2]_i_2\,
      CO(0) => \n_3_TartanBarVSel_reg[2]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_TartanBarVSel_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_TartanBarVSel[2]_i_3\,
      S(2) => \n_0_TartanBarVSel[2]_i_4\,
      S(1) => \n_0_TartanBarVSel[2]_i_5\,
      S(0) => \n_0_TartanBarVSel[2]_i_6\
    );
UseStuckPixel_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I128,
      I1 => PRNG1Out(0),
      I2 => I129,
      I3 => PRNG1Out(22),
      O => n_0_UseStuckPixel_i_10
    );
UseStuckPixel_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I126,
      I1 => PRNG1Out(18),
      I2 => PRNG1Out(19),
      I3 => I127,
      O => n_0_UseStuckPixel_i_11
    );
UseStuckPixel_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I124,
      I1 => PRNG1Out(3),
      I2 => PRNG1Out(33),
      I3 => I125,
      O => n_0_UseStuckPixel_i_12
    );
UseStuckPixel_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I122,
      I1 => PRNG1Out(16),
      I2 => PRNG1Out(8),
      I3 => I123,
      O => n_0_UseStuckPixel_i_13
    );
UseStuckPixel_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I120,
      I1 => PRNG1Out(17),
      I2 => PRNG1Out(5),
      I3 => I121,
      O => n_0_UseStuckPixel_i_14
    );
UseStuckPixel_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I126,
      I1 => PRNG1Out(18),
      I2 => I127,
      I3 => PRNG1Out(19),
      O => n_0_UseStuckPixel_i_15
    );
UseStuckPixel_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I124,
      I1 => PRNG1Out(3),
      I2 => I125,
      I3 => PRNG1Out(33),
      O => n_0_UseStuckPixel_i_16
    );
UseStuckPixel_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I122,
      I1 => PRNG1Out(16),
      I2 => I123,
      I3 => PRNG1Out(8),
      O => n_0_UseStuckPixel_i_17
    );
UseStuckPixel_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I120,
      I1 => PRNG1Out(17),
      I2 => I121,
      I3 => PRNG1Out(5),
      O => n_0_UseStuckPixel_i_18
    );
UseStuckPixel_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I134,
      I1 => PRNG1Out(23),
      I2 => PRNG1Out(12),
      I3 => I135,
      O => n_0_UseStuckPixel_i_3
    );
UseStuckPixel_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I132,
      I1 => PRNG1Out(15),
      I2 => PRNG1Out(9),
      I3 => I133,
      O => n_0_UseStuckPixel_i_4
    );
UseStuckPixel_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I130,
      I1 => PRNG1Out(10),
      I2 => PRNG1Out(25),
      I3 => I131,
      O => n_0_UseStuckPixel_i_5
    );
UseStuckPixel_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => I128,
      I1 => PRNG1Out(0),
      I2 => PRNG1Out(22),
      I3 => I129,
      O => n_0_UseStuckPixel_i_6
    );
UseStuckPixel_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I134,
      I1 => PRNG1Out(23),
      I2 => I135,
      I3 => PRNG1Out(12),
      O => n_0_UseStuckPixel_i_7
    );
UseStuckPixel_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I132,
      I1 => PRNG1Out(15),
      I2 => I133,
      I3 => PRNG1Out(9),
      O => n_0_UseStuckPixel_i_8
    );
UseStuckPixel_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I130,
      I1 => PRNG1Out(10),
      I2 => I131,
      I3 => PRNG1Out(25),
      O => n_0_UseStuckPixel_i_9
    );
UseStuckPixel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_0_UseStuckPixel_reg_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
UseStuckPixel_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_UseStuckPixel_reg_i_2,
      CO(3) => n_0_UseStuckPixel_reg_i_1,
      CO(2) => n_1_UseStuckPixel_reg_i_1,
      CO(1) => n_2_UseStuckPixel_reg_i_1,
      CO(0) => n_3_UseStuckPixel_reg_i_1,
      CYINIT => \<const0>\,
      DI(3) => n_0_UseStuckPixel_i_3,
      DI(2) => n_0_UseStuckPixel_i_4,
      DI(1) => n_0_UseStuckPixel_i_5,
      DI(0) => n_0_UseStuckPixel_i_6,
      O(3 downto 0) => NLW_UseStuckPixel_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_UseStuckPixel_i_7,
      S(2) => n_0_UseStuckPixel_i_8,
      S(1) => n_0_UseStuckPixel_i_9,
      S(0) => n_0_UseStuckPixel_i_10
    );
UseStuckPixel_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_UseStuckPixel_reg_i_2,
      CO(2) => n_1_UseStuckPixel_reg_i_2,
      CO(1) => n_2_UseStuckPixel_reg_i_2,
      CO(0) => n_3_UseStuckPixel_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => n_0_UseStuckPixel_i_11,
      DI(2) => n_0_UseStuckPixel_i_12,
      DI(1) => n_0_UseStuckPixel_i_13,
      DI(0) => n_0_UseStuckPixel_i_14,
      O(3 downto 0) => NLW_UseStuckPixel_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_UseStuckPixel_i_15,
      S(2) => n_0_UseStuckPixel_i_16,
      S(1) => n_0_UseStuckPixel_i_17,
      S(0) => n_0_UseStuckPixel_i_18
    );
VBoxEn_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxTop(5),
      I1 => \^out\(5),
      I2 => \^out\(3),
      I3 => BoxTop(3),
      I4 => \^out\(4),
      I5 => BoxTop(4),
      O => n_0_VBoxEn_i_10
    );
VBoxEn_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxTop(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => BoxTop(1),
      I4 => \^out\(2),
      I5 => BoxTop(2),
      O => n_0_VBoxEn_i_11
    );
VBoxEn_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \VCount_reg__0\(10),
      I1 => BoxBottom(10),
      I2 => \VCount_reg__0\(11),
      I3 => BoxBottom(11),
      I4 => BoxBottom(9),
      I5 => \VCount_reg__0\(9),
      O => n_0_VBoxEn_i_12
    );
VBoxEn_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^out\(7),
      I1 => BoxBottom(7),
      I2 => \^out\(8),
      I3 => BoxBottom(8),
      I4 => BoxBottom(6),
      I5 => \^out\(6),
      O => n_0_VBoxEn_i_13
    );
VBoxEn_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxBottom(5),
      I1 => \^out\(5),
      I2 => \^out\(3),
      I3 => BoxBottom(3),
      I4 => \^out\(4),
      I5 => BoxBottom(4),
      O => n_0_VBoxEn_i_14
    );
VBoxEn_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxBottom(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => BoxBottom(1),
      I4 => \^out\(2),
      I5 => BoxBottom(2),
      O => n_0_VBoxEn_i_15
    );
VBoxEn_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \VCount_reg__0\(12),
      I1 => BoxTop(12),
      O => n_0_VBoxEn_i_5
    );
VBoxEn_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \VCount_reg__0\(12),
      I1 => BoxBottom(12),
      O => n_0_VBoxEn_i_7
    );
VBoxEn_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxTop(10),
      I1 => \VCount_reg__0\(10),
      I2 => \VCount_reg__0\(11),
      I3 => BoxTop(11),
      I4 => \VCount_reg__0\(9),
      I5 => BoxTop(9),
      O => n_0_VBoxEn_i_8
    );
VBoxEn_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BoxTop(8),
      I1 => \^out\(8),
      I2 => \^out\(6),
      I3 => BoxTop(6),
      I4 => \^out\(7),
      I5 => BoxTop(7),
      O => n_0_VBoxEn_i_9
    );
VBoxEn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I24,
      Q => O4,
      R => \<const0>\
    );
VBoxEn_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_VBoxEn_reg_i_4,
      CO(3 downto 1) => NLW_VBoxEn_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => O33(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_VBoxEn_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_VBoxEn_i_5
    );
VBoxEn_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_VBoxEn_reg_i_6,
      CO(3 downto 1) => NLW_VBoxEn_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => O34(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_VBoxEn_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_VBoxEn_i_7
    );
VBoxEn_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_VBoxEn_reg_i_4,
      CO(2) => n_1_VBoxEn_reg_i_4,
      CO(1) => n_2_VBoxEn_reg_i_4,
      CO(0) => n_3_VBoxEn_reg_i_4,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_VBoxEn_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_VBoxEn_i_8,
      S(2) => n_0_VBoxEn_i_9,
      S(1) => n_0_VBoxEn_i_10,
      S(0) => n_0_VBoxEn_i_11
    );
VBoxEn_reg_i_6: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_VBoxEn_reg_i_6,
      CO(2) => n_1_VBoxEn_reg_i_6,
      CO(1) => n_2_VBoxEn_reg_i_6,
      CO(0) => n_3_VBoxEn_reg_i_6,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_VBoxEn_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_VBoxEn_i_12,
      S(2) => n_0_VBoxEn_i_13,
      S(1) => n_0_VBoxEn_i_14,
      S(0) => n_0_VBoxEn_i_15
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\VCount[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(3),
      O => \n_0_VCount[0]_i_4\
    );
\VCount[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(2),
      O => \n_0_VCount[0]_i_5\
    );
\VCount[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(1),
      O => \n_0_VCount[0]_i_6\
    );
\VCount[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => \n_0_VCount[0]_i_7\
    );
\VCount[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \VCount_reg__0\(12),
      O => \n_0_VCount[12]_i_2\
    );
\VCount[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(7),
      O => \n_0_VCount[4]_i_2\
    );
\VCount[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(6),
      O => \n_0_VCount[4]_i_3\
    );
\VCount[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(5),
      O => \n_0_VCount[4]_i_4\
    );
\VCount[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(4),
      O => \n_0_VCount[4]_i_5\
    );
\VCount[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \VCount_reg__0\(11),
      O => \n_0_VCount[8]_i_2\
    );
\VCount[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \VCount_reg__0\(10),
      O => \n_0_VCount[8]_i_3\
    );
\VCount[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \VCount_reg__0\(9),
      O => \n_0_VCount[8]_i_4\
    );
\VCount[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(8),
      O => \n_0_VCount[8]_i_5\
    );
\VCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_7_VCount_reg[0]_i_3\,
      Q => \^out\(0),
      R => clear
    );
\VCount_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_VCount_reg[0]_i_3\,
      CO(2) => \n_1_VCount_reg[0]_i_3\,
      CO(1) => \n_2_VCount_reg[0]_i_3\,
      CO(0) => \n_3_VCount_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_VCount_reg[0]_i_3\,
      O(2) => \n_5_VCount_reg[0]_i_3\,
      O(1) => \n_6_VCount_reg[0]_i_3\,
      O(0) => \n_7_VCount_reg[0]_i_3\,
      S(3) => \n_0_VCount[0]_i_4\,
      S(2) => \n_0_VCount[0]_i_5\,
      S(1) => \n_0_VCount[0]_i_6\,
      S(0) => \n_0_VCount[0]_i_7\
    );
\VCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_5_VCount_reg[8]_i_1\,
      Q => \VCount_reg__0\(10),
      R => clear
    );
\VCount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_4_VCount_reg[8]_i_1\,
      Q => \VCount_reg__0\(11),
      R => clear
    );
\VCount_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_7_VCount_reg[12]_i_1\,
      Q => \VCount_reg__0\(12),
      R => clear
    );
\VCount_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_VCount_reg[8]_i_1\,
      CO(3 downto 0) => \NLW_VCount_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_VCount_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_VCount_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_VCount[12]_i_2\
    );
\VCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_6_VCount_reg[0]_i_3\,
      Q => \^out\(1),
      R => clear
    );
\VCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_5_VCount_reg[0]_i_3\,
      Q => \^out\(2),
      R => clear
    );
\VCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_4_VCount_reg[0]_i_3\,
      Q => \^out\(3),
      R => clear
    );
\VCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_7_VCount_reg[4]_i_1\,
      Q => \^out\(4),
      R => clear
    );
\VCount_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_VCount_reg[0]_i_3\,
      CO(3) => \n_0_VCount_reg[4]_i_1\,
      CO(2) => \n_1_VCount_reg[4]_i_1\,
      CO(1) => \n_2_VCount_reg[4]_i_1\,
      CO(0) => \n_3_VCount_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_VCount_reg[4]_i_1\,
      O(2) => \n_5_VCount_reg[4]_i_1\,
      O(1) => \n_6_VCount_reg[4]_i_1\,
      O(0) => \n_7_VCount_reg[4]_i_1\,
      S(3) => \n_0_VCount[4]_i_2\,
      S(2) => \n_0_VCount[4]_i_3\,
      S(1) => \n_0_VCount[4]_i_4\,
      S(0) => \n_0_VCount[4]_i_5\
    );
\VCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_6_VCount_reg[4]_i_1\,
      Q => \^out\(5),
      R => clear
    );
\VCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_5_VCount_reg[4]_i_1\,
      Q => \^out\(6),
      R => clear
    );
\VCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_4_VCount_reg[4]_i_1\,
      Q => \^out\(7),
      R => clear
    );
\VCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_7_VCount_reg[8]_i_1\,
      Q => \^out\(8),
      R => clear
    );
\VCount_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_VCount_reg[4]_i_1\,
      CO(3) => \n_0_VCount_reg[8]_i_1\,
      CO(2) => \n_1_VCount_reg[8]_i_1\,
      CO(1) => \n_2_VCount_reg[8]_i_1\,
      CO(0) => \n_3_VCount_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_VCount_reg[8]_i_1\,
      O(2) => \n_5_VCount_reg[8]_i_1\,
      O(1) => \n_6_VCount_reg[8]_i_1\,
      O(0) => \n_7_VCount_reg[8]_i_1\,
      S(3) => \n_0_VCount[8]_i_2\,
      S(2) => \n_0_VCount[8]_i_3\,
      S(1) => \n_0_VCount[8]_i_4\,
      S(0) => \n_0_VCount[8]_i_5\
    );
\VCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => I96,
      D => \n_6_VCount_reg[8]_i_1\,
      Q => \VCount_reg__0\(9),
      R => clear
    );
VDir_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => VMax(12),
      I1 => BoxVCoord(12),
      O => n_0_VDir_i_10
    );
VDir_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => VMax(11),
      I1 => BoxVCoord(11),
      I2 => VMax(10),
      I3 => BoxVCoord(10),
      O => n_0_VDir_i_11
    );
VDir_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => VMax(9),
      I1 => BoxVCoord(9),
      I2 => VMax(8),
      I3 => BoxVCoord(8),
      O => n_0_VDir_i_12
    );
VDir_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000020F2"
    )
    port map (
      I0 => I64,
      I1 => BoxVCoord(7),
      I2 => I65,
      I3 => BoxVCoord(8),
      I4 => BoxVCoord(9),
      O => n_0_VDir_i_13
    );
VDir_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
    port map (
      I0 => BoxVCoord(2),
      I1 => I70,
      I2 => I71,
      I3 => BoxVCoord(1),
      O => n_0_VDir_i_16
    );
VDir_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
    port map (
      I0 => BoxVCoord(9),
      I1 => I64,
      I2 => BoxVCoord(7),
      I3 => I65,
      I4 => BoxVCoord(8),
      O => n_0_VDir_i_17
    );
VDir_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o46\(3),
      I1 => I66,
      I2 => \^o46\(2),
      I3 => I67,
      O => n_0_VDir_i_18
    );
VDir_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o46\(1),
      I1 => I68,
      I2 => \^o46\(0),
      I3 => I69,
      O => n_0_VDir_i_19
    );
VDir_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
    port map (
      I0 => BoxVCoord(2),
      I1 => I70,
      I2 => BoxVCoord(0),
      I3 => I71,
      I4 => BoxVCoord(1),
      O => n_0_VDir_i_20
    );
VDir_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxVCoord(7),
      I1 => VMax(7),
      I2 => \^o46\(3),
      I3 => VMax(6),
      O => n_0_VDir_i_21
    );
VDir_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o46\(2),
      I1 => VMax(5),
      I2 => \^o46\(1),
      I3 => VMax(4),
      O => n_0_VDir_i_22
    );
VDir_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o46\(0),
      I1 => VMax(3),
      I2 => BoxVCoord(2),
      I3 => VMax(2),
      O => n_0_VDir_i_23
    );
VDir_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxVCoord(1),
      I1 => VMax(1),
      I2 => BoxVCoord(0),
      I3 => VMax(0),
      O => n_0_VDir_i_24
    );
VDir_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => VMax(7),
      I1 => BoxVCoord(7),
      I2 => VMax(6),
      I3 => \^o46\(3),
      O => n_0_VDir_i_25
    );
VDir_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => VMax(5),
      I1 => \^o46\(2),
      I2 => VMax(4),
      I3 => \^o46\(1),
      O => n_0_VDir_i_26
    );
VDir_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => VMax(3),
      I1 => \^o46\(0),
      I2 => VMax(2),
      I3 => BoxVCoord(2),
      O => n_0_VDir_i_27
    );
VDir_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => VMax(1),
      I1 => BoxVCoord(1),
      I2 => VMax(0),
      I3 => BoxVCoord(0),
      O => n_0_VDir_i_28
    );
VDir_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BoxVCoord(10),
      I1 => BoxVCoord(12),
      I2 => BoxVCoord(11),
      O => n_0_VDir_i_5
    );
VDir_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BoxVCoord(12),
      I1 => VMax(12),
      O => n_0_VDir_i_7
    );
VDir_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxVCoord(11),
      I1 => VMax(11),
      I2 => BoxVCoord(10),
      I3 => VMax(10),
      O => n_0_VDir_i_8
    );
VDir_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => BoxVCoord(9),
      I1 => VMax(9),
      I2 => BoxVCoord(8),
      I3 => VMax(8),
      O => n_0_VDir_i_9
    );
VDir_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I23,
      Q => \^o3\,
      R => \<const0>\
    );
VDir_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_VDir_reg_i_4,
      CO(3 downto 1) => NLW_VDir_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => O31(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_VDir_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_VDir_i_5
    );
VDir_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_VDir_reg_i_6,
      CO(3) => NLW_VDir_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => O32(0),
      CO(1) => n_2_VDir_reg_i_3,
      CO(0) => n_3_VDir_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_VDir_i_7,
      DI(1) => n_0_VDir_i_8,
      DI(0) => n_0_VDir_i_9,
      O(3 downto 0) => NLW_VDir_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_VDir_i_10,
      S(1) => n_0_VDir_i_11,
      S(0) => n_0_VDir_i_12
    );
VDir_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_VDir_reg_i_4,
      CO(2) => n_1_VDir_reg_i_4,
      CO(1) => n_2_VDir_reg_i_4,
      CO(0) => n_3_VDir_reg_i_4,
      CYINIT => \<const0>\,
      DI(3) => n_0_VDir_i_13,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => n_0_VDir_i_16,
      O(3 downto 0) => NLW_VDir_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_VDir_i_17,
      S(2) => n_0_VDir_i_18,
      S(1) => n_0_VDir_i_19,
      S(0) => n_0_VDir_i_20
    );
VDir_reg_i_6: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_VDir_reg_i_6,
      CO(2) => n_1_VDir_reg_i_6,
      CO(1) => n_2_VDir_reg_i_6,
      CO(0) => n_3_VDir_reg_i_6,
      CYINIT => \<const0>\,
      DI(3) => n_0_VDir_i_21,
      DI(2) => n_0_VDir_i_22,
      DI(1) => n_0_VDir_i_23,
      DI(0) => n_0_VDir_i_24,
      O(3 downto 0) => NLW_VDir_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_VDir_i_25,
      S(2) => n_0_VDir_i_26,
      S(1) => n_0_VDir_i_27,
      S(0) => n_0_VDir_i_28
    );
\VHCount_bv_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => VHCount(0),
      Q => VHCount_bv(0),
      R => \<const0>\
    );
\VHCount_bv_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => VHCount(1),
      Q => VHCount_bv(1),
      R => \<const0>\
    );
\VHCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \^o48\(0),
      Q => VHCount(0),
      R => \<const0>\
    );
\VHCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \^out\(0),
      Q => VHCount(1),
      R => \<const0>\
    );
\VMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(0),
      Q => VMax(0),
      R => \<const0>\
    );
\VMax_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(10),
      Q => VMax(10),
      R => \<const0>\
    );
\VMax_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(11),
      Q => VMax(11),
      R => \<const0>\
    );
\VMax_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(12),
      Q => VMax(12),
      R => \<const0>\
    );
\VMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(1),
      Q => VMax(1),
      R => \<const0>\
    );
\VMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(2),
      Q => VMax(2),
      R => \<const0>\
    );
\VMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(3),
      Q => VMax(3),
      R => \<const0>\
    );
\VMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(4),
      Q => VMax(4),
      R => \<const0>\
    );
\VMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(5),
      Q => VMax(5),
      R => \<const0>\
    );
\VMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(6),
      Q => VMax(6),
      R => \<const0>\
    );
\VMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(7),
      Q => VMax(7),
      R => \<const0>\
    );
\VMax_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(8),
      Q => VMax(8),
      R => \<const0>\
    );
\VMax_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => I136(9),
      Q => VMax(9),
      R => \<const0>\
    );
\XHairValue_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => \^o61\(0),
      R => \<const0>\
    );
\XHairValue_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => \^o61\(1),
      R => \<const0>\
    );
\XHairValue_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => XHairValue(2),
      R => \<const0>\
    );
\XHairValue_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => XHairValue(3),
      R => \<const0>\
    );
\XHairValue_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => XHairValue(4),
      R => \<const0>\
    );
\XHairValue_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => XHairValue(5),
      R => \<const0>\
    );
\XHairValue_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const1>\,
      Q => XHairValue(6),
      R => \<const0>\
    );
\XHairValue_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I143(0),
      Q => XHairValue(7),
      R => \<const0>\
    );
\XHairValue_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I143(1),
      Q => XHairValue(8),
      R => \<const0>\
    );
\XHairValue_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I143(2),
      Q => XHairValue(9),
      R => \<const0>\
    );
XHatchH_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_0_XHatchH_reg,
      Q => XHatchH_d,
      R => sclr
    );
XHatchH_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
    port map (
      I0 => resetn,
      I1 => n_0_XHatchH_reg,
      I2 => I1,
      I3 => \^o70\,
      I4 => \^o39\(0),
      I5 => eqOp0_out,
      O => n_0_XHatchH_i_1
    );
XHatchH_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => n_0_XHatchH_i_3,
      I1 => \HCount_reg__0\(12),
      I2 => n_0_XHatchH_i_4,
      O => \^o70\
    );
XHatchH_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o48\(5),
      I1 => \^o48\(3),
      I2 => \HCount_reg__0\(9),
      I3 => \HCount_reg__0\(11),
      I4 => \^o48\(4),
      I5 => \HCount_reg__0\(10),
      O => n_0_XHatchH_i_3
    );
XHatchH_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o48\(1),
      I1 => \^o48\(2),
      I2 => \HCount_reg__0\(4),
      I3 => \HCount_reg__0\(3),
      I4 => \^o48\(0),
      I5 => \HCount_reg__0\(5),
      O => n_0_XHatchH_i_4
    );
XHatchH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => n_0_XHatchH_i_1,
      Q => n_0_XHatchH_reg,
      R => \<const0>\
    );
XHatchV_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \^xhatchv\,
      Q => XHatchV_d,
      R => sclr
    );
XHatchV_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => LastLine(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => LastLine(1),
      I4 => \^out\(2),
      I5 => LastLine(2),
      O => n_0_XHatchV_i_10
    );
XHatchV_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
    port map (
      I0 => eqOp7_out,
      I1 => n_0_XHatchV_i_4,
      I2 => \TartanBarVCount_reg__0\(1),
      I3 => \TartanBarVCount_reg__0\(2),
      I4 => \TartanBarVCount_reg__0\(0),
      O => XHatchV0
    );
XHatchV_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \TartanBarVCount_reg__0\(4),
      I1 => \TartanBarVCount_reg__0\(5),
      I2 => \TartanBarVCount_reg__0\(8),
      I3 => \TartanBarVCount_reg__0\(7),
      I4 => \TartanBarVCount_reg__0\(3),
      I5 => \TartanBarVCount_reg__0\(6),
      O => n_0_XHatchV_i_4
    );
XHatchV_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \VCount_reg__0\(12),
      I1 => LastLine(12),
      O => n_0_XHatchV_i_6
    );
XHatchV_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => LastLine(10),
      I1 => \VCount_reg__0\(10),
      I2 => \VCount_reg__0\(11),
      I3 => LastLine(11),
      I4 => \VCount_reg__0\(9),
      I5 => LastLine(9),
      O => n_0_XHatchV_i_7
    );
XHatchV_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^out\(8),
      I1 => LastLine(8),
      I2 => \^out\(6),
      I3 => LastLine(6),
      I4 => LastLine(7),
      I5 => \^out\(7),
      O => n_0_XHatchV_i_8
    );
XHatchV_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => LastLine(5),
      I1 => \^out\(5),
      I2 => \^out\(3),
      I3 => LastLine(3),
      I4 => \^out\(4),
      I5 => LastLine(4),
      O => n_0_XHatchV_i_9
    );
XHatchV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I34,
      Q => \^xhatchv\,
      R => \<const0>\
    );
XHatchV_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_XHatchV_reg_i_5,
      CO(3 downto 1) => NLW_XHatchV_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => eqOp7_out,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_XHatchV_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_XHatchV_i_6
    );
XHatchV_reg_i_5: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_XHatchV_reg_i_5,
      CO(2) => n_1_XHatchV_reg_i_5,
      CO(1) => n_2_XHatchV_reg_i_5,
      CO(0) => n_3_XHatchV_reg_i_5,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_XHatchV_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_XHatchV_i_7,
      S(2) => n_0_XHatchV_i_8,
      S(1) => n_0_XHatchV_i_9,
      S(0) => n_0_XHatchV_i_10
    );
\YCbCrOutGen.CSel_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I27,
      Q => \^o7\,
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
    port map (
      I0 => I84,
      I1 => Cr(0),
      I2 => \^o7\,
      I3 => I85,
      I4 => Cb(0),
      O => O63
    );
\YCbCrOutGen.t_blue_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
    port map (
      I0 => I84,
      I1 => Cr(1),
      I2 => \^o7\,
      I3 => I85,
      I4 => Cb(1),
      O => O64
    );
\YCbCrOutGen.t_blue_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF0000A2000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[2]_i_2\,
      I1 => \^o12\,
      I2 => I50,
      I3 => I1,
      I4 => resetn,
      I5 => t_blue_out_1(2),
      O => \n_0_YCbCrOutGen.t_blue_out[2]_i_1\
    );
\YCbCrOutGen.t_blue_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEECFCFCFCFCF"
    )
    port map (
      I0 => XHairValue(2),
      I1 => \^o12\,
      I2 => I81,
      I3 => I78(0),
      I4 => \^co\(0),
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[2]_i_2\
    );
\YCbCrOutGen.t_blue_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF0000A2000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[3]_i_2\,
      I1 => \^o12\,
      I2 => I49,
      I3 => I1,
      I4 => resetn,
      I5 => t_blue_out_1(3),
      O => \n_0_YCbCrOutGen.t_blue_out[3]_i_1\
    );
\YCbCrOutGen.t_blue_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEECFCFCFCFCF"
    )
    port map (
      I0 => XHairValue(3),
      I1 => \^o12\,
      I2 => I82,
      I3 => I78(0),
      I4 => \^co\(0),
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[3]_i_2\
    );
\YCbCrOutGen.t_blue_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[4]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_blue_out_1(4),
      O => \n_0_YCbCrOutGen.t_blue_out[4]_i_1\
    );
\YCbCrOutGen.t_blue_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100555551005100"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[4]_i_3\,
      I1 => StuckPixelB(0),
      I2 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      I3 => \n_0_YCbCrOutGen.t_blue_out[4]_i_4\,
      I4 => \^o59\,
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[4]_i_2\
    );
\YCbCrOutGen.t_blue_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(4),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I95,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_blue_out[4]_i_3\
    );
\YCbCrOutGen.t_blue_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\,
      I1 => Cb(4),
      I2 => I85,
      I3 => \^o7\,
      I4 => Cr(4),
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_blue_out[4]_i_4\
    );
\YCbCrOutGen.t_blue_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[5]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_blue_out_1(5),
      O => \n_0_YCbCrOutGen.t_blue_out[5]_i_1\
    );
\YCbCrOutGen.t_blue_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100555551005100"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[5]_i_3\,
      I1 => StuckPixelB(1),
      I2 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      I3 => \n_0_YCbCrOutGen.t_blue_out[5]_i_4\,
      I4 => \^o59\,
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[5]_i_2\
    );
\YCbCrOutGen.t_blue_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(5),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I93,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_blue_out[5]_i_3\
    );
\YCbCrOutGen.t_blue_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\,
      I1 => Cb(5),
      I2 => I85,
      I3 => \^o7\,
      I4 => Cr(5),
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_blue_out[5]_i_4\
    );
\YCbCrOutGen.t_blue_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[6]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_blue_out_1(6),
      O => \n_0_YCbCrOutGen.t_blue_out[6]_i_1\
    );
\YCbCrOutGen.t_blue_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100555551005100"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[6]_i_3\,
      I1 => StuckPixelB(2),
      I2 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      I3 => \n_0_YCbCrOutGen.t_blue_out[6]_i_4\,
      I4 => \^o59\,
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[6]_i_2\
    );
\YCbCrOutGen.t_blue_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(6),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I91,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_blue_out[6]_i_3\
    );
\YCbCrOutGen.t_blue_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\,
      I1 => Cb(6),
      I2 => I85,
      I3 => \^o7\,
      I4 => Cr(6),
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_blue_out[6]_i_4\
    );
\YCbCrOutGen.t_blue_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[7]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_blue_out_1(7),
      O => \n_0_YCbCrOutGen.t_blue_out[7]_i_1\
    );
\YCbCrOutGen.t_blue_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100555551005100"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[7]_i_3\,
      I1 => StuckPixelB(3),
      I2 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      I3 => \n_0_YCbCrOutGen.t_blue_out[7]_i_4\,
      I4 => \^o59\,
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[7]_i_2\
    );
\YCbCrOutGen.t_blue_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(7),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I89,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_blue_out[7]_i_3\
    );
\YCbCrOutGen.t_blue_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\,
      I1 => Cb(7),
      I2 => I85,
      I3 => \^o7\,
      I4 => Cr(7),
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_blue_out[7]_i_4\
    );
\YCbCrOutGen.t_blue_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[8]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_blue_out_1(8),
      O => \n_0_YCbCrOutGen.t_blue_out[8]_i_1\
    );
\YCbCrOutGen.t_blue_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100555551005100"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[8]_i_3\,
      I1 => StuckPixelB(4),
      I2 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      I3 => \n_0_YCbCrOutGen.t_blue_out[8]_i_4\,
      I4 => \^o59\,
      I5 => I77,
      O => \n_0_YCbCrOutGen.t_blue_out[8]_i_2\
    );
\YCbCrOutGen.t_blue_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(8),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I87,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_blue_out[8]_i_3\
    );
\YCbCrOutGen.t_blue_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\,
      I1 => Cb(8),
      I2 => I85,
      I3 => \^o7\,
      I4 => Cr(8),
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_blue_out[8]_i_4\
    );
\YCbCrOutGen.t_blue_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_blue_out_1(9),
      O => \n_0_YCbCrOutGen.t_blue_out[9]_i_1\
    );
\YCbCrOutGen.t_blue_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_3\,
      I1 => \n_0_YCbCrOutGen.t_blue_out[9]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelB(5),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_blue_out[9]_i_2\
    );
\YCbCrOutGen.t_blue_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABFAFB"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\,
      I1 => I85,
      I2 => \^o7\,
      I3 => Cb(9),
      I4 => I84,
      I5 => \^o88\(2),
      O => \n_0_YCbCrOutGen.t_blue_out[9]_i_3\
    );
\YCbCrOutGen.t_blue_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(9),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I80,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_blue_out[9]_i_4\
    );
\YCbCrOutGen.t_blue_out[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^o12\,
      I1 => \^o2\,
      I2 => I115,
      O => \n_0_YCbCrOutGen.t_blue_out[9]_i_5\
    );
\YCbCrOutGen.t_blue_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I19,
      Q => \^t_blue_out\(0),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I18,
      Q => \^t_blue_out\(1),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[2]_i_1\,
      Q => t_blue_out_1(2),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[3]_i_1\,
      Q => t_blue_out_1(3),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[4]_i_1\,
      Q => t_blue_out_1(4),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[5]_i_1\,
      Q => t_blue_out_1(5),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[6]_i_1\,
      Q => t_blue_out_1(6),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[7]_i_1\,
      Q => t_blue_out_1(7),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[8]_i_1\,
      Q => t_blue_out_1(8),
      R => \<const0>\
    );
\YCbCrOutGen.t_blue_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_blue_out[9]_i_1\,
      Q => t_blue_out_1(9),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFEFEFFFEFEFEF"
    )
    port map (
      I0 => \^o12\,
      I1 => I116,
      I2 => Y(4),
      I3 => \^o2\,
      I4 => I115,
      I5 => StuckPixelG(0),
      O => O89
    );
\YCbCrOutGen.t_green_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFEFEFFFEFEFEF"
    )
    port map (
      I0 => \^o12\,
      I1 => I116,
      I2 => Y(5),
      I3 => \^o2\,
      I4 => I115,
      I5 => StuckPixelG(1),
      O => O90
    );
\YCbCrOutGen.t_green_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFEFEFFFEFEFEF"
    )
    port map (
      I0 => \^o12\,
      I1 => I116,
      I2 => Y(6),
      I3 => \^o2\,
      I4 => I115,
      I5 => StuckPixelG(2),
      O => O91
    );
\YCbCrOutGen.t_green_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFEFEFFFEFEFEF"
    )
    port map (
      I0 => \^o12\,
      I1 => I116,
      I2 => Y(7),
      I3 => \^o2\,
      I4 => I115,
      I5 => StuckPixelG(3),
      O => O92
    );
\YCbCrOutGen.t_green_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFEFEFFFEFEFEF"
    )
    port map (
      I0 => \^o12\,
      I1 => I116,
      I2 => Y(8),
      I3 => \^o2\,
      I4 => I115,
      I5 => StuckPixelG(4),
      O => O93
    );
\YCbCrOutGen.t_green_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABAAABABABA"
    )
    port map (
      I0 => \^o12\,
      I1 => I116,
      I2 => Y(9),
      I3 => \^o2\,
      I4 => I115,
      I5 => StuckPixelG(5),
      O => O94
    );
\YCbCrOutGen.t_green_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I17,
      Q => \^t_green_out\(0),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I16,
      Q => \^t_green_out\(1),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I15,
      Q => \^t_green_out\(2),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I14,
      Q => \^t_green_out\(3),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I13,
      Q => \^t_green_out\(4),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I12,
      Q => \^t_green_out\(5),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I11,
      Q => \^t_green_out\(6),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I10,
      Q => \^t_green_out\(7),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^t_green_out\(8),
      R => \<const0>\
    );
\YCbCrOutGen.t_green_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I8,
      Q => \^t_green_out\(9),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F4440777F777F"
    )
    port map (
      I0 => \^o61\(0),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I83,
      I5 => Cr(0),
      O => O60
    );
\YCbCrOutGen.t_red_out[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \VCount_reg__0\(9),
      I1 => I61,
      I2 => \VCount_reg__0\(10),
      I3 => I62,
      I4 => I63,
      I5 => \VCount_reg__0\(11),
      O => O45(0)
    );
\YCbCrOutGen.t_red_out[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \HCount_reg__0\(10),
      I1 => I55,
      I2 => \HCount_reg__0\(11),
      I3 => I56,
      I4 => I57,
      I5 => \HCount_reg__0\(9),
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_14\
    );
\YCbCrOutGen.t_red_out[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \HCount_reg__0\(5),
      I1 => I58,
      I2 => \HCount_reg__0\(3),
      I3 => I59,
      I4 => I60,
      I5 => \HCount_reg__0\(4),
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_16\
    );
\YCbCrOutGen.t_red_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F4440777F777F"
    )
    port map (
      I0 => \^o61\(1),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I83,
      I5 => Cr(1),
      O => O62
    );
\YCbCrOutGen.t_red_out[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \VCount_reg__0\(12),
      I1 => I117(1),
      O => O95(0)
    );
\YCbCrOutGen.t_red_out[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \HCount_reg__0\(12),
      I1 => I117(0),
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_9\
    );
\YCbCrOutGen.t_red_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
    port map (
      I0 => \^o12\,
      I1 => I77,
      I2 => XHairValue(2),
      I3 => I78(0),
      I4 => \^co\(0),
      O => O66
    );
\YCbCrOutGen.t_red_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
    port map (
      I0 => \^o12\,
      I1 => I77,
      I2 => XHairValue(3),
      I3 => I78(0),
      I4 => \^co\(0),
      O => O65
    );
\YCbCrOutGen.t_red_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[4]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_red_out_0(4),
      O => \n_0_YCbCrOutGen.t_red_out[4]_i_1\
    );
\YCbCrOutGen.t_red_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[4]_i_3\,
      I1 => \n_0_YCbCrOutGen.t_red_out[4]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelR(0),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_red_out[4]_i_2\
    );
\YCbCrOutGen.t_red_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFFFDFD"
    )
    port map (
      I0 => Cr(4),
      I1 => \^o12\,
      I2 => I114,
      I3 => \^o7\,
      I4 => I85,
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_red_out[4]_i_3\
    );
\YCbCrOutGen.t_red_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(4),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I94,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_red_out[4]_i_4\
    );
\YCbCrOutGen.t_red_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[5]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_red_out_0(5),
      O => \n_0_YCbCrOutGen.t_red_out[5]_i_1\
    );
\YCbCrOutGen.t_red_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[5]_i_3\,
      I1 => \n_0_YCbCrOutGen.t_red_out[5]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelR(1),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_red_out[5]_i_2\
    );
\YCbCrOutGen.t_red_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFFFDFD"
    )
    port map (
      I0 => Cr(5),
      I1 => \^o12\,
      I2 => I114,
      I3 => \^o7\,
      I4 => I85,
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_red_out[5]_i_3\
    );
\YCbCrOutGen.t_red_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(5),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I92,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_red_out[5]_i_4\
    );
\YCbCrOutGen.t_red_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[6]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_red_out_0(6),
      O => \n_0_YCbCrOutGen.t_red_out[6]_i_1\
    );
\YCbCrOutGen.t_red_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[6]_i_3\,
      I1 => \n_0_YCbCrOutGen.t_red_out[6]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelR(2),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_red_out[6]_i_2\
    );
\YCbCrOutGen.t_red_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFFFDFD"
    )
    port map (
      I0 => Cr(6),
      I1 => \^o12\,
      I2 => I114,
      I3 => \^o7\,
      I4 => I85,
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_red_out[6]_i_3\
    );
\YCbCrOutGen.t_red_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(6),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I90,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_red_out[6]_i_4\
    );
\YCbCrOutGen.t_red_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[7]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_red_out_0(7),
      O => \n_0_YCbCrOutGen.t_red_out[7]_i_1\
    );
\YCbCrOutGen.t_red_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[7]_i_3\,
      I1 => \n_0_YCbCrOutGen.t_red_out[7]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelR(3),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_red_out[7]_i_2\
    );
\YCbCrOutGen.t_red_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFFFDFD"
    )
    port map (
      I0 => Cr(7),
      I1 => \^o12\,
      I2 => I114,
      I3 => \^o7\,
      I4 => I85,
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_red_out[7]_i_3\
    );
\YCbCrOutGen.t_red_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(7),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I88,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_red_out[7]_i_4\
    );
\YCbCrOutGen.t_red_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[8]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_red_out_0(8),
      O => \n_0_YCbCrOutGen.t_red_out[8]_i_1\
    );
\YCbCrOutGen.t_red_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[8]_i_3\,
      I1 => \n_0_YCbCrOutGen.t_red_out[8]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelR(4),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_red_out[8]_i_2\
    );
\YCbCrOutGen.t_red_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFFFDFD"
    )
    port map (
      I0 => Cr(8),
      I1 => \^o12\,
      I2 => I114,
      I3 => \^o7\,
      I4 => I85,
      I5 => I84,
      O => \n_0_YCbCrOutGen.t_red_out[8]_i_3\
    );
\YCbCrOutGen.t_red_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(8),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I86,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_red_out[8]_i_4\
    );
\YCbCrOutGen.t_red_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[9]_i_2\,
      I1 => I1,
      I2 => resetn,
      I3 => t_red_out_0(9),
      O => \n_0_YCbCrOutGen.t_red_out[9]_i_1\
    );
\YCbCrOutGen.t_red_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232223200302232"
    )
    port map (
      I0 => I76,
      I1 => \n_0_YCbCrOutGen.t_red_out[9]_i_4\,
      I2 => I77,
      I3 => \^o59\,
      I4 => StuckPixelR(5),
      I5 => \n_0_YCbCrOutGen.t_red_out[9]_i_6\,
      O => \n_0_YCbCrOutGen.t_red_out[9]_i_2\
    );
\YCbCrOutGen.t_red_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088808880"
    )
    port map (
      I0 => XHairValue(9),
      I1 => I77,
      I2 => I78(0),
      I3 => \^co\(0),
      I4 => I79,
      I5 => \^o12\,
      O => \n_0_YCbCrOutGen.t_red_out[9]_i_4\
    );
\YCbCrOutGen.t_red_out[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^co\(0),
      I1 => I78(0),
      O => \^o59\
    );
\YCbCrOutGen.t_red_out[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \^o12\,
      I1 => \^o2\,
      I2 => I115,
      O => \n_0_YCbCrOutGen.t_red_out[9]_i_6\
    );
\YCbCrOutGen.t_red_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I7,
      Q => \^t_red_out\(0),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^t_red_out\(1),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[1]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_YCbCrOutGen.t_red_out_reg[1]_i_8\,
      CO(3 downto 1) => \NLW_YCbCrOutGen.t_red_out_reg[1]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_YCbCrOutGen.t_red_out_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_YCbCrOutGen.t_red_out[1]_i_9\
    );
\YCbCrOutGen.t_red_out_reg[1]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_YCbCrOutGen.t_red_out_reg[1]_i_8\,
      CO(2) => \n_1_YCbCrOutGen.t_red_out_reg[1]_i_8\,
      CO(1) => \n_2_YCbCrOutGen.t_red_out_reg[1]_i_8\,
      CO(0) => \n_3_YCbCrOutGen.t_red_out_reg[1]_i_8\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_YCbCrOutGen.t_red_out_reg[1]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_YCbCrOutGen.t_red_out[1]_i_14\,
      S(2) => S(1),
      S(1) => \n_0_YCbCrOutGen.t_red_out[1]_i_16\,
      S(0) => S(0)
    );
\YCbCrOutGen.t_red_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^t_red_out\(2),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^t_red_out\(3),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_red_out[4]_i_1\,
      Q => t_red_out_0(4),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_red_out[5]_i_1\,
      Q => t_red_out_0(5),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_red_out[6]_i_1\,
      Q => t_red_out_0(6),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_red_out[7]_i_1\,
      Q => t_red_out_0(7),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_red_out[8]_i_1\,
      Q => t_red_out_0(8),
      R => \<const0>\
    );
\YCbCrOutGen.t_red_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_YCbCrOutGen.t_red_out[9]_i_1\,
      Q => t_red_out_0(9),
      R => \<const0>\
    );
\Y[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B088B38880888388"
    )
    port map (
      I0 => \^o56\(2),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o44\,
      I5 => \^o57\(2),
      O => O71
    );
\Y[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B08BB38B808B838B"
    )
    port map (
      I0 => \^o56\(3),
      I1 => I54,
      I2 => I74,
      I3 => I73,
      I4 => \^o44\,
      I5 => \^o57\(3),
      O => \n_0_Y[3]_i_3\
    );
\Y[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => XHatchH_d,
      I1 => XHatchV_d,
      O => \^o44\
    );
\Y[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0A0C0AFC0"
    )
    port map (
      I0 => \^o56\(4),
      I1 => \^o57\(4),
      I2 => I74,
      I3 => I54,
      I4 => RLDataAddr(4),
      I5 => RLDataAddr(3),
      O => O55
    );
\Y[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
    port map (
      I0 => RLDataAddr(4),
      I1 => RLDataAddr(2),
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(3),
      I4 => I54,
      O => O96
    );
\Y[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => I54,
      I1 => RLDataAddr(4),
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(3),
      O => O69
    );
\Y[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => I54,
      I1 => RLDataAddr(4),
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(3),
      O => O68
    );
\Y[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => I54,
      I1 => RLDataAddr(4),
      I2 => RLDataAddr(1),
      I3 => RLDataAddr(3),
      O => O67
    );
\Y[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I54,
      I1 => XHatchV_d,
      I2 => XHatchH_d,
      O => O43
    );
\Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(0),
      Q => O100(0),
      R => \<const0>\
    );
\Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(1),
      Q => O100(1),
      R => \<const0>\
    );
\Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(2),
      Q => O100(2),
      R => \<const0>\
    );
\Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => n_25_ZPlate1,
      Q => O100(3),
      R => \<const0>\
    );
\Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(3),
      Q => Y(4),
      R => \<const0>\
    );
\Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(4),
      Q => Y(5),
      R => \<const0>\
    );
\Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(5),
      Q => Y(6),
      R => \<const0>\
    );
\Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(6),
      Q => Y(7),
      R => \<const0>\
    );
\Y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(7),
      Q => Y(8),
      R => \<const0>\
    );
\Y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I144(8),
      Q => Y(9),
      R => \<const0>\
    );
\ZPStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I48,
      Q => \^o30\,
      R => \<const0>\
    );
\ZPStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(2),
      Q => \n_0_ZPStart_reg[10]\,
      R => \<const0>\
    );
\ZPStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(3),
      Q => \n_0_ZPStart_reg[11]\,
      R => \<const0>\
    );
\ZPStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(4),
      Q => \n_0_ZPStart_reg[12]\,
      R => \<const0>\
    );
\ZPStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(5),
      Q => \n_0_ZPStart_reg[13]\,
      R => \<const0>\
    );
\ZPStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(6),
      Q => \n_0_ZPStart_reg[14]\,
      R => \<const0>\
    );
\ZPStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \^q\(0),
      Q => \n_0_ZPStart_reg[15]\,
      R => \<const0>\
    );
\ZPStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I47,
      Q => \^o29\,
      R => \<const0>\
    );
\ZPStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I46,
      Q => \^o28\,
      R => \<const0>\
    );
\ZPStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I45,
      Q => \^o27\,
      R => \<const0>\
    );
\ZPStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I44,
      Q => \^o26\,
      R => \<const0>\
    );
\ZPStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I43,
      Q => \^o25\,
      R => \<const0>\
    );
\ZPStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I42,
      Q => \^o24\,
      R => \<const0>\
    );
\ZPStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I41,
      Q => \^o23\,
      R => \<const0>\
    );
\ZPStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(0),
      Q => \n_0_ZPStart_reg[8]\,
      R => \<const0>\
    );
\ZPStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I40,
      D => \RampStart_reg__0\(1),
      Q => \n_0_ZPStart_reg[9]\,
      R => \<const0>\
    );
ZPlate1: entity work.v_tpg_0zplate
    port map (
      D(0) => n_25_ZPlate1,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      I1 => I1,
      I10 => \n_0_ZPStart_reg[9]\,
      I107 => I107,
      I108 => I108,
      I109 => I109,
      I11 => \n_0_ZPStart_reg[8]\,
      I110 => I110,
      I111 => I111,
      I112 => I112,
      I113 => I113,
      I12 => \n_0_Y[3]_i_3\,
      I13 => \n_7_Generate2ChInput.GreenComponentDelay\,
      I14 => \n_0_Cb[2]_i_3\,
      I15 => \n_12_Generate2ChInput.BlueComponentDelay\,
      I16 => \n_0_Cr[2]_i_3\,
      I17 => \n_11_Generate2ChInput.BlueComponentDelay\,
      I18 => \n_0_Cr[3]_i_3\,
      I19 => \n_13_Generate2ChInput.BlueComponentDelay\,
      I2 => \^d_enable\,
      I20(3 downto 0) => I20(3 downto 0),
      I21(3 downto 0) => I21(3 downto 0),
      I22(3 downto 0) => I22(3 downto 0),
      I23 => \n_0_Cr[4]_i_3\,
      I24 => \n_14_Generate2ChInput.BlueComponentDelay\,
      I25 => \n_0_Cr[5]_i_3\,
      I26 => \n_15_Generate2ChInput.BlueComponentDelay\,
      I27 => \n_0_Cr[6]_i_3\,
      I28 => \n_16_Generate2ChInput.BlueComponentDelay\,
      I3 => I2,
      I4 => \n_0_ZPStart_reg[15]\,
      I5 => \n_0_ZPStart_reg[14]\,
      I6 => \n_0_ZPStart_reg[13]\,
      I7 => \n_0_ZPStart_reg[12]\,
      I72 => I72,
      I8 => \n_0_ZPStart_reg[11]\,
      I9 => \n_0_ZPStart_reg[10]\,
      NewVDelta_reg(15 downto 0) => NewVDelta_reg(15 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => O1,
      O2(0) => n_26_ZPlate1,
      O23 => \^o23\,
      O24 => \^o24\,
      O25 => \^o25\,
      O26 => \^o26\,
      O27 => \^o27\,
      O28 => \^o28\,
      O29 => \^o29\,
      O3(4) => n_27_ZPlate1,
      O3(3) => n_28_ZPlate1,
      O3(2) => n_29_ZPlate1,
      O3(1) => n_30_ZPlate1,
      O3(0) => n_31_ZPlate1,
      O30 => \^o30\,
      aclk => aclk,
      \core_control_regs[3]\(31 downto 0) => \core_control_regs[3]\(31 downto 0),
      d_vsync0 => d_vsync0
    );
\bar_Cb[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      O => \n_0_bar_Cb[3]_i_1\
    );
\bar_Cb[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BarSel(1),
      I1 => BarSel(2),
      O => \n_0_bar_Cb[4]_i_1\
    );
\bar_Cb[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      O => \n_0_bar_Cb[5]_i_1\
    );
\bar_Cb[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      I2 => BarSel(0),
      O => \n_0_bar_Cb[6]_i_1\
    );
\bar_Cb[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => BarSel(0),
      I1 => BarSel(2),
      I2 => BarSel(1),
      O => \n_0_bar_Cb[7]_i_1\
    );
\bar_Cb[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(0),
      I2 => BarSel(1),
      O => \n_0_bar_Cb[8]_i_1\
    );
\bar_Cb[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      I2 => BarSel(0),
      O => \n_0_bar_Cb[9]_i_1\
    );
\bar_Cb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => bar_Cb(0),
      R => \<const0>\
    );
\bar_Cb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => bar_Cb(1),
      R => \<const0>\
    );
\bar_Cb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => \^o76\(0),
      R => \<const0>\
    );
\bar_Cb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[3]_i_1\,
      Q => \^o76\(1),
      R => \<const0>\
    );
\bar_Cb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[4]_i_1\,
      Q => \^o76\(2),
      R => \<const0>\
    );
\bar_Cb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[5]_i_1\,
      Q => \^o76\(3),
      R => \<const0>\
    );
\bar_Cb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[6]_i_1\,
      Q => \^o76\(4),
      R => \<const0>\
    );
\bar_Cb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[7]_i_1\,
      Q => \^o76\(5),
      R => \<const0>\
    );
\bar_Cb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[8]_i_1\,
      Q => \^o76\(6),
      R => \<const0>\
    );
\bar_Cb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cb[9]_i_1\,
      Q => \^o76\(7),
      R => \<const0>\
    );
\bar_Cr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      I2 => BarSel(0),
      O => \n_0_bar_Cr[2]_i_1\
    );
\bar_Cr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      I2 => BarSel(0),
      O => \n_0_bar_Cr[3]_i_1\
    );
\bar_Cr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(0),
      O => \n_0_bar_Cr[4]_i_1\
    );
\bar_Cr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(0),
      O => \n_0_bar_Cr[5]_i_1\
    );
\bar_Cr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      I2 => BarSel(0),
      O => \n_0_bar_Cr[6]_i_1\
    );
\bar_Cr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(1),
      I2 => BarSel(0),
      O => \n_0_bar_Cr[7]_i_1\
    );
\bar_Cr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BarSel(2),
      I1 => BarSel(0),
      I2 => BarSel(1),
      O => \n_0_bar_Cr[8]_i_1\
    );
\bar_Cr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => BarSel(0),
      I1 => BarSel(2),
      I2 => BarSel(1),
      O => \n_0_bar_Cr[9]_i_1\
    );
\bar_Cr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => bar_Cr(0),
      R => \<const0>\
    );
\bar_Cr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => bar_Cr(1),
      R => \<const0>\
    );
\bar_Cr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[2]_i_1\,
      Q => \^o73\(0),
      R => \<const0>\
    );
\bar_Cr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[3]_i_1\,
      Q => \^o73\(1),
      R => \<const0>\
    );
\bar_Cr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[4]_i_1\,
      Q => \^o73\(2),
      R => \<const0>\
    );
\bar_Cr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[5]_i_1\,
      Q => \^o73\(3),
      R => \<const0>\
    );
\bar_Cr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[6]_i_1\,
      Q => \^o73\(4),
      R => \<const0>\
    );
\bar_Cr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[7]_i_1\,
      Q => \^o73\(5),
      R => \<const0>\
    );
\bar_Cr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[8]_i_1\,
      Q => \^o73\(6),
      R => \<const0>\
    );
\bar_Cr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Cr[9]_i_1\,
      Q => \^o73\(7),
      R => \<const0>\
    );
\bar_Y[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BarSel(1),
      I1 => BarSel(0),
      O => \n_0_bar_Y[2]_i_1\
    );
\bar_Y[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BarSel(1),
      I1 => BarSel(0),
      O => \n_0_bar_Y[3]_i_1\
    );
\bar_Y[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BarSel(0),
      O => \n_0_bar_Y[5]_i_1\
    );
\bar_Y[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BarSel(0),
      O => \n_0_bar_Y[7]_i_1\
    );
\bar_Y[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BarSel(1),
      O => \n_0_bar_Y[8]_i_1\
    );
\bar_Y[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BarSel(2),
      O => \n_0_bar_Y[9]_i_1\
    );
\bar_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => \^o56\(0),
      R => \<const0>\
    );
\bar_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => \^o56\(1),
      R => \<const0>\
    );
\bar_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Y[2]_i_1\,
      Q => \^o56\(2),
      R => \<const0>\
    );
\bar_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Y[3]_i_1\,
      Q => \^o56\(3),
      R => \<const0>\
    );
\bar_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \<const0>\,
      Q => \^o56\(4),
      R => \<const0>\
    );
\bar_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Y[5]_i_1\,
      Q => \^o56\(5),
      R => \<const0>\
    );
\bar_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => BarSel(0),
      Q => \^o56\(6),
      R => \<const0>\
    );
\bar_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Y[7]_i_1\,
      Q => \^o56\(7),
      R => \<const0>\
    );
\bar_Y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Y[8]_i_1\,
      Q => \^o56\(8),
      R => \<const0>\
    );
\bar_Y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_bar_Y[9]_i_1\,
      Q => \^o56\(9),
      R => \<const0>\
    );
d_Enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I33,
      Q => \^d_enable\,
      R => \<const0>\
    );
e_RegisterRLWidth_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002EFF00FF00"
    )
    port map (
      I0 => \^o41\(0),
      I1 => \^o39\(0),
      I2 => \^o58\,
      I3 => \^o21\,
      I4 => \^o10\,
      I5 => I1,
      O => O97
    );
e_RegisterRLWidth_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I38,
      Q => \^o21\,
      R => \<const0>\
    );
\e_blue_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(0),
      I1 => NoisyBlueOut(10),
      O => data15(0)
    );
\e_blue_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(1),
      I1 => NoisyBlueOut(10),
      O => data15(1)
    );
\e_blue_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(2),
      I1 => NoisyBlueOut(10),
      O => data15(2)
    );
\e_blue_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(3),
      I1 => NoisyBlueOut(10),
      O => data15(3)
    );
\e_blue_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(4),
      I1 => NoisyBlueOut(10),
      O => data15(4)
    );
\e_blue_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(5),
      I1 => NoisyBlueOut(10),
      O => data15(5)
    );
\e_blue_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(6),
      I1 => NoisyBlueOut(10),
      O => data15(6)
    );
\e_blue_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(7),
      I1 => NoisyBlueOut(10),
      O => data15(7)
    );
\e_blue_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(8),
      I1 => NoisyBlueOut(10),
      O => data15(8)
    );
\e_blue_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NoisyBlueOut(10),
      I1 => NoisyBlueOut(9),
      O => data15(9)
    );
\e_blue_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(0),
      Q => da(10),
      R => \<const0>\
    );
\e_blue_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(1),
      Q => da(11),
      R => \<const0>\
    );
\e_blue_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(2),
      Q => da(12),
      R => \<const0>\
    );
\e_blue_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(3),
      Q => da(13),
      R => \<const0>\
    );
\e_blue_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(4),
      Q => da(14),
      R => \<const0>\
    );
\e_blue_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(5),
      Q => da(15),
      R => \<const0>\
    );
\e_blue_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(6),
      Q => da(16),
      R => \<const0>\
    );
\e_blue_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(7),
      Q => da(17),
      R => \<const0>\
    );
\e_blue_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(8),
      Q => da(18),
      R => \<const0>\
    );
\e_blue_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => data15(9),
      Q => da(19),
      R => \<const0>\
    );
\e_green_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[0]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(0),
      O => \n_0_e_green_out[0]_i_1\
    );
\e_green_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(0),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(0),
      O => \n_0_e_green_out[0]_i_2\
    );
\e_green_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[1]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(1),
      O => \n_0_e_green_out[1]_i_1\
    );
\e_green_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(1),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(1),
      O => \n_0_e_green_out[1]_i_2\
    );
\e_green_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[2]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(2),
      O => \n_0_e_green_out[2]_i_1\
    );
\e_green_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(2),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(2),
      O => \n_0_e_green_out[2]_i_2\
    );
\e_green_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[3]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(3),
      O => \n_0_e_green_out[3]_i_1\
    );
\e_green_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(3),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(3),
      O => \n_0_e_green_out[3]_i_2\
    );
\e_green_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[4]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(4),
      O => \n_0_e_green_out[4]_i_1\
    );
\e_green_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(4),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(4),
      O => \n_0_e_green_out[4]_i_2\
    );
\e_green_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[5]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(5),
      O => \n_0_e_green_out[5]_i_1\
    );
\e_green_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(5),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(5),
      O => \n_0_e_green_out[5]_i_2\
    );
\e_green_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[6]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(6),
      O => \n_0_e_green_out[6]_i_1\
    );
\e_green_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(6),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(6),
      O => \n_0_e_green_out[6]_i_2\
    );
\e_green_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[7]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(7),
      O => \n_0_e_green_out[7]_i_1\
    );
\e_green_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(7),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(7),
      O => \n_0_e_green_out[7]_i_2\
    );
\e_green_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAA0082"
    )
    port map (
      I0 => \n_0_e_green_out[8]_i_2\,
      I1 => BayerSel(0),
      I2 => BayerSel(1),
      I3 => I75,
      I4 => NoisyGreenOut(10),
      I5 => NoisyGreenOut(8),
      O => \n_0_e_green_out[8]_i_1\
    );
\e_green_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0FFE"
    )
    port map (
      I0 => NoisyRedOut(10),
      I1 => NoisyRedOut(8),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyBlueOut(10),
      I5 => NoisyBlueOut(8),
      O => \n_0_e_green_out[8]_i_2\
    );
\e_green_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFF06660"
    )
    port map (
      I0 => BayerSel(0),
      I1 => BayerSel(1),
      I2 => NoisyGreenOut(10),
      I3 => NoisyGreenOut(9),
      I4 => I75,
      I5 => \n_0_e_green_out[9]_i_2\,
      O => \n_0_e_green_out[9]_i_1\
    );
\e_green_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00FE00FE00FE000"
    )
    port map (
      I0 => NoisyBlueOut(10),
      I1 => NoisyBlueOut(9),
      I2 => BayerSel(1),
      I3 => BayerSel(0),
      I4 => NoisyRedOut(10),
      I5 => NoisyRedOut(9),
      O => \n_0_e_green_out[9]_i_2\
    );
\e_green_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[0]_i_1\,
      Q => da(0),
      R => \<const0>\
    );
\e_green_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[1]_i_1\,
      Q => da(1),
      R => \<const0>\
    );
\e_green_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[2]_i_1\,
      Q => da(2),
      R => \<const0>\
    );
\e_green_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[3]_i_1\,
      Q => da(3),
      R => \<const0>\
    );
\e_green_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[4]_i_1\,
      Q => da(4),
      R => \<const0>\
    );
\e_green_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[5]_i_1\,
      Q => da(5),
      R => \<const0>\
    );
\e_green_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[6]_i_1\,
      Q => da(6),
      R => \<const0>\
    );
\e_green_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[7]_i_1\,
      Q => da(7),
      R => \<const0>\
    );
\e_green_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[8]_i_1\,
      Q => da(8),
      R => \<const0>\
    );
\e_green_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_e_green_out[9]_i_1\,
      Q => da(9),
      R => \<const0>\
    );
eol_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I2,
      Q => \^eol_d1\,
      R => sclr
    );
eol_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \^eol_d1\,
      Q => eol_d2,
      R => sclr
    );
eol_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => eol_d2,
      Q => eol_d3,
      R => sclr
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F714D55AAB28EF0"
    )
    port map (
      I0 => CheckerBoardIndex(0),
      I1 => CheckerBoardIndex(1),
      I2 => CheckerBoardIndex(2),
      I3 => \^sel0\(0),
      I4 => sel(4),
      I5 => sel(5),
      O => n_0_g0_b0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E8D433CC2B1796"
    )
    port map (
      I0 => CheckerBoardIndex(0),
      I1 => CheckerBoardIndex(1),
      I2 => CheckerBoardIndex(2),
      I3 => \^sel0\(0),
      I4 => sel(4),
      I5 => sel(5),
      O => n_0_g0_b1
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4D8E0FF071B255"
    )
    port map (
      I0 => CheckerBoardIndex(0),
      I1 => CheckerBoardIndex(1),
      I2 => CheckerBoardIndex(2),
      I3 => \^sel0\(0),
      I4 => sel(4),
      I5 => sel(5),
      O => n_0_g0_b2
    );
\hdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD1011"
    )
    port map (
      I0 => hdata(0),
      I1 => sof_d2,
      I2 => eol_d2,
      I3 => eol_d3,
      I4 => \RampStart_reg__0\(0),
      O => \n_0_hdata[0]_i_1\
    );
\hdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6F606000606"
    )
    port map (
      I0 => hdata(0),
      I1 => hdata(1),
      I2 => sof_d2,
      I3 => eol_d2,
      I4 => eol_d3,
      I5 => \RampStart_reg__0\(1),
      O => \n_0_hdata[1]_i_1\
    );
\hdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
    port map (
      I0 => \^o42\(0),
      I1 => hdata(0),
      I2 => hdata(1),
      I3 => \n_0_hdata[9]_i_3\,
      I4 => \RampStart_reg__0\(2),
      O => \n_0_hdata[2]_i_1\
    );
\hdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
    port map (
      I0 => \^o42\(1),
      I1 => hdata(1),
      I2 => hdata(0),
      I3 => \^o42\(0),
      I4 => \n_0_hdata[9]_i_3\,
      I5 => \RampStart_reg__0\(3),
      O => \n_0_hdata[3]_i_1\
    );
\hdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFF9F909000909"
    )
    port map (
      I0 => \^o42\(2),
      I1 => \n_0_hdata[4]_i_2\,
      I2 => sof_d2,
      I3 => eol_d2,
      I4 => eol_d3,
      I5 => \RampStart_reg__0\(4),
      O => \n_0_hdata[4]_i_1\
    );
\hdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^o42\(0),
      I1 => hdata(0),
      I2 => hdata(1),
      I3 => \^o42\(1),
      O => \n_0_hdata[4]_i_2\
    );
\hdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFF9F909000909"
    )
    port map (
      I0 => \n_0_hdata[5]_i_2\,
      I1 => \^o42\(3),
      I2 => sof_d2,
      I3 => eol_d2,
      I4 => eol_d3,
      I5 => \RampStart_reg__0\(5),
      O => \n_0_hdata[5]_i_1\
    );
\hdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \^o42\(1),
      I1 => hdata(1),
      I2 => hdata(0),
      I3 => \^o42\(0),
      I4 => \^o42\(2),
      O => \n_0_hdata[5]_i_2\
    );
\hdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6F606000606"
    )
    port map (
      I0 => \^o42\(4),
      I1 => \n_0_hdata[8]_i_2\,
      I2 => sof_d2,
      I3 => eol_d2,
      I4 => eol_d3,
      I5 => \RampStart_reg__0\(6),
      O => \n_0_hdata[6]_i_1\
    );
\hdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
    port map (
      I0 => \^o42\(5),
      I1 => \n_0_hdata[8]_i_2\,
      I2 => \^o42\(4),
      I3 => \n_0_hdata[9]_i_3\,
      I4 => \^q\(0),
      O => \n_0_hdata[7]_i_1\
    );
\hdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
    port map (
      I0 => \^o42\(6),
      I1 => \^o42\(4),
      I2 => \n_0_hdata[8]_i_2\,
      I3 => \^o42\(5),
      I4 => \n_0_hdata[9]_i_3\,
      I5 => \^q\(1),
      O => \n_0_hdata[8]_i_1\
    );
\hdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o42\(3),
      I1 => \^o42\(2),
      I2 => \^o42\(0),
      I3 => hdata(0),
      I4 => hdata(1),
      I5 => \^o42\(1),
      O => \n_0_hdata[8]_i_2\
    );
\hdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
    port map (
      I0 => \^o42\(7),
      I1 => \n_0_hdata[9]_i_2\,
      I2 => \^o42\(6),
      I3 => \n_0_hdata[9]_i_3\,
      I4 => \^q\(2),
      O => \n_0_hdata[9]_i_1\
    );
\hdata[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o42\(5),
      I1 => \n_0_hdata[8]_i_2\,
      I2 => \^o42\(4),
      O => \n_0_hdata[9]_i_2\
    );
\hdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => sof_d2,
      I1 => eol_d2,
      I2 => eol_d3,
      O => \n_0_hdata[9]_i_3\
    );
\hdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[0]_i_1\,
      Q => hdata(0),
      R => sclr
    );
\hdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[1]_i_1\,
      Q => hdata(1),
      R => sclr
    );
\hdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[2]_i_1\,
      Q => \^o42\(0),
      R => sclr
    );
\hdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[3]_i_1\,
      Q => \^o42\(1),
      R => sclr
    );
\hdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[4]_i_1\,
      Q => \^o42\(2),
      R => sclr
    );
\hdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[5]_i_1\,
      Q => \^o42\(3),
      R => sclr
    );
\hdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[6]_i_1\,
      Q => \^o42\(4),
      R => sclr
    );
\hdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[7]_i_1\,
      Q => \^o42\(5),
      R => sclr
    );
\hdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[8]_i_1\,
      Q => \^o42\(6),
      R => sclr
    );
\hdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \n_0_hdata[9]_i_1\,
      Q => \^o42\(7),
      R => sclr
    );
prng_rst_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => I39,
      Q => O22,
      R => \<const0>\
    );
sof_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => I3,
      Q => \^sof_d1\,
      R => sclr
    );
sof_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => I1,
      D => \^sof_d1\,
      Q => sof_d2,
      R => sclr
    );
\vdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
    port map (
      I0 => \vdata_reg__0\(0),
      I1 => \RampStart_reg__0\(0),
      I2 => sof_d2,
      O => p_0_in(0)
    );
\vdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \RampStart_reg__0\(1),
      I1 => sof_d2,
      I2 => \vdata_reg__0\(0),
      I3 => \vdata_reg__0\(1),
      O => p_0_in(1)
    );
\vdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
    port map (
      I0 => \RampStart_reg__0\(2),
      I1 => sof_d2,
      I2 => \vdata_reg__0\(2),
      I3 => \vdata_reg__0\(0),
      I4 => \vdata_reg__0\(1),
      O => p_0_in(2)
    );
\vdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
    port map (
      I0 => \RampStart_reg__0\(3),
      I1 => sof_d2,
      I2 => \vdata_reg__0\(3),
      I3 => \vdata_reg__0\(1),
      I4 => \vdata_reg__0\(0),
      I5 => \vdata_reg__0\(2),
      O => p_0_in(3)
    );
\vdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \RampStart_reg__0\(4),
      I1 => sof_d2,
      I2 => \vdata_reg__0\(4),
      I3 => \n_0_vdata[4]_i_2\,
      O => p_0_in(4)
    );
\vdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \vdata_reg__0\(2),
      I1 => \vdata_reg__0\(0),
      I2 => \vdata_reg__0\(1),
      I3 => \vdata_reg__0\(3),
      O => \n_0_vdata[4]_i_2\
    );
\vdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \RampStart_reg__0\(5),
      I1 => sof_d2,
      I2 => \n_0_vdata[5]_i_2\,
      I3 => \vdata_reg__0\(5),
      O => p_0_in(5)
    );
\vdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \vdata_reg__0\(3),
      I1 => \vdata_reg__0\(1),
      I2 => \vdata_reg__0\(0),
      I3 => \vdata_reg__0\(2),
      I4 => \vdata_reg__0\(4),
      O => \n_0_vdata[5]_i_2\
    );
\vdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \RampStart_reg__0\(6),
      I1 => sof_d2,
      I2 => \vdata_reg__0\(6),
      I3 => \n_0_vdata[8]_i_2\,
      O => p_0_in(6)
    );
\vdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
    port map (
      I0 => \^q\(0),
      I1 => sof_d2,
      I2 => \^o49\(0),
      I3 => \n_0_vdata[8]_i_2\,
      I4 => \vdata_reg__0\(6),
      O => p_0_in(7)
    );
\vdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
    port map (
      I0 => \^q\(1),
      I1 => sof_d2,
      I2 => \^o49\(1),
      I3 => \vdata_reg__0\(6),
      I4 => \n_0_vdata[8]_i_2\,
      I5 => \^o49\(0),
      O => p_0_in(8)
    );
\vdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \vdata_reg__0\(5),
      I1 => \vdata_reg__0\(4),
      I2 => \vdata_reg__0\(2),
      I3 => \vdata_reg__0\(0),
      I4 => \vdata_reg__0\(1),
      I5 => \vdata_reg__0\(3),
      O => \n_0_vdata[8]_i_2\
    );
\vdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => I1,
      I1 => eol_d3,
      I2 => eol_d2,
      I3 => sof_d2,
      O => \n_0_vdata[9]_i_1\
    );
\vdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
    port map (
      I0 => \^q\(2),
      I1 => sof_d2,
      I2 => \^o49\(2),
      I3 => \n_0_vdata[9]_i_3\,
      I4 => \^o49\(1),
      O => p_0_in(9)
    );
\vdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o49\(0),
      I1 => \n_0_vdata[8]_i_2\,
      I2 => \vdata_reg__0\(6),
      O => \n_0_vdata[9]_i_3\
    );
\vdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(0),
      Q => \vdata_reg__0\(0),
      R => sclr
    );
\vdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(1),
      Q => \vdata_reg__0\(1),
      R => sclr
    );
\vdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(2),
      Q => \vdata_reg__0\(2),
      R => sclr
    );
\vdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(3),
      Q => \vdata_reg__0\(3),
      R => sclr
    );
\vdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(4),
      Q => \vdata_reg__0\(4),
      R => sclr
    );
\vdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(5),
      Q => \vdata_reg__0\(5),
      R => sclr
    );
\vdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(6),
      Q => \vdata_reg__0\(6),
      R => sclr
    );
\vdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(7),
      Q => \^o49\(0),
      R => sclr
    );
\vdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(8),
      Q => \^o49\(1),
      R => sclr
    );
\vdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_vdata[9]_i_1\,
      D => p_0_in(9),
      Q => \^o49\(2),
      R => sclr
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0axi_lite_ipif is
  port (
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ipif_RdAck : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ipif_Error : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end v_tpg_0axi_lite_ipif;

architecture STRUCTURE of v_tpg_0axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.v_tpg_0slave_attachment
    port map (
      D(4 downto 0) => D(4 downto 0),
      I1(1 downto 0) => I1(1 downto 0),
      I2(31 downto 0) => I2(31 downto 0),
      ipif_Error => ipif_Error,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(2 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0axis_output_buffer is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sclr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    core_d : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclken : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    resetn : in STD_LOGIC;
    O59 : in STD_LOGIC;
    O50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end v_tpg_0axis_output_buffer;

architecture STRUCTURE of v_tpg_0axis_output_buffer is
begin
UOSD_AXIS_SYNC_FIFO: entity work.v_tpg_0synch_fifo_fallthru
    port map (
      CO(0) => CO(0),
      I1 => I1,
      I78 => I78,
      I79 => I79,
      I80 => I80,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O50(0) => O50(0),
      O58 => O58,
      O59 => O59,
      O85 => O85,
      aclk => aclk,
      aclken => aclken,
      core_d => core_d,
      da(21 downto 0) => da(21 downto 0),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tdata(19 downto 0) => m_axis_video_tdata(19 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser => m_axis_video_tuser,
      m_axis_video_tvalid => m_axis_video_tvalid,
      p_0_in => p_0_in,
      resetn => resetn,
      sclr => sclr
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0tpg_top is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    d_vsync : out STD_LOGIC;
    UseStuckPixel : out STD_LOGIC;
    vid_eol_in : out STD_LOGIC;
    vid_sof_in : out STD_LOGIC;
    t_red_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    t_green_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    t_blue_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    NewVDelta_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BoxEn : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC;
    axi_fifo_empty : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_i : out STD_LOGIC;
    core_en_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O87 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_video_tuser : out STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    aclk : in STD_LOGIC;
    sclr : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    aclken : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I35 : in STD_LOGIC;
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I76 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I77 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    core_d : in STD_LOGIC;
    I80 : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_tready : in STD_LOGIC;
    I81 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    I88 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC;
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    I94 : in STD_LOGIC;
    I95 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    I97 : in STD_LOGIC;
    I98 : in STD_LOGIC;
    I99 : in STD_LOGIC;
    I100 : in STD_LOGIC;
    I101 : in STD_LOGIC;
    I102 : in STD_LOGIC;
    I103 : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I105 : in STD_LOGIC;
    I106 : in STD_LOGIC;
    I107 : in STD_LOGIC;
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I111 : in STD_LOGIC;
    I112 : in STD_LOGIC;
    I113 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I115 : in STD_LOGIC;
    I116 : in STD_LOGIC;
    eof_i3_out : in STD_LOGIC;
    I117 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I118 : in STD_LOGIC;
    I119 : in STD_LOGIC;
    I120 : in STD_LOGIC;
    I121 : in STD_LOGIC;
    I122 : in STD_LOGIC;
    I123 : in STD_LOGIC;
    I124 : in STD_LOGIC;
    I125 : in STD_LOGIC;
    I126 : in STD_LOGIC;
    I127 : in STD_LOGIC;
    I128 : in STD_LOGIC;
    I129 : in STD_LOGIC;
    I130 : in STD_LOGIC;
    I131 : in STD_LOGIC;
    I132 : in STD_LOGIC;
    I133 : in STD_LOGIC;
    I134 : in STD_LOGIC;
    I135 : in STD_LOGIC;
    I136 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I137 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I138 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I139 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 12 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I140 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I141 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I142 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I143 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I144 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I145 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in : in STD_LOGIC;
    clear : in STD_LOGIC;
    I146 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I147 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I148 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I149 : in STD_LOGIC;
    I150 : in STD_LOGIC;
    I151 : in STD_LOGIC;
    I152 : in STD_LOGIC;
    I153 : in STD_LOGIC;
    I154 : in STD_LOGIC;
    I155 : in STD_LOGIC;
    I156 : in STD_LOGIC;
    I157 : in STD_LOGIC;
    I158 : in STD_LOGIC;
    I159 : in STD_LOGIC;
    I160 : in STD_LOGIC;
    I161 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end v_tpg_0tpg_top;

architecture STRUCTURE of v_tpg_0tpg_top is
  signal \^boxen\ : STD_LOGIC;
  signal Enable : STD_LOGIC;
  signal LineRepeatCountEn : STD_LOGIC;
  signal LineRepeatCountEn1_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o50\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o52\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o58\ : STD_LOGIC;
  signal \^o59\ : STD_LOGIC;
  signal PRNG4PrstEn : STD_LOGIC;
  signal XHatchV : STD_LOGIC;
  signal XHatchV0 : STD_LOGIC;
  signal \ZPlate1/d_vsync0\ : STD_LOGIC;
  signal d_Enable : STD_LOGIC;
  signal da : STD_LOGIC_VECTOR ( 21 to 21 );
  signal e_RegisterRLWidth11_out : STD_LOGIC;
  signal eol_d1 : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal eqOp4_out : STD_LOGIC;
  signal eqOp5_out : STD_LOGIC;
  signal eqOp6_out : STD_LOGIC;
  signal \^fifo_wr_i\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp36_in : STD_LOGIC;
  signal intcore_data_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal n_0_BoxEn_i_1 : STD_LOGIC;
  signal n_0_EnableCheckerBoard_i_1 : STD_LOGIC;
  signal n_0_EnableTartan_i_1 : STD_LOGIC;
  signal n_0_Enable_i_1 : STD_LOGIC;
  signal n_0_HBoxEn_i_1 : STD_LOGIC;
  signal n_0_LineRepeatCountEn_i_1 : STD_LOGIC;
  signal n_0_RegisterRLHeight_i_1 : STD_LOGIC;
  signal n_0_RegisterRLWidth_i_1 : STD_LOGIC;
  signal n_0_VBoxEn_i_1 : STD_LOGIC;
  signal n_0_XHatchV_i_1 : STD_LOGIC;
  signal \n_0_YCbCrOutGen.CSel_i_1\ : STD_LOGIC;
  signal n_0_d_Enable_i_1 : STD_LOGIC;
  signal \n_11_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_12_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_13_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_15_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_162_intcore : STD_LOGIC;
  signal \n_16_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_175_intcore : STD_LOGIC;
  signal \n_17_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_18_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_20_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_21_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_225_intcore : STD_LOGIC;
  signal \n_22_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_23_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_24_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_26_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_27_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_29_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_46_intcore : STD_LOGIC;
  signal n_47_intcore : STD_LOGIC;
  signal n_48_intcore : STD_LOGIC;
  signal n_49_intcore : STD_LOGIC;
  signal n_4_axi_out_fifo : STD_LOGIC;
  signal n_51_intcore : STD_LOGIC;
  signal n_52_intcore : STD_LOGIC;
  signal n_53_intcore : STD_LOGIC;
  signal n_55_intcore : STD_LOGIC;
  signal n_5_axi_out_fifo : STD_LOGIC;
  signal n_73_intcore : STD_LOGIC;
  signal n_74_intcore : STD_LOGIC;
  signal \n_75_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_76_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_77_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_78_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_78_intcore : STD_LOGIC;
  signal \n_79_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_79_intcore : STD_LOGIC;
  signal n_7_axi_out_fifo : STD_LOGIC;
  signal \n_80_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_80_intcore : STD_LOGIC;
  signal \n_81_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_81_intcore : STD_LOGIC;
  signal \n_82_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_82_intcore : STD_LOGIC;
  signal \n_83_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_83_intcore : STD_LOGIC;
  signal \n_84_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_84_intcore : STD_LOGIC;
  signal \n_85_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_85_intcore : STD_LOGIC;
  signal \n_86_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_87_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_87_intcore : STD_LOGIC;
  signal \n_88_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_89_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_90_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal \n_91_axi_control_module_local.axi_control\ : STD_LOGIC;
  signal n_91_intcore : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prng_rst : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sof_d1 : STD_LOGIC;
  signal \^vid_eol_in\ : STD_LOGIC;
  signal \^vid_sof_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Enable_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of d_Enable_i_1 : label is "soft_lutpair134";
begin
  BoxEn <= \^boxen\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4(0) <= \^o4\(0);
  O50(0) <= \^o50\(0);
  O52(0) <= \^o52\(0);
  O58 <= \^o58\;
  O59 <= \^o59\;
  fifo_wr_i <= \^fifo_wr_i\;
  \out\(5 downto 0) <= \^out\(5 downto 0);
  vid_eol_in <= \^vid_eol_in\;
  vid_sof_in <= \^vid_sof_in\;
BoxEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
    port map (
      I0 => n_47_intcore,
      I1 => n_49_intcore,
      I2 => I20,
      I3 => \^o1\,
      I4 => resetn,
      I5 => \^boxen\,
      O => n_0_BoxEn_i_1
    );
EnableCheckerBoard_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFF80000000"
    )
    port map (
      I0 => I21,
      I1 => I22,
      I2 => \^o1\,
      I3 => I23,
      I4 => I24,
      I5 => n_52_intcore,
      O => n_0_EnableCheckerBoard_i_1
    );
EnableTartan_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF40000000"
    )
    port map (
      I0 => I21,
      I1 => I22,
      I2 => \^o1\,
      I3 => I23,
      I4 => I24,
      I5 => n_51_intcore,
      O => n_0_EnableTartan_i_1
    );
Enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Enable,
      I1 => \^o1\,
      O => n_0_Enable_i_1
    );
HBoxEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
    port map (
      I0 => eqOp2_out,
      I1 => eqOp6_out,
      I2 => \^vid_sof_in\,
      I3 => \n_77_axi_control_module_local.axi_control\,
      I4 => \n_23_axi_control_module_local.axi_control\,
      I5 => n_49_intcore,
      O => n_0_HBoxEn_i_1
    );
LineRepeatCountEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => n_73_intcore,
      I1 => eqOp6_out,
      I2 => n_53_intcore,
      I3 => n_162_intcore,
      I4 => LineRepeatCountEn1_out,
      I5 => LineRepeatCountEn,
      O => n_0_LineRepeatCountEn_i_1
    );
RegisterRLHeight_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001000AAAA"
    )
    port map (
      I0 => n_53_intcore,
      I1 => n_73_intcore,
      I2 => n_162_intcore,
      I3 => eqOp6_out,
      I4 => \^o1\,
      I5 => e_RegisterRLWidth11_out,
      O => n_0_RegisterRLHeight_i_1
    );
RegisterRLWidth_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => n_73_intcore,
      I1 => \^o1\,
      I2 => resetn,
      I3 => n_55_intcore,
      O => n_0_RegisterRLWidth_i_1
    );
VBoxEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7FF00008080"
    )
    port map (
      I0 => resetn,
      I1 => \^o1\,
      I2 => eqOp4_out,
      I3 => eqOp3_out,
      I4 => \^vid_sof_in\,
      I5 => n_47_intcore,
      O => n_0_VBoxEn_i_1
    );
XHatchV_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
    port map (
      I0 => XHatchV,
      I1 => XHatchV0,
      I2 => resetn,
      I3 => \^vid_sof_in\,
      I4 => \^o1\,
      O => n_0_XHatchV_i_1
    );
\YCbCrOutGen.CSel_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAAAAA05AAAAAA"
    )
    port map (
      I0 => \^o2\,
      I1 => \^out\(0),
      I2 => n_175_intcore,
      I3 => resetn,
      I4 => \^o1\,
      I5 => \^vid_sof_in\,
      O => \n_0_YCbCrOutGen.CSel_i_1\
    );
\axi_control_module_local.axi_control\: entity work.v_tpg_0axi4s_control_local
    port map (
      CO(0) => \^o52\(0),
      D(2 downto 0) => D(2 downto 0),
      E(0) => \n_15_axi_control_module_local.axi_control\,
      I1 => n_53_intcore,
      I10 => n_79_intcore,
      I100(0) => \n_13_axi_control_module_local.axi_control\,
      I101(0) => \n_79_axi_control_module_local.axi_control\,
      I102(0) => \n_80_axi_control_module_local.axi_control\,
      I103(0) => \n_24_axi_control_module_local.axi_control\,
      I104(0) => \n_29_axi_control_module_local.axi_control\,
      I105(0) => \n_20_axi_control_module_local.axi_control\,
      I106(0) => \n_11_axi_control_module_local.axi_control\,
      I11 => n_80_intcore,
      I12 => n_81_intcore,
      I13 => n_82_intcore,
      I14 => n_83_intcore,
      I146(3 downto 0) => I146(3 downto 0),
      I147(3 downto 0) => I147(3 downto 0),
      I148(0) => \n_12_axi_control_module_local.axi_control\,
      I15 => n_84_intcore,
      I16 => n_85_intcore,
      I17 => n_7_axi_out_fifo,
      I18 => clear,
      I19 => n_5_axi_out_fifo,
      I2 => n_74_intcore,
      I20(2 downto 0) => I148(2 downto 0),
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3(12) => I93,
      I3(11) => I90,
      I3(10) => I89,
      I3(9) => I92,
      I3(8) => I91,
      I3(7) => I83,
      I3(6) => I82,
      I3(5) => I85,
      I3(4) => I84,
      I3(3) => I87,
      I3(2) => I86,
      I3(1 downto 0) => I88(1 downto 0),
      I35 => I35,
      I4(12) => I102,
      I4(11) => I103,
      I4(10) => I104,
      I4(9) => I105,
      I4(8) => I106,
      I4(7) => I94,
      I4(6) => I95,
      I4(5) => I96,
      I4(4) => I97,
      I4(3) => I98,
      I4(2) => I99,
      I4(1) => I100,
      I4(0) => I101,
      I5 => n_46_intcore,
      I54 => I54,
      I6 => n_48_intcore,
      I7 => \^o58\,
      I75(0) => I75(0),
      I76(3 downto 0) => I76(3 downto 0),
      I77(2 downto 0) => I77(2 downto 0),
      I8 => n_225_intcore,
      I81(0) => I81(0),
      I9 => n_78_intcore,
      I97(0) => \n_17_axi_control_module_local.axi_control\,
      I98(0) => \n_18_axi_control_module_local.axi_control\,
      I99(0) => \n_22_axi_control_module_local.axi_control\,
      LineRepeatCountEn1_out => LineRepeatCountEn1_out,
      O1 => \^vid_sof_in\,
      O10 => \^o59\,
      O11(12 downto 0) => O63(12 downto 0),
      O12 => \n_75_axi_control_module_local.axi_control\,
      O13 => O13,
      O14 => \n_76_axi_control_module_local.axi_control\,
      O15 => \n_77_axi_control_module_local.axi_control\,
      O16 => \n_78_axi_control_module_local.axi_control\,
      O17 => \n_81_axi_control_module_local.axi_control\,
      O18 => \n_82_axi_control_module_local.axi_control\,
      O19 => \n_83_axi_control_module_local.axi_control\,
      O2 => \^vid_eol_in\,
      O20 => \n_84_axi_control_module_local.axi_control\,
      O21 => \n_85_axi_control_module_local.axi_control\,
      O22 => \n_86_axi_control_module_local.axi_control\,
      O23 => \n_87_axi_control_module_local.axi_control\,
      O24 => \n_88_axi_control_module_local.axi_control\,
      O25 => \n_89_axi_control_module_local.axi_control\,
      O26 => \n_90_axi_control_module_local.axi_control\,
      O27 => \n_91_axi_control_module_local.axi_control\,
      O3 => \^fifo_wr_i\,
      O31(0) => n_87_intcore,
      O32(0) => gtOp36_in,
      O33(0) => eqOp4_out,
      O34(0) => eqOp3_out,
      O35(0) => n_91_intcore,
      O36(0) => gtOp,
      O37(0) => eqOp2_out,
      O38(0) => eqOp1_out,
      O39(0) => eqOp6_out,
      O4 => \^o1\,
      O40(0) => eqOp,
      O41(0) => eqOp5_out,
      O48(0) => O48(0),
      O49(0) => O49(0),
      O5 => \n_21_axi_control_module_local.axi_control\,
      O50(0) => \^o50\(0),
      O51(0) => O51(0),
      O53(0) => O53(0),
      O54(0) => O54(0),
      O55(0) => O55(0),
      O56(0) => O56(0),
      O57(0) => O57(0),
      O6 => \n_23_axi_control_module_local.axi_control\,
      O61(3 downto 0) => O61(3 downto 0),
      O62(2 downto 0) => O62(2 downto 0),
      O7 => \n_26_axi_control_module_local.axi_control\,
      O8 => \n_27_axi_control_module_local.axi_control\,
      O9 => O34,
      PRNG4PrstEn => PRNG4PrstEn,
      Q(0) => Q(0),
      SR(0) => \n_16_axi_control_module_local.axi_control\,
      aclk => aclk,
      aclken => aclken,
      clear => n_4_axi_out_fifo,
      core_en_i => core_en_i,
      d_Enable => d_Enable,
      d_vsync0 => \ZPlate1/d_vsync0\,
      da(1) => da(21),
      da(0) => \^o4\(0),
      e_RegisterRLWidth11_out => e_RegisterRLWidth11_out,
      eof_i3_out => eof_i3_out,
      eol_d1 => eol_d1,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      \out\(12 downto 0) => O60(12 downto 0),
      prng_rst => prng_rst,
      resetn => resetn,
      sclr => sclr,
      sel0(0) => sel0(3),
      sof_d1 => sof_d1
    );
axi_out_fifo: entity work.v_tpg_0axis_output_buffer
    port map (
      CO(0) => \^o52\(0),
      I1 => \^fifo_wr_i\,
      I78 => I78,
      I79 => I79,
      I80 => I80,
      O1 => O3,
      O2 => axi_fifo_empty,
      O3 => n_4_axi_out_fifo,
      O4 => n_5_axi_out_fifo,
      O5 => n_7_axi_out_fifo,
      O50(0) => \^o50\(0),
      O58 => \^o58\,
      O59 => \^o59\,
      O85 => O85,
      aclk => aclk,
      aclken => aclken,
      core_d => core_d,
      da(21) => da(21),
      da(20) => \^o4\(0),
      da(19 downto 0) => intcore_data_out(19 downto 0),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tdata(19 downto 0) => m_axis_video_tdata(19 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser => m_axis_video_tuser,
      m_axis_video_tvalid => m_axis_video_tvalid,
      p_0_in => p_0_in,
      resetn => resetn,
      sclr => sclr
    );
d_Enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      I0 => d_Enable,
      I1 => Enable,
      I2 => resetn,
      I3 => \^o1\,
      O => n_0_d_Enable_i_1
    );
intcore: entity work.v_tpg_0tpg_core
    port map (
      A(9 downto 0) => A(9 downto 0),
      CO(0) => CO(0),
      D(12) => I93,
      D(11) => I90,
      D(10) => I89,
      D(9) => I92,
      D(8) => I91,
      D(7) => I83,
      D(6) => I82,
      D(5) => I85,
      D(4) => I84,
      D(3) => I87,
      D(2) => I86,
      D(1 downto 0) => I88(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => \n_15_axi_control_module_local.axi_control\,
      Enable => Enable,
      I1 => \^o1\,
      I10 => I7,
      I100(0) => \n_13_axi_control_module_local.axi_control\,
      I101(0) => \n_79_axi_control_module_local.axi_control\,
      I102(0) => \n_80_axi_control_module_local.axi_control\,
      I103(0) => \n_24_axi_control_module_local.axi_control\,
      I104(0) => \n_29_axi_control_module_local.axi_control\,
      I105(0) => \n_20_axi_control_module_local.axi_control\,
      I106(0) => \n_11_axi_control_module_local.axi_control\,
      I107 => I107,
      I108 => I108,
      I109 => I109,
      I11 => I8,
      I110 => I110,
      I111 => I111,
      I112 => I112,
      I113 => I113,
      I114 => I114,
      I115 => I115,
      I116 => I116,
      I117(1 downto 0) => I117(1 downto 0),
      I118 => I118,
      I119 => I119,
      I12 => I9,
      I120 => I120,
      I121 => I121,
      I122 => I122,
      I123 => I123,
      I124 => I124,
      I125 => I125,
      I126 => I126,
      I127 => I127,
      I128 => I128,
      I129 => I129,
      I13 => I10,
      I130 => I130,
      I131 => I131,
      I132 => I132,
      I133 => I133,
      I134 => I134,
      I135 => I135,
      I136(12 downto 0) => I136(12 downto 0),
      I137(12 downto 0) => I137(12 downto 0),
      I138(9 downto 0) => I138(9 downto 0),
      I139(9 downto 0) => I139(9 downto 0),
      I14 => I11,
      I140(9 downto 0) => I140(9 downto 0),
      I141(9 downto 0) => I141(9 downto 0),
      I142(2 downto 0) => I142(2 downto 0),
      I143(2 downto 0) => I143(2 downto 0),
      I144(8 downto 0) => I144(8 downto 0),
      I145(6 downto 0) => I145(6 downto 0),
      I146 => \n_27_axi_control_module_local.axi_control\,
      I147 => \n_26_axi_control_module_local.axi_control\,
      I148(0) => \n_12_axi_control_module_local.axi_control\,
      I149 => I149,
      I15 => I12,
      I150 => I150,
      I151 => I151,
      I152 => I152,
      I153 => I153,
      I154 => I154,
      I155 => I155,
      I156 => I156,
      I157 => I157,
      I158 => I158,
      I159 => I159,
      I16 => I13,
      I160 => I160,
      I161(0) => I161(0),
      I17 => I14,
      I18 => I15,
      I19 => I16,
      I2 => \^vid_eol_in\,
      I20(3 downto 0) => I17(3 downto 0),
      I21(3 downto 0) => I18(3 downto 0),
      I22(3 downto 0) => I19(3 downto 0),
      I23 => \n_75_axi_control_module_local.axi_control\,
      I24 => n_0_VBoxEn_i_1,
      I25 => \n_76_axi_control_module_local.axi_control\,
      I26 => n_0_HBoxEn_i_1,
      I27 => \n_0_YCbCrOutGen.CSel_i_1\,
      I28 => n_0_EnableTartan_i_1,
      I29 => n_0_EnableCheckerBoard_i_1,
      I3 => \^vid_sof_in\,
      I30 => n_0_RegisterRLHeight_i_1,
      I31 => n_0_LineRepeatCountEn_i_1,
      I32 => n_0_RegisterRLWidth_i_1,
      I33 => n_0_d_Enable_i_1,
      I34 => n_0_XHatchV_i_1,
      I35 => n_0_Enable_i_1,
      I36 => n_0_BoxEn_i_1,
      I37 => \n_81_axi_control_module_local.axi_control\,
      I38 => \n_82_axi_control_module_local.axi_control\,
      I39 => \n_83_axi_control_module_local.axi_control\,
      I4 => I1,
      I40 => \n_77_axi_control_module_local.axi_control\,
      I41 => \n_84_axi_control_module_local.axi_control\,
      I42 => \n_85_axi_control_module_local.axi_control\,
      I43 => \n_86_axi_control_module_local.axi_control\,
      I44 => \n_87_axi_control_module_local.axi_control\,
      I45 => \n_88_axi_control_module_local.axi_control\,
      I46 => \n_89_axi_control_module_local.axi_control\,
      I47 => \n_90_axi_control_module_local.axi_control\,
      I48 => \n_91_axi_control_module_local.axi_control\,
      I49 => I30,
      I5 => I2,
      I50 => I31,
      I51(1 downto 0) => I32(1 downto 0),
      I52(0) => I33(0),
      I53(0) => I34(0),
      I54 => I24,
      I55 => I36,
      I56 => I37,
      I57 => I38,
      I58 => I39,
      I59 => I40,
      I6 => I3,
      I60 => I41,
      I61 => I42,
      I62 => I43,
      I63 => I44,
      I64 => I45,
      I65 => I46,
      I66 => I47,
      I67 => I48,
      I68 => I49,
      I69 => I50,
      I7 => I4,
      I70 => I51,
      I71 => I52,
      I72 => I23,
      I73 => I21,
      I74 => I22,
      I75 => I53,
      I76 => I55,
      I77 => I56,
      I78(0) => I57(0),
      I79 => I58,
      I8 => I5,
      I80 => I59,
      I81 => I60,
      I82 => I61,
      I83 => I62,
      I84 => I63,
      I85 => I64,
      I86 => I65,
      I87 => I66,
      I88 => I67,
      I89 => I68,
      I9 => I6,
      I90 => I69,
      I91 => I70,
      I92 => I71,
      I93 => I72,
      I94 => I73,
      I95 => I74,
      I96 => \n_21_axi_control_module_local.axi_control\,
      I97(0) => \n_17_axi_control_module_local.axi_control\,
      I98(0) => \n_18_axi_control_module_local.axi_control\,
      I99(0) => \n_22_axi_control_module_local.axi_control\,
      LineRepeatCountEn => LineRepeatCountEn,
      NewVDelta_reg(15 downto 0) => NewVDelta_reg(15 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => d_vsync,
      O10 => n_53_intcore,
      O100(3 downto 0) => O79(3 downto 0),
      O101(1 downto 0) => O41(1 downto 0),
      O11 => n_55_intcore,
      O12 => \^boxen\,
      O13(5 downto 0) => O5(5 downto 0),
      O14 => O6,
      O15 => O7,
      O16 => O8,
      O17 => O9,
      O18 => O10,
      O19 => O11,
      O2 => UseStuckPixel,
      O20 => O12,
      O21 => n_73_intcore,
      O22 => n_74_intcore,
      O23 => n_78_intcore,
      O24 => n_79_intcore,
      O25 => n_80_intcore,
      O26 => n_81_intcore,
      O27 => n_82_intcore,
      O28 => n_83_intcore,
      O29 => n_84_intcore,
      O3 => n_46_intcore,
      O30 => n_85_intcore,
      O31(0) => n_87_intcore,
      O32(0) => gtOp36_in,
      O33(0) => eqOp4_out,
      O34(0) => eqOp3_out,
      O35(0) => n_91_intcore,
      O36(0) => gtOp,
      O37(0) => eqOp2_out,
      O38(0) => eqOp1_out,
      O39(0) => eqOp6_out,
      O4 => n_47_intcore,
      O40(0) => eqOp,
      O41(0) => eqOp5_out,
      O42(7 downto 0) => O16(7 downto 0),
      O43 => O18,
      O44 => O19,
      O45(0) => O20(0),
      O46(3 downto 0) => O14(3 downto 0),
      O47(3 downto 0) => O15(3 downto 0),
      O48(5 downto 0) => \^out\(5 downto 0),
      O49(2 downto 0) => O22(2 downto 0),
      O5 => n_48_intcore,
      O50 => O23,
      O51 => O24,
      O52 => O25,
      O53 => O26,
      O54 => O27,
      O55 => O28,
      O56(9 downto 0) => O29(9 downto 0),
      O57(9 downto 0) => O30(9 downto 0),
      O58 => n_162_intcore,
      O59 => O35,
      O6 => n_49_intcore,
      O60 => O37,
      O61(1 downto 0) => O36(1 downto 0),
      O62 => O39,
      O63 => O40,
      O64 => O42,
      O65 => O43,
      O66 => O44,
      O67 => O45,
      O68 => O46,
      O69 => O47,
      O7 => \^o2\,
      O70 => n_175_intcore,
      O71 => O64,
      O72 => O65,
      O73(7 downto 0) => O32(7 downto 0),
      O74(7 downto 0) => O31(7 downto 0),
      O75 => O66,
      O76(7 downto 0) => O33(7 downto 0),
      O77 => O67,
      O78 => O68,
      O79 => O69,
      O8 => n_51_intcore,
      O80 => O70,
      O81 => O71,
      O82 => O72,
      O83 => O73,
      O84 => O74,
      O85 => O75,
      O86 => O76,
      O87 => O77,
      O88(2 downto 0) => O38(2 downto 0),
      O89 => O78,
      O9 => n_52_intcore,
      O90 => O80,
      O91 => O81,
      O92 => O82,
      O93 => O83,
      O94 => O84,
      O95(0) => O86(0),
      O96 => O87,
      O97 => n_225_intcore,
      O98(9 downto 0) => O88(9 downto 0),
      O99(9 downto 0) => O89(9 downto 0),
      P(9 downto 0) => P(9 downto 0),
      PRNG4PrstEn => PRNG4PrstEn,
      Q(2 downto 0) => O17(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => \n_16_axi_control_module_local.axi_control\,
      XHatchV => XHatchV,
      XHatchV0 => XHatchV0,
      aclk => aclk,
      clear => \n_78_axi_control_module_local.axi_control\,
      \core_control_regs[3]\(31 downto 0) => \core_control_regs[3]\(31 downto 0),
      d_Enable => d_Enable,
      d_vsync0 => \ZPlate1/d_vsync0\,
      da(19 downto 0) => intcore_data_out(19 downto 0),
      eol_d1 => eol_d1,
      minusOp(12 downto 0) => minusOp(12 downto 0),
      \out\(8 downto 0) => O21(8 downto 0),
      prng_rst => prng_rst,
      resetn => resetn,
      sclr => sclr,
      sel0(0) => sel0(3),
      sof_d1 => sof_d1,
      t_blue_out(1 downto 0) => t_blue_out(1 downto 0),
      t_green_out(9 downto 0) => t_green_out(9 downto 0),
      t_red_out(3 downto 0) => t_red_out(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0video_ctrl is
  port (
    core_d : out STD_LOGIC;
    resetn : out STD_LOGIC;
    irq : out STD_LOGIC;
    sclr : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I136 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O19 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    I137 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    I88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    I32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC;
    I144 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    I138 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O52 : out STD_LOGIC;
    I139 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    I146 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I81 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O63 : out STD_LOGIC;
    eof_i3_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    I76 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I77 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O66 : out STD_LOGIC;
    I143 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I145 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    I142 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I148 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    \core_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O144 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    minusOp : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    t_red_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    BoxEn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    t_green_out : in STD_LOGIC_VECTOR ( 9 downto 0 );
    O79 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC;
    O36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    t_blue_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O86 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d_vsync : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I29 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    UseStuckPixel : in STD_LOGIC;
    I46 : in STD_LOGIC;
    NewVDelta_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_tready : in STD_LOGIC;
    axi_fifo_empty : in STD_LOGIC;
    fifo_wr_i : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I66 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I67 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I71 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I78 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_eol_in : in STD_LOGIC;
    I83 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I84 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I85 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I86 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i : in STD_LOGIC;
    I87 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I89 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I90 : in STD_LOGIC;
    I91 : in STD_LOGIC;
    vid_sof_in : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    I92 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end v_tpg_0video_ctrl;

architecture STRUCTURE of v_tpg_0video_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.core_regs_reg\ : STD_LOGIC_VECTOR ( 290 downto 0 );
  signal \^b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^i57\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i88\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o100\ : STD_LOGIC;
  signal \^o101\ : STD_LOGIC;
  signal \^o102\ : STD_LOGIC;
  signal \^o103\ : STD_LOGIC;
  signal \^o104\ : STD_LOGIC;
  signal \^o105\ : STD_LOGIC;
  signal \^o106\ : STD_LOGIC;
  signal \^o107\ : STD_LOGIC;
  signal \^o108\ : STD_LOGIC;
  signal \^o109\ : STD_LOGIC;
  signal \^o110\ : STD_LOGIC;
  signal \^o111\ : STD_LOGIC;
  signal \^o112\ : STD_LOGIC;
  signal \^o113\ : STD_LOGIC;
  signal \^o114\ : STD_LOGIC;
  signal \^o115\ : STD_LOGIC;
  signal \^o116\ : STD_LOGIC;
  signal \^o117\ : STD_LOGIC;
  signal \^o118\ : STD_LOGIC;
  signal \^o119\ : STD_LOGIC;
  signal \^o120\ : STD_LOGIC;
  signal \^o121\ : STD_LOGIC;
  signal \^o122\ : STD_LOGIC;
  signal \^o123\ : STD_LOGIC;
  signal \^o124\ : STD_LOGIC;
  signal \^o125\ : STD_LOGIC;
  signal \^o126\ : STD_LOGIC;
  signal \^o127\ : STD_LOGIC;
  signal \^o128\ : STD_LOGIC;
  signal \^o129\ : STD_LOGIC;
  signal \^o130\ : STD_LOGIC;
  signal \^o131\ : STD_LOGIC;
  signal \^o132\ : STD_LOGIC;
  signal \^o133\ : STD_LOGIC;
  signal \^o134\ : STD_LOGIC;
  signal \^o135\ : STD_LOGIC;
  signal \^o136\ : STD_LOGIC;
  signal \^o137\ : STD_LOGIC;
  signal \^o138\ : STD_LOGIC;
  signal \^o139\ : STD_LOGIC;
  signal \^o140\ : STD_LOGIC;
  signal \^o141\ : STD_LOGIC;
  signal \^o142\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o32\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC;
  signal \^o43\ : STD_LOGIC;
  signal \^o44\ : STD_LOGIC;
  signal \^o45\ : STD_LOGIC;
  signal \^o46\ : STD_LOGIC;
  signal \^o47\ : STD_LOGIC;
  signal \^o48\ : STD_LOGIC;
  signal \^o49\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o52\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  signal \^o54\ : STD_LOGIC;
  signal \^o55\ : STD_LOGIC;
  signal \^o56\ : STD_LOGIC;
  signal \^o57\ : STD_LOGIC;
  signal \^o58\ : STD_LOGIC;
  signal \^o59\ : STD_LOGIC;
  signal \^o61\ : STD_LOGIC;
  signal \^o64\ : STD_LOGIC;
  signal \^o83\ : STD_LOGIC;
  signal \^o84\ : STD_LOGIC;
  signal \^o85\ : STD_LOGIC;
  signal \^o87\ : STD_LOGIC;
  signal \^o88\ : STD_LOGIC;
  signal \^o89\ : STD_LOGIC;
  signal \^o90\ : STD_LOGIC;
  signal \^o91\ : STD_LOGIC;
  signal \^o92\ : STD_LOGIC;
  signal \^o93\ : STD_LOGIC;
  signal \^o94\ : STD_LOGIC;
  signal \^o95\ : STD_LOGIC;
  signal \^o96\ : STD_LOGIC;
  signal \^o97\ : STD_LOGIC;
  signal \^o98\ : STD_LOGIC;
  signal \^o99\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^core_control_regs[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \core_control_regs[4]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^core_d\ : STD_LOGIC;
  signal \genr_control_regs[0]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal genr_regs : STD_LOGIC_VECTOR ( 324 downto 256 );
  signal \genr_status_regs_int_reg[1]_8\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal intr_err : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_err_clr_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_stat_clr_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_stat_set_d : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal ipif_Addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ipif_Error : STD_LOGIC;
  signal ipif_RdAck : STD_LOGIC;
  signal ipif_RdData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ipif_WrAck : STD_LOGIC;
  signal ipif_proc_Addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ipif_proc_CS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_2101 : STD_LOGIC;
  signal n_0_2102 : STD_LOGIC;
  signal n_0_2103 : STD_LOGIC;
  signal n_0_2104 : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][28]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][29]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][30]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][28]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][29]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][30]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][30]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][13]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][14]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][15]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][28]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][29]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][30]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][31]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][14]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][15]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][4]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][5]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][6]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][7]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][10]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][11]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][12]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][13]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][14]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][15]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][22]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][23]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][24]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][25]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][26]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][27]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][28]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][29]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][30]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][31]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][4]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][5]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][6]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][7]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][8]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][9]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][14]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][15]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][4]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][5]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][6]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][7]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_Error_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.ipif_Error_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][28]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][10]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][11]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][12]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][16]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][17]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][18]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][19]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][1]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][20]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][21]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][22]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][23]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][24]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][25]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][26]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][27]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_3\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_4\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][3]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][6]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][7]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][0]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][2]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_2\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_3\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\ : STD_LOGIC;
  signal \n_0_AXI4_LITE_INTERFACE.write_ack_int_i_1\ : STD_LOGIC;
  signal \n_0_BarWidth[9]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[3]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[3]_i_4\ : STD_LOGIC;
  signal \n_0_Cb[4]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[4]_i_4\ : STD_LOGIC;
  signal \n_0_Cb[5]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[5]_i_4\ : STD_LOGIC;
  signal \n_0_Cb[6]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[6]_i_4\ : STD_LOGIC;
  signal \n_0_Cb[7]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[7]_i_4\ : STD_LOGIC;
  signal \n_0_Cb[8]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[8]_i_4\ : STD_LOGIC;
  signal \n_0_Cb[9]_i_2\ : STD_LOGIC;
  signal \n_0_Cb[9]_i_4\ : STD_LOGIC;
  signal \n_0_Cr[7]_i_2\ : STD_LOGIC;
  signal \n_0_Cr[7]_i_4\ : STD_LOGIC;
  signal \n_0_Cr[7]_i_6\ : STD_LOGIC;
  signal \n_0_Cr[8]_i_2\ : STD_LOGIC;
  signal \n_0_Cr[8]_i_4\ : STD_LOGIC;
  signal \n_0_Cr[8]_i_6\ : STD_LOGIC;
  signal \n_0_Cr[9]_i_2\ : STD_LOGIC;
  signal \n_0_Cr[9]_i_4\ : STD_LOGIC;
  signal \n_0_Cr[9]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_err[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[1]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[2]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.intr_stat_reg[31]\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_10\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_11\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_12\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_13\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_14\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_2\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_3\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_4\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_5\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_6\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_7\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_8\ : STD_LOGIC;
  signal \n_0_GEN_HAS_IRQ.irq_i_9\ : STD_LOGIC;
  signal \n_0_HMax[11]_i_2\ : STD_LOGIC;
  signal \n_0_HMax[11]_i_3\ : STD_LOGIC;
  signal \n_0_HMax[11]_i_4\ : STD_LOGIC;
  signal \n_0_HMax[11]_i_5\ : STD_LOGIC;
  signal \n_0_HMax[12]_i_2\ : STD_LOGIC;
  signal \n_0_HMax[3]_i_2\ : STD_LOGIC;
  signal \n_0_HMax[3]_i_3\ : STD_LOGIC;
  signal \n_0_HMax[3]_i_4\ : STD_LOGIC;
  signal \n_0_HMax[3]_i_5\ : STD_LOGIC;
  signal \n_0_HMax[7]_i_2\ : STD_LOGIC;
  signal \n_0_HMax[7]_i_3\ : STD_LOGIC;
  signal \n_0_HMax[7]_i_4\ : STD_LOGIC;
  signal \n_0_HMax[7]_i_5\ : STD_LOGIC;
  signal \n_0_HMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_HMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_HMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_LastLine[11]_i_2\ : STD_LOGIC;
  signal \n_0_LastLine[11]_i_3\ : STD_LOGIC;
  signal \n_0_LastLine[11]_i_4\ : STD_LOGIC;
  signal \n_0_LastLine[11]_i_5\ : STD_LOGIC;
  signal \n_0_LastLine[12]_i_2\ : STD_LOGIC;
  signal \n_0_LastLine[3]_i_2\ : STD_LOGIC;
  signal \n_0_LastLine[3]_i_3\ : STD_LOGIC;
  signal \n_0_LastLine[3]_i_4\ : STD_LOGIC;
  signal \n_0_LastLine[3]_i_5\ : STD_LOGIC;
  signal \n_0_LastLine[7]_i_2\ : STD_LOGIC;
  signal \n_0_LastLine[7]_i_3\ : STD_LOGIC;
  signal \n_0_LastLine[7]_i_4\ : STD_LOGIC;
  signal \n_0_LastLine[7]_i_5\ : STD_LOGIC;
  signal \n_0_LastLine_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_LastLine_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_LastLine_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_10\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_3\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_4\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_5\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_6\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_7\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_8\ : STD_LOGIC;
  signal \n_0_NewVDelta[0]_i_9\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_2\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_3\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_4\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_5\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_6\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_7\ : STD_LOGIC;
  signal \n_0_NewVDelta[12]_i_8\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_2\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_3\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_4\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_5\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_6\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_7\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_8\ : STD_LOGIC;
  signal \n_0_NewVDelta[4]_i_9\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_2\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_3\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_4\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_5\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_6\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_7\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_8\ : STD_LOGIC;
  signal \n_0_NewVDelta[8]_i_9\ : STD_LOGIC;
  signal \n_0_NewVDelta_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_NewVDelta_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_NewVDelta_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_TartanBarHeight[9]_i_2\ : STD_LOGIC;
  signal \n_0_VMax[11]_i_2\ : STD_LOGIC;
  signal \n_0_VMax[11]_i_3\ : STD_LOGIC;
  signal \n_0_VMax[11]_i_4\ : STD_LOGIC;
  signal \n_0_VMax[11]_i_5\ : STD_LOGIC;
  signal \n_0_VMax[12]_i_3\ : STD_LOGIC;
  signal \n_0_VMax[3]_i_2\ : STD_LOGIC;
  signal \n_0_VMax[3]_i_3\ : STD_LOGIC;
  signal \n_0_VMax[3]_i_4\ : STD_LOGIC;
  signal \n_0_VMax[3]_i_5\ : STD_LOGIC;
  signal \n_0_VMax[7]_i_2\ : STD_LOGIC;
  signal \n_0_VMax[7]_i_3\ : STD_LOGIC;
  signal \n_0_VMax[7]_i_4\ : STD_LOGIC;
  signal \n_0_VMax[7]_i_5\ : STD_LOGIC;
  signal \n_0_VMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_VMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_VMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_green_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[0]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_11\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_12\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_13\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[1]_i_3\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_YCbCrOutGen.t_red_out_reg[1]_i_6\ : STD_LOGIC;
  signal \n_0_Y[0]_i_3\ : STD_LOGIC;
  signal \n_0_Y[1]_i_3\ : STD_LOGIC;
  signal \n_0_Y[2]_i_2\ : STD_LOGIC;
  signal \n_0_Y[2]_i_4\ : STD_LOGIC;
  signal \n_0_Y[4]_i_2\ : STD_LOGIC;
  signal \n_0_Y[4]_i_3\ : STD_LOGIC;
  signal \n_0_Y[5]_i_2\ : STD_LOGIC;
  signal \n_0_Y[5]_i_3\ : STD_LOGIC;
  signal \n_0_Y[5]_i_4\ : STD_LOGIC;
  signal \n_0_Y[6]_i_2\ : STD_LOGIC;
  signal \n_0_Y[6]_i_3\ : STD_LOGIC;
  signal \n_0_Y[6]_i_4\ : STD_LOGIC;
  signal \n_0_Y[7]_i_2\ : STD_LOGIC;
  signal \n_0_Y[7]_i_3\ : STD_LOGIC;
  signal \n_0_Y[7]_i_4\ : STD_LOGIC;
  signal \n_0_Y[7]_i_5\ : STD_LOGIC;
  signal \n_0_Y[7]_i_7\ : STD_LOGIC;
  signal \n_0_Y[7]_i_8\ : STD_LOGIC;
  signal \n_0_Y[8]_i_2\ : STD_LOGIC;
  signal \n_0_Y[8]_i_3\ : STD_LOGIC;
  signal \n_0_Y[8]_i_4\ : STD_LOGIC;
  signal \n_0_Y[8]_i_5\ : STD_LOGIC;
  signal \n_0_Y[8]_i_7\ : STD_LOGIC;
  signal \n_0_Y[8]_i_8\ : STD_LOGIC;
  signal \n_0_Y[9]_i_2\ : STD_LOGIC;
  signal \n_0_Y[9]_i_3\ : STD_LOGIC;
  signal \n_0_Y[9]_i_4\ : STD_LOGIC;
  signal \n_0_Y[9]_i_5\ : STD_LOGIC;
  signal \n_0_Y[9]_i_8\ : STD_LOGIC;
  signal \n_0_Y[9]_i_9\ : STD_LOGIC;
  signal n_0_core_en_i_i_2 : STD_LOGIC;
  signal n_0_eof_i_i_2 : STD_LOGIC;
  signal n_0_fifo_wr_i_i_2 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_20 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_21 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_22 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_36 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_37 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_38 : STD_LOGIC;
  signal n_0_line_cnt_tc_i_39 : STD_LOGIC;
  signal n_0_line_cnt_tc_reg_i_19 : STD_LOGIC;
  signal \n_0_row_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_10_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_10_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_11_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_11_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_12_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_12_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_13_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_13_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_13_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_14_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_14_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_14_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_15_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_15_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_15_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_16_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_16_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_16_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_17_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_17_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_18_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_18_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_19_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_19_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_1_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_1_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_1_HMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_HMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_HMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_LastLine_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_LastLine_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_LastLine_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_NewVDelta_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_NewVDelta_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_NewVDelta_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_NewVDelta_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_VMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_VMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_VMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_YCbCrOutGen.t_red_out_reg[1]_i_6\ : STD_LOGIC;
  signal n_1_line_cnt_tc_reg_i_19 : STD_LOGIC;
  signal \n_20_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_20_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_21_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_21_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_22_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_22_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_23_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_23_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_24_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_24_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_25_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_25_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_26_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_26_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_27_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_27_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_28_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_28_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_29_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_29_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_2_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_2_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_2_HMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_HMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_HMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_LastLine_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_LastLine_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_LastLine_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_NewVDelta_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_NewVDelta_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_NewVDelta_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_NewVDelta_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_VMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_VMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_VMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_YCbCrOutGen.t_red_out_reg[1]_i_6\ : STD_LOGIC;
  signal n_2_line_cnt_tc_reg_i_19 : STD_LOGIC;
  signal n_2_line_cnt_tc_reg_i_9 : STD_LOGIC;
  signal \n_30_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_30_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_31_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_31_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_3_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_3_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_3_HMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_HMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_HMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_LastLine_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_LastLine_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_LastLine_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_NewVDelta_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_NewVDelta_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_NewVDelta_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_NewVDelta_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_VMax_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_VMax_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_VMax_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_YCbCrOutGen.t_red_out_reg[1]_i_6\ : STD_LOGIC;
  signal n_3_line_cnt_tc_reg_i_19 : STD_LOGIC;
  signal n_3_line_cnt_tc_reg_i_9 : STD_LOGIC;
  signal \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : STD_LOGIC;
  signal \n_4_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_4_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_5_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_5_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_6_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_6_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_7_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_7_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_8_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_8_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal \n_9_AXI4_LITE_INTERFACE.CORE_MUX0\ : STD_LOGIC;
  signal \n_9_AXI4_LITE_INTERFACE.GENR_MUX0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_456_out : STD_LOGIC;
  signal p_525_out : STD_LOGIC;
  signal p_527_out : STD_LOGIC;
  signal p_532_out : STD_LOGIC;
  signal p_533_out : STD_LOGIC;
  signal p_534_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal p_81_out : STD_LOGIC_VECTOR ( 44 downto 41 );
  signal proc_sync1 : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal read_ack : STD_LOGIC;
  signal read_ack_d : STD_LOGIC_VECTOR ( 3 to 3 );
  signal read_ack_d1 : STD_LOGIC;
  signal read_ack_d2 : STD_LOGIC;
  signal \read_ack_d__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^resetn\ : STD_LOGIC;
  signal \^sclr\ : STD_LOGIC;
  signal write_ack : STD_LOGIC;
  signal write_ack_d1 : STD_LOGIC;
  signal write_ack_d2 : STD_LOGIC;
  signal write_ack_e1 : STD_LOGIC;
  signal write_ack_e2 : STD_LOGIC;
  signal write_ack_int : STD_LOGIC;
  signal \NLW_HMax_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HMax_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HMax_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_LastLine_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LastLine_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_NewVDelta_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_VMax_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VMax_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_VMax_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_YCbCrOutGen.t_red_out_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_YCbCrOutGen.t_red_out_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_YCbCrOutGen.t_red_out_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_cnt_tc_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_cnt_tc_reg_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_line_cnt_tc_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\ : label is 34;
  attribute C_NUM_SYNC_REGS : integer;
  attribute C_NUM_SYNC_REGS of \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\ : label is 3;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\ : label is "no";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\ : label is "yes";
  attribute C_DATA_WIDTH of \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : label is 45;
  attribute C_NUM_SYNC_REGS of \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : label is 3;
  attribute SHREG_EXTRACT of \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : label is "no";
  attribute downgradeipidentifiedwarnings of \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[0][0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][14]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][15]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][5]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][10]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][12]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][13]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][15]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][22]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][23]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][24]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][25]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][26]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][27]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][28]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][29]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][30]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][31]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][5]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][6]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][7]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][8]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[2][9]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\ : label is "soft_lutpair199";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[0]\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[0]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[10]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[10]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[11]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[11]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[12]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[12]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[13]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[13]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[14]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[14]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[15]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[15]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[16]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[16]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[17]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[17]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[18]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[18]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[19]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[19]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[1]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[1]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[20]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[20]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[21]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[21]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[22]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[22]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[23]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[23]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[24]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[24]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[25]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[25]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[26]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[26]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[27]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[27]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[28]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[28]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[29]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[29]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[2]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[2]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[30]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[30]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[31]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[31]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[32]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[32]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[33]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[33]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[34]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[34]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[35]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[35]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[36]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[36]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[37]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[37]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[38]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[38]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[39]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[39]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[3]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[3]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[40]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[40]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[41]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[41]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[42]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[42]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[43]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[43]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[4]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[4]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[5]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[5]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[6]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[6]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[7]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[7]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[8]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[8]\ : label is "NO";
  attribute ASYNC_REG of \AXI4_LITE_INTERFACE.proc_sync1_reg[9]\ : label is true;
  attribute shift_extract of \AXI4_LITE_INTERFACE.proc_sync1_reg[9]\ : label is "NO";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.read_ack_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.write_ack_e1_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \BarWidth[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \BarWidth[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \BarWidth[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \BarWidth[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \BarWidth[6]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \BarWidth[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \BarWidth[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \BarWidth[9]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \GEN_HAS_IRQ.intr_err[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_HAS_IRQ.intr_err[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_HAS_IRQ.intr_err[9]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \HMax[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \TartanBarHeight[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \TartanBarHeight[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \TartanBarHeight[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \TartanBarHeight[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \TartanBarHeight[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \TartanBarHeight[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \TartanBarHeight[8]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TartanBarHeight[9]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \VMax[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \XHairValue[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \XHairValue[8]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \XHairValue[9]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_green_out[1]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \YCbCrOutGen.t_green_out[9]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \Y[4]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Y[4]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Y[6]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Y[6]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Y[7]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Y[7]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Y[7]_i_8\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Y[8]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Y[8]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Y[8]_i_7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Y[8]_i_8\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Y[9]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Y[9]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Y[9]_i_8\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Y[9]_i_9\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of eof_i_i_3 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of fifo_wr_i_i_2 : label is "soft_lutpair186";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of i_2101 : label is true;
  attribute SOFT_HLUTNM of i_2101 : label is "soft_lutpair189";
  attribute RETAIN_INVERTER of i_2102 : label is true;
  attribute SOFT_HLUTNM of i_2102 : label is "soft_lutpair206";
  attribute RETAIN_INVERTER of i_2103 : label is true;
  attribute SOFT_HLUTNM of i_2103 : label is "soft_lutpair207";
  attribute RETAIN_INVERTER of i_2104 : label is true;
  attribute SOFT_HLUTNM of i_2104 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of line_cnt_tc_i_6 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \row_cnt[0]_i_1\ : label is "soft_lutpair189";
begin
  B(7 downto 0) <= \^b\(7 downto 0);
  I57(0) <= \^i57\(0);
  I88(1 downto 0) <= \^i88\(1 downto 0);
  O1(0) <= \^o1\(0);
  O100 <= \^o100\;
  O101 <= \^o101\;
  O102 <= \^o102\;
  O103 <= \^o103\;
  O104 <= \^o104\;
  O105 <= \^o105\;
  O106 <= \^o106\;
  O107 <= \^o107\;
  O108 <= \^o108\;
  O109 <= \^o109\;
  O110 <= \^o110\;
  O111 <= \^o111\;
  O112 <= \^o112\;
  O113 <= \^o113\;
  O114 <= \^o114\;
  O115 <= \^o115\;
  O116 <= \^o116\;
  O117 <= \^o117\;
  O118 <= \^o118\;
  O119 <= \^o119\;
  O120 <= \^o120\;
  O121 <= \^o121\;
  O122 <= \^o122\;
  O123 <= \^o123\;
  O124 <= \^o124\;
  O125 <= \^o125\;
  O126 <= \^o126\;
  O127 <= \^o127\;
  O128 <= \^o128\;
  O129 <= \^o129\;
  O130 <= \^o130\;
  O131 <= \^o131\;
  O132 <= \^o132\;
  O133 <= \^o133\;
  O134 <= \^o134\;
  O135 <= \^o135\;
  O136 <= \^o136\;
  O137 <= \^o137\;
  O138 <= \^o138\;
  O139 <= \^o139\;
  O140 <= \^o140\;
  O141 <= \^o141\;
  O142 <= \^o142\;
  O15 <= \^o15\;
  O19 <= \^o19\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O32 <= \^o32\;
  O33 <= \^o33\;
  O34 <= \^o34\;
  O35 <= \^o35\;
  O37 <= \^o37\;
  O38 <= \^o38\;
  O39 <= \^o39\;
  O40 <= \^o40\;
  O41 <= \^o41\;
  O42 <= \^o42\;
  O43 <= \^o43\;
  O44 <= \^o44\;
  O45 <= \^o45\;
  O46 <= \^o46\;
  O47 <= \^o47\;
  O48 <= \^o48\;
  O49 <= \^o49\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O52 <= \^o52\;
  O53 <= \^o53\;
  O54 <= \^o54\;
  O55 <= \^o55\;
  O56 <= \^o56\;
  O57 <= \^o57\;
  O58 <= \^o58\;
  O59 <= \^o59\;
  O61 <= \^o61\;
  O64 <= \^o64\;
  O83 <= \^o83\;
  O84 <= \^o84\;
  O85 <= \^o85\;
  O87 <= \^o87\;
  O88 <= \^o88\;
  O89 <= \^o89\;
  O90 <= \^o90\;
  O91 <= \^o91\;
  O92 <= \^o92\;
  O93 <= \^o93\;
  O94 <= \^o94\;
  O95 <= \^o95\;
  O96 <= \^o96\;
  O97 <= \^o97\;
  O98 <= \^o98\;
  O99 <= \^o99\;
  Q(0) <= \^q\(0);
  \core_control_regs[3]\(31 downto 0) <= \^core_control_regs[3]\(31 downto 0);
  core_d <= \^core_d\;
  resetn <= \^resetn\;
  sclr <= \^sclr\;
\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I\: entity work.v_tpg_0axi_lite_ipif
    port map (
      D(4 downto 3) => ipif_proc_CS(1 downto 0),
      D(2 downto 0) => ipif_proc_Addr(8 downto 6),
      I1(1) => s_axi_aresetn,
      I1(0) => s_axi_arvalid,
      I2(31 downto 0) => p_76_out(31 downto 0),
      ipif_Error => ipif_Error,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      p_0_in => p_0_in_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(8 downto 6),
      s_axi_arready => s_axi_arready,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(8 downto 6),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wvalid => s_axi_wvalid
    );
\AXI4_LITE_INTERFACE.CORE_MUX0\: entity work.\v_tpg_0mux_tree__parameterized0\
    port map (
      \AXI4_LITE_INTERFACE.core_regs_reg\(190 downto 188) => \AXI4_LITE_INTERFACE.core_regs_reg\(290 downto 288),
      \AXI4_LITE_INTERFACE.core_regs_reg\(187 downto 180) => \AXI4_LITE_INTERFACE.core_regs_reg\(263 downto 256),
      \AXI4_LITE_INTERFACE.core_regs_reg\(179 downto 164) => \AXI4_LITE_INTERFACE.core_regs_reg\(239 downto 224),
      \AXI4_LITE_INTERFACE.core_regs_reg\(163 downto 140) => \AXI4_LITE_INTERFACE.core_regs_reg\(215 downto 192),
      \AXI4_LITE_INTERFACE.core_regs_reg\(139 downto 64) => \AXI4_LITE_INTERFACE.core_regs_reg\(171 downto 96),
      \AXI4_LITE_INTERFACE.core_regs_reg\(63 downto 52) => \AXI4_LITE_INTERFACE.core_regs_reg\(91 downto 80),
      \AXI4_LITE_INTERFACE.core_regs_reg\(51 downto 40) => \AXI4_LITE_INTERFACE.core_regs_reg\(75 downto 64),
      \AXI4_LITE_INTERFACE.core_regs_reg\(39 downto 0) => \AXI4_LITE_INTERFACE.core_regs_reg\(39 downto 0),
      O1 => \n_0_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O10 => \n_9_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O11 => \n_10_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O12 => \n_11_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O13 => \n_12_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O14 => \n_13_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O15 => \n_14_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O16 => \n_15_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O17 => \n_16_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O18 => \n_17_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O19 => \n_18_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O2 => \n_1_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O20 => \n_19_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O21 => \n_20_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O22 => \n_21_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O23 => \n_22_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O24 => \n_23_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O25 => \n_24_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O26 => \n_25_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O27 => \n_26_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O28 => \n_27_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O29 => \n_28_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O3 => \n_2_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O30 => \n_29_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O31 => \n_30_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O32 => \n_31_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O4 => \n_3_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O5 => \n_4_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O6 => \n_5_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O7 => \n_6_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O8 => \n_7_AXI4_LITE_INTERFACE.CORE_MUX0\,
      O9 => \n_8_AXI4_LITE_INTERFACE.CORE_MUX0\,
      aclk => aclk,
      out_data(3 downto 0) => ipif_Addr(5 downto 2)
    );
\AXI4_LITE_INTERFACE.GENR_MUX0\: entity work.v_tpg_0mux_tree
    port map (
      D(31) => \n_0_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(30) => \n_1_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(29) => \n_2_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(28) => \n_3_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(27) => \n_4_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(26) => \n_5_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(25) => \n_6_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(24) => \n_7_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(23) => \n_8_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(22) => \n_9_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(21) => \n_10_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(20) => \n_11_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(19) => \n_12_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(18) => \n_13_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(17) => \n_14_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(16) => \n_15_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(15) => \n_16_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(14) => \n_17_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(13) => \n_18_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(12) => \n_19_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(11) => \n_20_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(10) => \n_21_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(9) => \n_22_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(8) => \n_23_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(7) => \n_24_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(6) => \n_25_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(5) => \n_26_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(4) => \n_27_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(3) => \n_28_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(2) => \n_29_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(1) => \n_30_AXI4_LITE_INTERFACE.GENR_MUX0\,
      D(0) => \n_31_AXI4_LITE_INTERFACE.GENR_MUX0\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\,
      I10 => \n_0_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I11 => \n_1_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I12 => \n_2_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I13 => \n_3_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I14 => \n_4_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I15 => \n_5_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I16 => \n_6_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I17 => \n_7_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I18 => \n_8_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I19 => \n_9_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\,
      I20 => \n_10_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I21 => \n_11_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I22 => \n_12_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I23 => \n_13_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I24 => \n_14_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I25 => \n_15_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I26 => \n_16_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I27 => \n_17_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I28 => \n_18_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I29 => \n_19_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\,
      I30 => \n_20_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I31 => \n_21_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I32 => \n_22_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I33 => \n_23_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I34 => \n_24_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I35 => \n_25_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I36 => \n_26_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I37 => \n_27_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I38 => \n_28_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I39 => \n_29_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\,
      I40 => \n_30_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I41 => \n_31_AXI4_LITE_INTERFACE.CORE_MUX0\,
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\,
      I6 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\,
      I7 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\,
      I8 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\,
      I9 => \^o1\(0),
      aclk => aclk,
      core_d => \^core_d\,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(1),
      genr_regs(28) => genr_regs(324),
      genr_regs(27) => genr_regs(322),
      genr_regs(26) => genr_regs(320),
      genr_regs(25 downto 13) => genr_regs(284 downto 272),
      genr_regs(12 downto 0) => genr_regs(268 downto 256),
      \genr_status_regs_int_reg[1]_8\(30 downto 0) => \genr_status_regs_int_reg[1]_8\(30 downto 0),
      intr_err(31 downto 0) => intr_err(31 downto 0),
      out_data(4) => \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(3 downto 0) => ipif_Addr(5 downto 2)
    );
\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\: entity work.\v_tpg_0video_clock_cross__parameterized0\
    port map (
      clk => s_axi_aclk,
      in_data(33) => write_ack,
      in_data(32) => read_ack_d(3),
      in_data(31 downto 0) => ipif_RdData(31 downto 0),
      out_data(33 downto 0) => p_76_out(33 downto 0)
    );
\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\: entity work.v_tpg_0video_clock_cross
    port map (
      clk => aclk,
      in_data(44 downto 0) => proc_sync1(44 downto 0),
      out_data(44 downto 43) => p_81_out(44 downto 43),
      out_data(42) => \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(41) => p_81_out(41),
      out_data(40 downto 32) => ipif_Addr(8 downto 0),
      out_data(31) => \n_13_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(30) => \n_14_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(29) => \n_15_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(28) => \n_16_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(27) => \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(26) => \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(25) => \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(24) => \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(23) => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(22) => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(21) => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(20) => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(19) => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(18) => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(17) => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(16) => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(15) => \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(14) => \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(13) => \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(12) => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(11) => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(10) => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(9) => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(8) => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(7) => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(6) => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(5) => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(4) => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(3) => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(2) => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(1) => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      out_data(0) => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(0),
      I4 => \^o49\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(10),
      I4 => \^o96\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(12),
      I4 => \^o95\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(1),
      I4 => \^o44\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(2),
      I4 => \^o43\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(3),
      I4 => \^o50\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(4),
      I4 => \^o54\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(5),
      I4 => \^o97\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(6),
      I4 => \^o15\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(7),
      I4 => \^o59\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(8),
      I4 => \^o58\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(9),
      I4 => \^o57\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      I4 => \^o61\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      I4 => \^o100\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      I4 => \^o48\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      I4 => \^o47\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      I4 => \^o46\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      I4 => \^o45\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      I4 => \^o99\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      I4 => \^o98\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o105\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o104\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][16]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][17]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18]\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][18]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][19]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][20]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21]\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][21]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22]\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][22]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][23]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][24]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o103\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][25]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o102\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][26]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o101\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][27]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o109\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o108\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o107\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o106\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(96),
      I4 => \^core_control_regs[3]\(0),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(106),
      I4 => \^core_control_regs[3]\(10),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(107),
      I4 => \^core_control_regs[3]\(11),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(108),
      I4 => \^core_control_regs[3]\(12),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(109),
      I4 => \^core_control_regs[3]\(13),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][13]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(110),
      I4 => \^core_control_regs[3]\(14),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][14]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(111),
      I4 => \^core_control_regs[3]\(15),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][15]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(112),
      I4 => \^core_control_regs[3]\(16),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][16]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(113),
      I4 => \^core_control_regs[3]\(17),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][17]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(114),
      I4 => \^core_control_regs[3]\(18),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][18]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(115),
      I4 => \^core_control_regs[3]\(19),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][19]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(97),
      I4 => \^core_control_regs[3]\(1),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(116),
      I4 => \^core_control_regs[3]\(20),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][20]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(117),
      I4 => \^core_control_regs[3]\(21),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][21]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(118),
      I4 => \^core_control_regs[3]\(22),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][22]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(119),
      I4 => \^core_control_regs[3]\(23),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][23]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(120),
      I4 => \^core_control_regs[3]\(24),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][24]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(121),
      I4 => \^core_control_regs[3]\(25),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][25]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(122),
      I4 => \^core_control_regs[3]\(26),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][26]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(123),
      I4 => \^core_control_regs[3]\(27),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][27]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(124),
      I4 => \^core_control_regs[3]\(28),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][28]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(125),
      I4 => \^core_control_regs[3]\(29),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][29]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(98),
      I4 => \^core_control_regs[3]\(2),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(126),
      I4 => \^core_control_regs[3]\(30),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][30]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(127),
      I4 => \^core_control_regs[3]\(31),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(99),
      I4 => \^core_control_regs[3]\(3),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(100),
      I4 => \^core_control_regs[3]\(4),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(101),
      I4 => \^core_control_regs[3]\(5),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(102),
      I4 => \^core_control_regs[3]\(6),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(103),
      I4 => \^core_control_regs[3]\(7),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(104),
      I4 => \^core_control_regs[3]\(8),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(105),
      I4 => \^core_control_regs[3]\(9),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      I4 => \core_control_regs[4]\(0),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(138),
      I4 => \core_control_regs[4]\(10),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(139),
      I4 => \core_control_regs[4]\(11),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(140),
      I4 => \core_control_regs[4]\(12),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(141),
      I4 => \core_control_regs[4]\(13),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][13]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(142),
      I4 => \core_control_regs[4]\(14),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][14]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(143),
      I4 => \core_control_regs[4]\(15),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][15]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(144),
      I4 => \core_control_regs[4]\(16),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][16]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(145),
      I4 => \core_control_regs[4]\(17),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][17]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(146),
      I4 => \core_control_regs[4]\(18),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][18]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(147),
      I4 => \core_control_regs[4]\(19),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][19]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(129),
      I4 => \core_control_regs[4]\(1),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(148),
      I4 => \core_control_regs[4]\(20),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][20]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(149),
      I4 => \core_control_regs[4]\(21),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][21]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(150),
      I4 => \core_control_regs[4]\(22),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][22]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(151),
      I4 => \core_control_regs[4]\(23),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][23]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(152),
      I4 => \core_control_regs[4]\(24),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][24]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(153),
      I4 => \core_control_regs[4]\(25),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][25]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(154),
      I4 => \core_control_regs[4]\(26),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][26]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(155),
      I4 => \core_control_regs[4]\(27),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][27]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(156),
      I4 => \core_control_regs[4]\(28),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][28]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(157),
      I4 => \core_control_regs[4]\(29),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][29]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(130),
      I4 => \core_control_regs[4]\(2),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(158),
      I4 => \core_control_regs[4]\(30),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][30]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(159),
      I4 => \core_control_regs[4]\(31),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(131),
      I4 => \core_control_regs[4]\(3),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(132),
      I4 => \core_control_regs[4]\(4),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(133),
      I4 => \core_control_regs[4]\(5),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(134),
      I4 => \core_control_regs[4]\(6),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(135),
      I4 => \core_control_regs[4]\(7),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(136),
      I4 => \core_control_regs[4]\(8),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(137),
      I4 => \core_control_regs[4]\(9),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o51\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o84\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o83\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o94\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o93\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o92\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o91\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o90\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o89\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o88\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o87\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o85\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(192),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o121\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(202),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o120\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(203),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o119\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(204),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o118\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(205),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][13]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o117\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(206),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][14]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o116\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(207),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][15]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(208),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][16]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(209),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][17]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o115\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(210),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][18]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o114\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(211),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][19]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(193),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o113\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(212),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][20]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o112\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(213),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][21]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o111\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(214),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][22]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o110\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(215),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][23]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(194),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(195),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(196),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(197),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(198),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(199),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o123\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(200),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o122\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(201),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o139\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(224),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o129\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(234),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o128\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(235),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o127\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(236),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o126\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(237),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][13]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o125\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(238),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][14]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o124\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(239),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][15]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o138\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(225),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o137\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(226),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o136\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(227),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o135\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(228),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o134\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(229),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o133\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(230),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o132\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(231),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o131\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(232),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o130\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(233),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(256),
      I4 => \^b\(0),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(257),
      I4 => \^b\(1),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(258),
      I4 => \^b\(2),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(259),
      I4 => \^b\(3),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(260),
      I4 => \^b\(4),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(261),
      I4 => \^b\(5),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(262),
      I4 => \^b\(6),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[8][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(263),
      I4 => \^b\(7),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[9][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o142\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(288),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[9][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o141\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(289),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int[9][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o140\,
      I4 => \AXI4_LITE_INTERFACE.core_regs_reg\(290),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][0]_i_1\,
      Q => \^o49\,
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][10]_i_1\,
      Q => \^o96\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][12]_i_1\,
      Q => \^o95\,
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][1]_i_1\,
      Q => \^o44\,
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][2]_i_1\,
      Q => \^o43\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][3]_i_1\,
      Q => \^o50\,
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][4]_i_1\,
      Q => \^o54\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][5]_i_1\,
      Q => \^o97\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][6]_i_1\,
      Q => \^o15\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][7]_i_1\,
      Q => \^o59\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][8]_i_1\,
      Q => \^o58\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[0][9]_i_1\,
      Q => \^o57\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][0]_i_1\,
      Q => \^o61\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][1]_i_1\,
      Q => \^o100\,
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][2]_i_1\,
      Q => \^o48\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][3]_i_1\,
      Q => \^o47\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][4]_i_1\,
      Q => \^o46\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][5]_i_1\,
      Q => \^o45\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][6]_i_1\,
      Q => \^o99\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[1][7]_i_1\,
      Q => \^o98\,
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][0]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][10]_i_1\,
      Q => \^o105\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][11]_i_1\,
      Q => \^o104\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][16]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][17]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][18]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][19]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][1]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][20]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][21]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][22]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][23]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][24]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][25]_i_1\,
      Q => \^o103\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][26]_i_1\,
      Q => \^o102\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][27]_i_1\,
      Q => \^o101\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][2]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][3]_i_1\,
      Q => \^o109\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][4]_i_1\,
      Q => \^o108\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][5]_i_1\,
      Q => \^o107\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][6]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][7]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][8]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[2][9]_i_1\,
      Q => \^o106\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][0]_i_1\,
      Q => \^core_control_regs[3]\(0),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][10]_i_1\,
      Q => \^core_control_regs[3]\(10),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][11]_i_1\,
      Q => \^core_control_regs[3]\(11),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][12]_i_1\,
      Q => \^core_control_regs[3]\(12),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][13]_i_1\,
      Q => \^core_control_regs[3]\(13),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][14]_i_1\,
      Q => \^core_control_regs[3]\(14),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][15]_i_1\,
      Q => \^core_control_regs[3]\(15),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][16]_i_1\,
      Q => \^core_control_regs[3]\(16),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][17]_i_1\,
      Q => \^core_control_regs[3]\(17),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][18]_i_1\,
      Q => \^core_control_regs[3]\(18),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][19]_i_1\,
      Q => \^core_control_regs[3]\(19),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][1]_i_1\,
      Q => \^core_control_regs[3]\(1),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][20]_i_1\,
      Q => \^core_control_regs[3]\(20),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][21]_i_1\,
      Q => \^core_control_regs[3]\(21),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][22]_i_1\,
      Q => \^core_control_regs[3]\(22),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][23]_i_1\,
      Q => \^core_control_regs[3]\(23),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][24]_i_1\,
      Q => \^core_control_regs[3]\(24),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][25]_i_1\,
      Q => \^core_control_regs[3]\(25),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][26]_i_1\,
      Q => \^core_control_regs[3]\(26),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][27]_i_1\,
      Q => \^core_control_regs[3]\(27),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][28]_i_1\,
      Q => \^core_control_regs[3]\(28),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][29]_i_1\,
      Q => \^core_control_regs[3]\(29),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][2]_i_1\,
      Q => \^core_control_regs[3]\(2),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][30]_i_1\,
      Q => \^core_control_regs[3]\(30),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][31]_i_1\,
      Q => \^core_control_regs[3]\(31),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][3]_i_1\,
      Q => \^core_control_regs[3]\(3),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][4]_i_1\,
      Q => \^core_control_regs[3]\(4),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][5]_i_1\,
      Q => \^core_control_regs[3]\(5),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][6]_i_1\,
      Q => \^core_control_regs[3]\(6),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][7]_i_1\,
      Q => \^core_control_regs[3]\(7),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][8]_i_1\,
      Q => \^core_control_regs[3]\(8),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[3][9]_i_1\,
      Q => \^core_control_regs[3]\(9),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][0]_i_1\,
      Q => \core_control_regs[4]\(0),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][10]_i_1\,
      Q => \core_control_regs[4]\(10),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][11]_i_1\,
      Q => \core_control_regs[4]\(11),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][12]_i_1\,
      Q => \core_control_regs[4]\(12),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][13]_i_1\,
      Q => \core_control_regs[4]\(13),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][14]_i_1\,
      Q => \core_control_regs[4]\(14),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][15]_i_1\,
      Q => \core_control_regs[4]\(15),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][16]_i_1\,
      Q => \core_control_regs[4]\(16),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][17]_i_1\,
      Q => \core_control_regs[4]\(17),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][18]_i_1\,
      Q => \core_control_regs[4]\(18),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][19]_i_1\,
      Q => \core_control_regs[4]\(19),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][1]_i_1\,
      Q => \core_control_regs[4]\(1),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][20]_i_1\,
      Q => \core_control_regs[4]\(20),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][21]_i_1\,
      Q => \core_control_regs[4]\(21),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][22]_i_1\,
      Q => \core_control_regs[4]\(22),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][23]_i_1\,
      Q => \core_control_regs[4]\(23),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][24]_i_1\,
      Q => \core_control_regs[4]\(24),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][25]_i_1\,
      Q => \core_control_regs[4]\(25),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][26]_i_1\,
      Q => \core_control_regs[4]\(26),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][27]_i_1\,
      Q => \core_control_regs[4]\(27),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][28]_i_1\,
      Q => \core_control_regs[4]\(28),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][29]_i_1\,
      Q => \core_control_regs[4]\(29),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][2]_i_1\,
      Q => \core_control_regs[4]\(2),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][30]_i_1\,
      Q => \core_control_regs[4]\(30),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][31]_i_1\,
      Q => \core_control_regs[4]\(31),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][3]_i_1\,
      Q => \core_control_regs[4]\(3),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][4]_i_1\,
      Q => \core_control_regs[4]\(4),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][5]_i_1\,
      Q => \core_control_regs[4]\(5),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][6]_i_1\,
      Q => \core_control_regs[4]\(6),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][7]_i_1\,
      Q => \core_control_regs[4]\(7),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][8]_i_1\,
      Q => \core_control_regs[4]\(8),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[4][9]_i_1\,
      Q => \core_control_regs[4]\(9),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][0]_i_1\,
      Q => \^o51\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][10]_i_1\,
      Q => \^o84\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][11]_i_1\,
      Q => \^o83\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][1]_i_1\,
      Q => \^o94\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][2]_i_1\,
      Q => \^o93\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][3]_i_1\,
      Q => \^o92\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][4]_i_1\,
      Q => \^o91\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][5]_i_1\,
      Q => \^o90\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][6]_i_1\,
      Q => \^o89\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][7]_i_1\,
      Q => \^o88\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][8]_i_1\,
      Q => \^o87\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[5][9]_i_1\,
      Q => \^o85\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][0]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][10]_i_1\,
      Q => \^o121\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][11]_i_1\,
      Q => \^o120\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][12]_i_1\,
      Q => \^o119\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][13]_i_1\,
      Q => \^o118\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][14]_i_1\,
      Q => \^o117\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][15]_i_1\,
      Q => \^o116\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][16]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][17]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][18]_i_1\,
      Q => \^o115\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][19]_i_1\,
      Q => \^o114\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][1]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][20]_i_1\,
      Q => \^o113\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][21]_i_1\,
      Q => \^o112\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][22]_i_1\,
      Q => \^o111\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][23]_i_1\,
      Q => \^o110\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][2]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][3]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][4]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][5]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][6]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][7]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][8]_i_1\,
      Q => \^o123\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[6][9]_i_1\,
      Q => \^o122\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][0]_i_1\,
      Q => \^o139\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][10]_i_1\,
      Q => \^o129\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][11]_i_1\,
      Q => \^o128\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][12]_i_1\,
      Q => \^o127\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][13]_i_1\,
      Q => \^o126\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][14]_i_1\,
      Q => \^o125\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][15]_i_1\,
      Q => \^o124\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][1]_i_1\,
      Q => \^o138\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][2]_i_1\,
      Q => \^o137\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][3]_i_1\,
      Q => \^o136\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][4]_i_1\,
      Q => \^o135\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][5]_i_1\,
      Q => \^o134\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][6]_i_1\,
      Q => \^o133\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][7]_i_1\,
      Q => \^o132\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][8]_i_1\,
      Q => \^o131\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[7][9]_i_1\,
      Q => \^o130\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][0]_i_1\,
      Q => \^b\(0),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][1]_i_1\,
      Q => \^b\(1),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][2]_i_1\,
      Q => \^b\(2),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][3]_i_1\,
      Q => \^b\(3),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][4]_i_1\,
      Q => \^b\(4),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][5]_i_1\,
      Q => \^b\(5),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][6]_i_1\,
      Q => \^b\(6),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[8][7]_i_1\,
      Q => \^b\(7),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][0]_i_1\,
      Q => \^o142\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][1]_i_1\,
      Q => \^o141\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int[9][2]_i_1\,
      Q => \^o140\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFF"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      I1 => ipif_Addr(3),
      I2 => ipif_Addr(2),
      I3 => ipif_Addr(4),
      I4 => ipif_Addr(5),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => aclken,
      I1 => \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => write_ack_int,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => ipif_Addr(5),
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(2),
      I3 => ipif_Addr(3),
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][16]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][17]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][18]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][19]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][20]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][21]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][22]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][23]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][24]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][25]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][26]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => ipif_Addr(5),
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(3),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFFF"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      I1 => ipif_Addr(3),
      I2 => ipif_Addr(2),
      I3 => ipif_Addr(4),
      I4 => ipif_Addr(5),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \^resetn\,
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      I1 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFFF"
    )
    port map (
      I0 => ipif_Addr(4),
      I1 => ipif_Addr(5),
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      I3 => ipif_Addr(3),
      I4 => ipif_Addr(2),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => ipif_Addr(5),
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(2),
      I3 => ipif_Addr(3),
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(192),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(202),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(203),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(204),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(205),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][13]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(206),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][14]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(207),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][15]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(208),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(209),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][17]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(210),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][18]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(211),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][19]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(193),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(212),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][20]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(213),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][21]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(214),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][22]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(215),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => ipif_Addr(5),
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(3),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(194),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(195),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(196),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(197),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(198),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(199),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(200),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(201),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(224),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(234),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][10]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(235),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][11]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(236),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][12]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(237),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][13]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(238),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][14]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(239),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => ipif_Addr(2),
      I1 => ipif_Addr(3),
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      I3 => ipif_Addr(5),
      I4 => ipif_Addr(4),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(225),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(226),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(227),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(228),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(229),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(230),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(231),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(232),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][8]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(233),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][9]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(256),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(257),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(258),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(259),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][3]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(260),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][4]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(261),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][5]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(262),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][6]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\,
      I2 => \^resetn\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(263),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => ipif_Addr(2),
      I1 => ipif_Addr(3),
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_2\,
      I3 => ipif_Addr(5),
      I4 => ipif_Addr(4),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF000000200000"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(5),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\,
      I4 => \^resetn\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(288),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][0]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF000000200000"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(5),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\,
      I4 => \^resetn\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(289),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][1]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF0020FFFF"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => ipif_Addr(4),
      I2 => ipif_Addr(5),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\,
      I4 => \^resetn\,
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(290),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
    port map (
      I0 => write_ack_int,
      I1 => \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => aclken,
      I3 => ipif_Addr(3),
      I4 => ipif_Addr(2),
      O => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_2\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(0),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(10),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(11),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(12),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(13),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(14),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(15),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(16),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(17),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(18),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(19),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(1),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(20),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(21),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(22),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(23),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(24),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(25),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(26),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(27),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_16_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(28),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_15_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(29),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(2),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_14_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(30),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_13_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(31),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(3),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(4),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(5),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(6),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(7),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(8),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[0][31]_i_1\,
      D => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(9),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][3]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][4]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][5]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][6]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[1][7]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][10]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][11]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => O144(0),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][16]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][17]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][18]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][19]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][20]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][21]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][22]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][23]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][24]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][25]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][26]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => O144(1),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][3]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][4]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][5]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][6]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][7]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][8]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[2][9]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(96),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(106),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(107),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(108),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(109),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(110),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(111),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(112),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(113),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(114),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(115),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(97),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(116),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(117),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(118),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(119),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(120),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(121),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(122),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(123),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_16_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(124),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_15_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(125),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(98),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_14_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(126),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_13_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(127),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(99),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(100),
      S => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(101),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(102),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(103),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(104),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[3][31]_i_1\,
      D => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(105),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(138),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(139),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(140),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_31_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(141),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_30_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(142),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_29_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(143),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(144),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(145),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(146),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(147),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(129),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(148),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(149),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(150),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(151),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(152),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(153),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(154),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(155),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_16_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(156),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_15_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(157),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(130),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_14_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(158),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_13_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(159),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(131),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(132),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(133),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(134),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(135),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(136),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_2\,
      D => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(137),
      R => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[4][31]_i_1\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][10]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][11]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \^q\(0),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][3]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][4]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][5]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][6]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][7]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][8]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[5][9]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(192),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][10]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(202),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][11]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(203),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][12]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(204),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][13]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(205),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][14]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(206),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][15]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(207),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(208),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][17]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(209),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][18]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(210),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][19]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(211),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(193),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][20]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(212),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][21]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(213),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][22]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(214),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][23]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(215),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(194),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][3]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(195),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][4]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(196),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][5]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(197),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][6]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(198),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][7]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(199),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][8]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(200),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[6][9]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(201),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(224),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][10]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(234),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][11]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(235),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][12]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(236),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][13]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(237),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][14]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(238),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][15]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(239),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(225),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(226),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][3]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(227),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][4]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(228),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][5]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(229),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][6]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(230),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][7]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(231),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][8]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(232),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[7][9]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(233),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(256),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(257),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(258),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][3]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(259),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][4]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(260),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][5]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(261),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][6]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(262),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[8][7]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(263),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][0]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(288),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][1]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(289),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.core_control_regs_int[9][2]_i_1\,
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(290),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\,
      I2 => \^resetn\,
      I3 => \^o1\(0),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][0]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\,
      I2 => \^resetn\,
      I3 => \genr_control_regs[0]\(1),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][1]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][2]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_14_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][30]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_13_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => aclken,
      I1 => ipif_Addr(3),
      I2 => write_ack_int,
      I3 => p_81_out(41),
      I4 => ipif_Addr(4),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_2\,
      I1 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\,
      I1 => ipif_Addr(2),
      I2 => ipif_Addr(7),
      I3 => ipif_Addr(6),
      I4 => ipif_Addr(5),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][14]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][14]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][15]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][15]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2\,
      I1 => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\,
      I1 => ipif_Addr(2),
      I2 => ipif_Addr(7),
      I3 => ipif_Addr(6),
      I4 => ipif_Addr(5),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_2\,
      I1 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\,
      I1 => ipif_Addr(2),
      I2 => ipif_Addr(7),
      I3 => ipif_Addr(6),
      I4 => ipif_Addr(5),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_2\,
      I1 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\,
      I1 => ipif_Addr(2),
      I2 => ipif_Addr(7),
      I3 => ipif_Addr(6),
      I4 => ipif_Addr(5),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_2\,
      I1 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\,
      I1 => ipif_Addr(2),
      I2 => ipif_Addr(7),
      I3 => ipif_Addr(6),
      I4 => ipif_Addr(5),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][4]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][4]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][5]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][5]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][6]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][6]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][7]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][7]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_2\,
      I1 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => p_81_out(41),
      I4 => aclken,
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][10]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][10]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][11]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][11]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][12]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][12]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][13]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][13]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][14]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][14]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][15]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][15]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_2\,
      I1 => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_2\,
      I1 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][22]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][22]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][23]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][23]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][24]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][24]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][25]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][25]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][26]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][26]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][27]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][27]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][28]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][28]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][29]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][29]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_2\,
      I1 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][30]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][30]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][31]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][31]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0808000D08080"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2\,
      I1 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\,
      I5 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(2),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][4]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][4]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][5]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][5]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][6]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][6]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][7]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][7]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][8]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][8]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => \^resetn\,
      I1 => aclken,
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][9]\,
      I3 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][9]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][0]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => ipif_Addr(2),
      I1 => ipif_Addr(7),
      I2 => ipif_Addr(6),
      I3 => ipif_Addr(5),
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => ipif_Addr(4),
      I1 => write_ack_int,
      I2 => p_81_out(41),
      I3 => ipif_Addr(3),
      I4 => aclken,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_3\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][1]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][2]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2\,
      I2 => \^resetn\,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\,
      O => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][3]_i_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][0]_i_1\,
      Q => \^o1\(0),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][1]_i_1\,
      Q => \genr_control_regs[0]\(1),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][2]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][30]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][14]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][14]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][15]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][15]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][4]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][4]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][5]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][5]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][6]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][6]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][7]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][7]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][10]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][10]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][11]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][11]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][12]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][12]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][13]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][13]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][14]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][14]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][15]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][15]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][22]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][22]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][23]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][23]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][24]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][24]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][25]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][25]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][26]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][26]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][27]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][27]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][28]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][28]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][29]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][29]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][30]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][30]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][31]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][31]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][4]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][4]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][5]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][5]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][6]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][6]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][7]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][7]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][8]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][8]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[2][9]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][9]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][0]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][14]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][15]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][1]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][2]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int[3][3]_i_1\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][4]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][5]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][6]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][7]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \^sclr\,
      D => \<const0>\,
      Q => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.ipif_Error_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.ipif_Error_i_2\,
      I1 => s_axi_aclken,
      I2 => s_axi_aresetn,
      I3 => ipif_Error,
      O => \n_0_AXI4_LITE_INTERFACE.ipif_Error_i_1\
    );
\AXI4_LITE_INTERFACE.ipif_Error_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F700F7F7F7"
    )
    port map (
      I0 => p_76_out(32),
      I1 => read_ack_d1,
      I2 => read_ack_d2,
      I3 => p_76_out(33),
      I4 => write_ack_d1,
      I5 => write_ack_d2,
      O => \n_0_AXI4_LITE_INTERFACE.ipif_Error_i_2\
    );
\AXI4_LITE_INTERFACE.ipif_Error_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.ipif_Error_i_1\,
      Q => ipif_Error,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.ipif_RdAck_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => read_ack_d2,
      I1 => read_ack_d1,
      I2 => p_76_out(32),
      O => p_527_out
    );
\AXI4_LITE_INTERFACE.ipif_RdAck_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => s_axi_aclken,
      D => p_527_out,
      Q => ipif_RdAck,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_31_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(0),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_21_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(10),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_20_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(11),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_19_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(12),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_18_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(13),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_17_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(14),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_16_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(15),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_15_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(16),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_14_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(17),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_13_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(18),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_12_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(19),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_30_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(1),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_11_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(20),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_10_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(21),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_9_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(22),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_8_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(23),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_7_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(24),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_6_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(25),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_5_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(26),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_4_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(27),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_3_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(28),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_2_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(29),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_29_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(2),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_1_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(30),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(31),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_28_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(3),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_27_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(4),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_26_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(5),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_25_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(6),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_24_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(7),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_23_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(8),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_22_AXI4_LITE_INTERFACE.GENR_MUX0\,
      Q => ipif_RdData(9),
      R => \^sclr\
    );
\AXI4_LITE_INTERFACE.ipif_WrAck_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => write_ack_d2,
      I1 => write_ack_d1,
      I2 => p_76_out(33),
      O => p_525_out
    );
\AXI4_LITE_INTERFACE.ipif_WrAck_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => s_axi_aclken,
      D => p_525_out,
      Q => ipif_WrAck,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.proc_sync1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => ipif_proc_Addr(0)
    );
\AXI4_LITE_INTERFACE.proc_sync1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => ipif_proc_Addr(1)
    );
\AXI4_LITE_INTERFACE.proc_sync1[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => ipif_proc_Addr(2)
    );
\AXI4_LITE_INTERFACE.proc_sync1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => ipif_proc_Addr(3)
    );
\AXI4_LITE_INTERFACE.proc_sync1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => ipif_proc_Addr(4)
    );
\AXI4_LITE_INTERFACE.proc_sync1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(5),
      O => ipif_proc_Addr(5)
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(0),
      Q => proc_sync1(0),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(10),
      Q => proc_sync1(10),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(11),
      Q => proc_sync1(11),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(12),
      Q => proc_sync1(12),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(13),
      Q => proc_sync1(13),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(14),
      Q => proc_sync1(14),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(15),
      Q => proc_sync1(15),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(16),
      Q => proc_sync1(16),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(17),
      Q => proc_sync1(17),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(18),
      Q => proc_sync1(18),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(19),
      Q => proc_sync1(19),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(1),
      Q => proc_sync1(1),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(20),
      Q => proc_sync1(20),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(21),
      Q => proc_sync1(21),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(22),
      Q => proc_sync1(22),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(23),
      Q => proc_sync1(23),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(24),
      Q => proc_sync1(24),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(25),
      Q => proc_sync1(25),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(26),
      Q => proc_sync1(26),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(27),
      Q => proc_sync1(27),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(28),
      Q => proc_sync1(28),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(29),
      Q => proc_sync1(29),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(2),
      Q => proc_sync1(2),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(30),
      Q => proc_sync1(30),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(31),
      Q => proc_sync1(31),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(0),
      Q => proc_sync1(32),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(1),
      Q => proc_sync1(33),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(2),
      Q => proc_sync1(34),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(3),
      Q => proc_sync1(35),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(4),
      Q => proc_sync1(36),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(5),
      Q => proc_sync1(37),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(6),
      Q => proc_sync1(38),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(7),
      Q => proc_sync1(39),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(3),
      Q => proc_sync1(3),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_Addr(8),
      Q => proc_sync1(40),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_CS(0),
      Q => proc_sync1(41),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => ipif_proc_CS(1),
      Q => proc_sync1(42),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_arvalid,
      Q => proc_sync1(43),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_aresetn,
      Q => proc_sync1(44),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(4),
      Q => proc_sync1(4),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(5),
      Q => proc_sync1(5),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(6),
      Q => proc_sync1(6),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(7),
      Q => proc_sync1(7),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(8),
      Q => proc_sync1(8),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => \<const1>\,
      D => s_axi_wdata(9),
      Q => proc_sync1(9),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.read_ack_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => s_axi_aclken,
      D => p_76_out(32),
      Q => read_ack_d1,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.read_ack_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => s_axi_aclken,
      D => read_ack_d1,
      Q => read_ack_d2,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => read_ack,
      Q => \read_ack_d__0\(0),
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \read_ack_d__0\(0),
      Q => \read_ack_d__0\(1),
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \read_ack_d__0\(1),
      Q => \read_ack_d__0\(2),
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \read_ack_d__0\(2),
      Q => read_ack_d(3),
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.read_ack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => p_81_out(43),
      I1 => \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => p_81_out(41),
      O => p_534_out
    );
\AXI4_LITE_INTERFACE.read_ack_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => p_534_out,
      Q => read_ack,
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.soft_resetn_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\,
      I3 => aresetn,
      I4 => p_81_out(44),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\,
      O => p_456_out
    );
\AXI4_LITE_INTERFACE.soft_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => p_456_out,
      Q => \^resetn\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^i88\(0),
      I5 => genr_regs(256),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][0]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o40\,
      I5 => genr_regs(266),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][10]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o39\,
      I5 => genr_regs(267),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][11]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o52\,
      I5 => genr_regs(268),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][12]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o23\,
      I5 => genr_regs(272),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][16]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o22\,
      I5 => genr_regs(273),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][17]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o21\,
      I5 => genr_regs(274),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][18]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o19\,
      I5 => genr_regs(275),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][19]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^i88\(1),
      I5 => genr_regs(257),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][1]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o27\,
      I5 => genr_regs(276),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][20]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o26\,
      I4 => genr_regs(277),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][21]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o25\,
      I4 => genr_regs(278),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][22]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o24\,
      I4 => genr_regs(279),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][23]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o31\,
      I4 => genr_regs(280),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][24]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o30\,
      I5 => genr_regs(281),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][25]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o29\,
      I5 => genr_regs(282),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][26]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o28\,
      I5 => genr_regs(283),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][27]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o53\,
      I5 => genr_regs(284),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][28]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o33\,
      I5 => genr_regs(258),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][2]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o32\,
      I5 => genr_regs(259),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][3]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o38\,
      I5 => genr_regs(260),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][4]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o37\,
      I5 => genr_regs(261),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][5]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o35\,
      I5 => genr_regs(262),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][6]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o34\,
      I4 => genr_regs(263),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][7]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0080007F000000"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^resetn\,
      I4 => \^o42\,
      I5 => genr_regs(264),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][8]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00FFFFFFFF"
    )
    port map (
      I0 => vid_sof_in,
      I1 => \genr_control_regs[0]\(1),
      I2 => aclken,
      I3 => \^o41\,
      I4 => genr_regs(265),
      I5 => \^resetn\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][9]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][0]_i_1\,
      Q => \^i88\(0),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][10]_i_1\,
      Q => \^o40\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][11]_i_1\,
      Q => \^o39\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][12]_i_1\,
      Q => \^o52\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][16]_i_1\,
      Q => \^o23\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][17]_i_1\,
      Q => \^o22\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][18]_i_1\,
      Q => \^o21\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][19]_i_1\,
      Q => \^o19\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][1]_i_1\,
      Q => \^i88\(1),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][20]_i_1\,
      Q => \^o27\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][21]_i_1\,
      Q => \^o26\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][22]_i_1\,
      Q => \^o25\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][23]_i_1\,
      Q => \^o24\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][24]_i_1\,
      Q => \^o31\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][25]_i_1\,
      Q => \^o30\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][26]_i_1\,
      Q => \^o29\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][27]_i_1\,
      Q => \^o28\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][28]_i_1\,
      Q => \^o53\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][2]_i_1\,
      Q => \^o33\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][3]_i_1\,
      Q => \^o32\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][4]_i_1\,
      Q => \^o38\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][5]_i_1\,
      Q => \^o37\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][6]_i_1\,
      Q => \^o35\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][7]_i_1\,
      Q => \^o34\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][8]_i_1\,
      Q => \^o42\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[0][9]_i_1\,
      Q => \^o41\,
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(256),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][0]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_34_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(266),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][10]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_33_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(267),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][11]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_32_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(268),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][12]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_28_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(272),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][16]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_27_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(273),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][17]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_26_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(274),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][18]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_25_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(275),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][19]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_43_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(257),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][1]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_24_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(276),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][20]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_23_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(277),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][21]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_22_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(278),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][22]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_21_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(279),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][23]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_20_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(280),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][24]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_19_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(281),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][25]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_18_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(282),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][26]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_17_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(283),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][27]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_16_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(284),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_3\,
      I1 => aclken,
      I2 => ipif_Addr(3),
      I3 => ipif_Addr(2),
      I4 => ipif_Addr(5),
      I5 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_4\,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => write_ack_int,
      I1 => p_81_out(41),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_3\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => ipif_Addr(7),
      I1 => ipif_Addr(6),
      I2 => ipif_Addr(4),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_4\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(258),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][2]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_41_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(259),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][3]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(260),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][4]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_39_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(261),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][5]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_38_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(262),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][6]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_37_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(263),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][7]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_36_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(264),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][8]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => \n_35_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(265),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][9]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_44_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(320),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][0]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_42_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(322),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][2]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      I0 => \n_40_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I1 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_2\,
      I2 => \^resetn\,
      I3 => genr_regs(324),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_1\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_3\,
      I1 => ipif_Addr(2),
      I2 => ipif_Addr(5),
      I3 => ipif_Addr(7),
      I4 => ipif_Addr(6),
      I5 => ipif_Addr(4),
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_2\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => aclken,
      I1 => ipif_Addr(3),
      I2 => p_81_out(41),
      I3 => write_ack_int,
      O => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_3\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][0]_i_1\,
      Q => genr_regs(256),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][10]_i_1\,
      Q => genr_regs(266),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][11]_i_1\,
      Q => genr_regs(267),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][12]_i_1\,
      Q => genr_regs(268),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][16]_i_1\,
      Q => genr_regs(272),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][17]_i_1\,
      Q => genr_regs(273),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][18]_i_1\,
      Q => genr_regs(274),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][19]_i_1\,
      Q => genr_regs(275),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][1]_i_1\,
      Q => genr_regs(257),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][20]_i_1\,
      Q => genr_regs(276),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][21]_i_1\,
      Q => genr_regs(277),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][22]_i_1\,
      Q => genr_regs(278),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][23]_i_1\,
      Q => genr_regs(279),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][24]_i_1\,
      Q => genr_regs(280),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][25]_i_1\,
      Q => genr_regs(281),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][26]_i_1\,
      Q => genr_regs(282),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][27]_i_1\,
      Q => genr_regs(283),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][28]_i_1\,
      Q => genr_regs(284),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][2]_i_1\,
      Q => genr_regs(258),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][3]_i_1\,
      Q => genr_regs(259),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][4]_i_1\,
      Q => genr_regs(260),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][5]_i_1\,
      Q => genr_regs(261),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][6]_i_1\,
      Q => genr_regs(262),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][7]_i_1\,
      Q => genr_regs(263),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][8]_i_1\,
      Q => genr_regs(264),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[0][9]_i_1\,
      Q => genr_regs(265),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][0]_i_1\,
      Q => genr_regs(320),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][2]_i_1\,
      Q => genr_regs(322),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_AXI4_LITE_INTERFACE.time_control_regs_int[2][4]_i_1\,
      Q => genr_regs(324),
      R => \<const0>\
    );
\AXI4_LITE_INTERFACE.write_ack_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => s_axi_aclken,
      D => p_76_out(33),
      Q => write_ack_d1,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.write_ack_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_aclk,
      CE => s_axi_aclken,
      D => write_ack_d1,
      Q => write_ack_d2,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.write_ack_e1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => aresetn,
      O => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.write_ack_e1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => p_81_out(43),
      I1 => \n_2_AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\,
      I2 => p_81_out(41),
      O => p_532_out
    );
\AXI4_LITE_INTERFACE.write_ack_e1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => p_532_out,
      Q => write_ack_e1,
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.write_ack_e2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => write_ack_e1,
      Q => write_ack_e2,
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.write_ack_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => write_ack_e1,
      I1 => write_ack_e2,
      O => p_533_out
    );
\AXI4_LITE_INTERFACE.write_ack_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => write_ack_e2,
      I1 => write_ack_e1,
      I2 => write_ack,
      O => \n_0_AXI4_LITE_INTERFACE.write_ack_int_i_1\
    );
\AXI4_LITE_INTERFACE.write_ack_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.write_ack_int_i_1\,
      Q => write_ack_int,
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\AXI4_LITE_INTERFACE.write_ack_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => p_533_out,
      Q => write_ack,
      R => \n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1\
    );
\BarWidth[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o32\,
      O => I138(0)
    );
\BarWidth[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o32\,
      I1 => \^o38\,
      O => I138(1)
    );
\BarWidth[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \^o32\,
      I1 => \^o38\,
      I2 => \^o37\,
      O => I138(2)
    );
\BarWidth[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \^o37\,
      I1 => \^o38\,
      I2 => \^o32\,
      I3 => \^o35\,
      O => I138(3)
    );
\BarWidth[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \^o35\,
      I1 => \^o32\,
      I2 => \^o38\,
      I3 => \^o37\,
      I4 => \^o34\,
      O => I138(4)
    );
\BarWidth[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \^o34\,
      I1 => \^o37\,
      I2 => \^o38\,
      I3 => \^o32\,
      I4 => \^o35\,
      I5 => \^o42\,
      O => I138(5)
    );
\BarWidth[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_BarWidth[9]_i_2\,
      I1 => \^o41\,
      O => I138(6)
    );
\BarWidth[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \^o40\,
      I1 => \n_0_BarWidth[9]_i_2\,
      I2 => \^o41\,
      O => I138(7)
    );
\BarWidth[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \^o39\,
      I1 => \^o40\,
      I2 => \^o41\,
      I3 => \n_0_BarWidth[9]_i_2\,
      O => I138(8)
    );
\BarWidth[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \^o52\,
      I1 => \^o39\,
      I2 => \n_0_BarWidth[9]_i_2\,
      I3 => \^o41\,
      I4 => \^o40\,
      O => I138(9)
    );
\BarWidth[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o42\,
      I1 => \^o35\,
      I2 => \^o32\,
      I3 => \^o38\,
      I4 => \^o37\,
      I5 => \^o34\,
      O => \n_0_BarWidth[9]_i_2\
    );
\BoxHCoord[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o61\,
      O => O62(0)
    );
\BoxVCoord[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o61\,
      O => O60(0)
    );
\Cb[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(0),
      I3 => \^o43\,
      I4 => I66(0),
      I5 => I30(2),
      O => O72
    );
\Cb[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[3]_i_2\,
      I1 => DOADO(1),
      I2 => I54,
      I3 => \^o50\,
      I4 => \n_0_Cb[3]_i_4\,
      O => I145(0)
    );
\Cb[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(1),
      I3 => \^o43\,
      I4 => I66(1),
      I5 => I30(3),
      O => \n_0_Cb[3]_i_2\
    );
\Cb[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7776667655544454"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I13,
      I3 => \^o49\,
      I4 => I14(1),
      I5 => I15,
      O => \n_0_Cb[3]_i_4\
    );
\Cb[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[4]_i_2\,
      I1 => DOADO(2),
      I2 => I55,
      I3 => \^o50\,
      I4 => \n_0_Cb[4]_i_4\,
      O => I145(1)
    );
\Cb[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(2),
      I3 => \^o43\,
      I4 => I66(2),
      I5 => I30(4),
      O => \n_0_Cb[4]_i_2\
    );
\Cb[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7732663255104410"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I16,
      I3 => \^o49\,
      I4 => I14(2),
      I5 => I20,
      O => \n_0_Cb[4]_i_4\
    );
\Cb[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[5]_i_2\,
      I1 => DOADO(3),
      I2 => I56,
      I3 => \^o50\,
      I4 => \n_0_Cb[5]_i_4\,
      O => I145(2)
    );
\Cb[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(3),
      I3 => \^o43\,
      I4 => I66(3),
      I5 => I30(5),
      O => \n_0_Cb[5]_i_2\
    );
\Cb[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3376227611540054"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I21,
      I3 => \^o49\,
      I4 => I14(3),
      I5 => I22,
      O => \n_0_Cb[5]_i_4\
    );
\Cb[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[6]_i_2\,
      I1 => DOADO(4),
      I2 => I58,
      I3 => \^o50\,
      I4 => \n_0_Cb[6]_i_4\,
      O => I145(3)
    );
\Cb[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(4),
      I3 => \^o43\,
      I4 => I66(4),
      I5 => I30(6),
      O => \n_0_Cb[6]_i_2\
    );
\Cb[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FE66FE55DC44DC"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I23,
      I3 => \^o49\,
      I4 => I14(4),
      I5 => I24,
      O => \n_0_Cb[6]_i_4\
    );
\Cb[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[7]_i_2\,
      I1 => DOADO(5),
      I2 => I60,
      I3 => \^o50\,
      I4 => \n_0_Cb[7]_i_4\,
      O => I145(4)
    );
\Cb[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(5),
      I3 => \^o43\,
      I4 => I66(5),
      I5 => I30(7),
      O => \n_0_Cb[7]_i_2\
    );
\Cb[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55984498FFFFFFFF"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I25,
      I3 => \^o49\,
      I4 => I14(5),
      I5 => \n_0_Cr[7]_i_6\,
      O => \n_0_Cb[7]_i_4\
    );
\Cb[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[8]_i_2\,
      I1 => DOADO(6),
      I2 => I62,
      I3 => \^o50\,
      I4 => \n_0_Cb[8]_i_4\,
      O => I145(5)
    );
\Cb[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(6),
      I3 => \^o43\,
      I4 => I66(6),
      I5 => I30(8),
      O => \n_0_Cb[8]_i_2\
    );
\Cb[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DC00DCFFFFFFFF"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I26,
      I3 => \^o49\,
      I4 => I14(6),
      I5 => \n_0_Cr[8]_i_6\,
      O => \n_0_Cb[8]_i_4\
    );
\Cb[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cb[9]_i_2\,
      I1 => DOADO(7),
      I2 => I64,
      I3 => \^o50\,
      I4 => \n_0_Cb[9]_i_4\,
      O => I145(6)
    );
\Cb[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F3B3F3D5F391F3"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I67(7),
      I3 => \^o43\,
      I4 => I66(7),
      I5 => I30(9),
      O => \n_0_Cb[9]_i_2\
    );
\Cb[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99988898FFFFFFFF"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o43\,
      I2 => I27,
      I3 => \^o49\,
      I4 => I14(7),
      I5 => \n_0_Cr[9]_i_6\,
      O => \n_0_Cb[9]_i_4\
    );
\Cr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(0),
      I3 => \^o43\,
      I4 => I66(0),
      I5 => I30(2),
      O => O71
    );
\Cr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(1),
      I3 => \^o43\,
      I4 => I66(1),
      I5 => I30(3),
      O => O70
    );
\Cr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(2),
      I3 => \^o43\,
      I4 => I66(2),
      I5 => I30(4),
      O => O69
    );
\Cr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(3),
      I3 => \^o43\,
      I4 => I66(3),
      I5 => I30(5),
      O => O68
    );
\Cr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(4),
      I3 => \^o43\,
      I4 => I66(4),
      I5 => I30(6),
      O => O67
    );
\Cr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cr[7]_i_2\,
      I1 => DOADO(5),
      I2 => I59,
      I3 => \^o50\,
      I4 => \n_0_Cr[7]_i_4\,
      O => I142(0)
    );
\Cr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(5),
      I3 => \^o43\,
      I4 => I66(5),
      I5 => I30(7),
      O => \n_0_Cr[7]_i_2\
    );
\Cr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFCFFF0FFFAF"
    )
    port map (
      I0 => I25,
      I1 => I14(5),
      I2 => \n_0_Cr[7]_i_6\,
      I3 => \^o43\,
      I4 => \^o44\,
      I5 => \^o49\,
      O => \n_0_Cr[7]_i_4\
    );
\Cr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => I31(0),
      I3 => \^o49\,
      I4 => I33(0),
      O => \n_0_Cr[7]_i_6\
    );
\Cr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cr[8]_i_2\,
      I1 => DOADO(6),
      I2 => I61,
      I3 => \^o50\,
      I4 => \n_0_Cr[8]_i_4\,
      O => I142(1)
    );
\Cr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2A2E2C4E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(6),
      I3 => \^o43\,
      I4 => I66(6),
      I5 => I30(8),
      O => \n_0_Cr[8]_i_2\
    );
\Cr[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FCFFF0FFFAF"
    )
    port map (
      I0 => I26,
      I1 => I14(6),
      I2 => \n_0_Cr[8]_i_6\,
      I3 => \^o43\,
      I4 => \^o44\,
      I5 => \^o49\,
      O => \n_0_Cr[8]_i_4\
    );
\Cr[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => I31(1),
      I3 => \^o49\,
      I4 => I33(1),
      O => \n_0_Cr[8]_i_6\
    );
\Cr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Cr[9]_i_2\,
      I1 => DOADO(7),
      I2 => I63,
      I3 => \^o50\,
      I4 => \n_0_Cr[9]_i_4\,
      O => I142(2)
    );
\Cr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F3B3F3D5F391F3"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I65(7),
      I3 => \^o43\,
      I4 => I66(7),
      I5 => I30(9),
      O => \n_0_Cr[9]_i_2\
    );
\Cr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F0FCF0F0FFFAF"
    )
    port map (
      I0 => I27,
      I1 => I14(7),
      I2 => \n_0_Cr[9]_i_6\,
      I3 => \^o43\,
      I4 => \^o44\,
      I5 => \^o49\,
      O => \n_0_Cr[9]_i_4\
    );
\Cr[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => I31(2),
      I3 => \^o49\,
      I4 => I33(2),
      O => \n_0_Cr[9]_i_6\
    );
\GEN_HAS_IRQ.intr_err[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
    port map (
      I0 => intr_err(0),
      I1 => \^resetn\,
      I2 => intr_err_clr_d(0),
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\,
      O => \n_0_GEN_HAS_IRQ.intr_err[0]_i_1\
    );
\GEN_HAS_IRQ.intr_err[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(10),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][10]\,
      I4 => intr_err_clr_d(10),
      O => \n_0_GEN_HAS_IRQ.intr_err[10]_i_1\
    );
\GEN_HAS_IRQ.intr_err[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(11),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][11]\,
      I4 => intr_err_clr_d(11),
      O => \n_0_GEN_HAS_IRQ.intr_err[11]_i_1\
    );
\GEN_HAS_IRQ.intr_err[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(12),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][12]\,
      I4 => intr_err_clr_d(12),
      O => \n_0_GEN_HAS_IRQ.intr_err[12]_i_1\
    );
\GEN_HAS_IRQ.intr_err[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(13),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][13]\,
      I4 => intr_err_clr_d(13),
      O => \n_0_GEN_HAS_IRQ.intr_err[13]_i_1\
    );
\GEN_HAS_IRQ.intr_err[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(14),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][14]\,
      I4 => intr_err_clr_d(14),
      O => \n_0_GEN_HAS_IRQ.intr_err[14]_i_1\
    );
\GEN_HAS_IRQ.intr_err[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(15),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][15]\,
      I4 => intr_err_clr_d(15),
      O => \n_0_GEN_HAS_IRQ.intr_err[15]_i_1\
    );
\GEN_HAS_IRQ.intr_err[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(16),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\,
      I4 => intr_err_clr_d(16),
      O => \n_0_GEN_HAS_IRQ.intr_err[16]_i_1\
    );
\GEN_HAS_IRQ.intr_err[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(17),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\,
      I4 => intr_err_clr_d(17),
      O => \n_0_GEN_HAS_IRQ.intr_err[17]_i_1\
    );
\GEN_HAS_IRQ.intr_err[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(18),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\,
      I4 => intr_err_clr_d(18),
      O => \n_0_GEN_HAS_IRQ.intr_err[18]_i_1\
    );
\GEN_HAS_IRQ.intr_err[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(19),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\,
      I4 => intr_err_clr_d(19),
      O => \n_0_GEN_HAS_IRQ.intr_err[19]_i_1\
    );
\GEN_HAS_IRQ.intr_err[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(1),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\,
      I4 => intr_err_clr_d(1),
      O => \n_0_GEN_HAS_IRQ.intr_err[1]_i_1\
    );
\GEN_HAS_IRQ.intr_err[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(20),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\,
      I4 => intr_err_clr_d(20),
      O => \n_0_GEN_HAS_IRQ.intr_err[20]_i_1\
    );
\GEN_HAS_IRQ.intr_err[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(21),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\,
      I4 => intr_err_clr_d(21),
      O => \n_0_GEN_HAS_IRQ.intr_err[21]_i_1\
    );
\GEN_HAS_IRQ.intr_err[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(22),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][22]\,
      I4 => intr_err_clr_d(22),
      O => \n_0_GEN_HAS_IRQ.intr_err[22]_i_1\
    );
\GEN_HAS_IRQ.intr_err[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(23),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][23]\,
      I4 => intr_err_clr_d(23),
      O => \n_0_GEN_HAS_IRQ.intr_err[23]_i_1\
    );
\GEN_HAS_IRQ.intr_err[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(24),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][24]\,
      I4 => intr_err_clr_d(24),
      O => \n_0_GEN_HAS_IRQ.intr_err[24]_i_1\
    );
\GEN_HAS_IRQ.intr_err[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(25),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][25]\,
      I4 => intr_err_clr_d(25),
      O => \n_0_GEN_HAS_IRQ.intr_err[25]_i_1\
    );
\GEN_HAS_IRQ.intr_err[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(26),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][26]\,
      I4 => intr_err_clr_d(26),
      O => \n_0_GEN_HAS_IRQ.intr_err[26]_i_1\
    );
\GEN_HAS_IRQ.intr_err[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(27),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][27]\,
      I4 => intr_err_clr_d(27),
      O => \n_0_GEN_HAS_IRQ.intr_err[27]_i_1\
    );
\GEN_HAS_IRQ.intr_err[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(28),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][28]\,
      I4 => intr_err_clr_d(28),
      O => \n_0_GEN_HAS_IRQ.intr_err[28]_i_1\
    );
\GEN_HAS_IRQ.intr_err[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(29),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][29]\,
      I4 => intr_err_clr_d(29),
      O => \n_0_GEN_HAS_IRQ.intr_err[29]_i_1\
    );
\GEN_HAS_IRQ.intr_err[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(2),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\,
      I4 => intr_err_clr_d(2),
      O => \n_0_GEN_HAS_IRQ.intr_err[2]_i_1\
    );
\GEN_HAS_IRQ.intr_err[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(30),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][30]\,
      I4 => intr_err_clr_d(30),
      O => \n_0_GEN_HAS_IRQ.intr_err[30]_i_1\
    );
\GEN_HAS_IRQ.intr_err[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(31),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][31]\,
      I4 => intr_err_clr_d(31),
      O => \n_0_GEN_HAS_IRQ.intr_err[31]_i_1\
    );
\GEN_HAS_IRQ.intr_err[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(3),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\,
      I4 => intr_err_clr_d(3),
      O => \n_0_GEN_HAS_IRQ.intr_err[3]_i_1\
    );
\GEN_HAS_IRQ.intr_err[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(4),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][4]\,
      I4 => intr_err_clr_d(4),
      O => \n_0_GEN_HAS_IRQ.intr_err[4]_i_1\
    );
\GEN_HAS_IRQ.intr_err[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(5),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][5]\,
      I4 => intr_err_clr_d(5),
      O => \n_0_GEN_HAS_IRQ.intr_err[5]_i_1\
    );
\GEN_HAS_IRQ.intr_err[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(6),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][6]\,
      I4 => intr_err_clr_d(6),
      O => \n_0_GEN_HAS_IRQ.intr_err[6]_i_1\
    );
\GEN_HAS_IRQ.intr_err[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(7),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][7]\,
      I4 => intr_err_clr_d(7),
      O => \n_0_GEN_HAS_IRQ.intr_err[7]_i_1\
    );
\GEN_HAS_IRQ.intr_err[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(8),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][8]\,
      I4 => intr_err_clr_d(8),
      O => \n_0_GEN_HAS_IRQ.intr_err[8]_i_1\
    );
\GEN_HAS_IRQ.intr_err[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => intr_err(9),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][9]\,
      I4 => intr_err_clr_d(9),
      O => \n_0_GEN_HAS_IRQ.intr_err[9]_i_1\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\,
      Q => intr_err_clr_d(0),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][10]\,
      Q => intr_err_clr_d(10),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][11]\,
      Q => intr_err_clr_d(11),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][12]\,
      Q => intr_err_clr_d(12),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][13]\,
      Q => intr_err_clr_d(13),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][14]\,
      Q => intr_err_clr_d(14),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][15]\,
      Q => intr_err_clr_d(15),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\,
      Q => intr_err_clr_d(16),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\,
      Q => intr_err_clr_d(17),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\,
      Q => intr_err_clr_d(18),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\,
      Q => intr_err_clr_d(19),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\,
      Q => intr_err_clr_d(1),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\,
      Q => intr_err_clr_d(20),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\,
      Q => intr_err_clr_d(21),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][22]\,
      Q => intr_err_clr_d(22),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][23]\,
      Q => intr_err_clr_d(23),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][24]\,
      Q => intr_err_clr_d(24),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][25]\,
      Q => intr_err_clr_d(25),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][26]\,
      Q => intr_err_clr_d(26),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][27]\,
      Q => intr_err_clr_d(27),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][28]\,
      Q => intr_err_clr_d(28),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][29]\,
      Q => intr_err_clr_d(29),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\,
      Q => intr_err_clr_d(2),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][30]\,
      Q => intr_err_clr_d(30),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][31]\,
      Q => intr_err_clr_d(31),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\,
      Q => intr_err_clr_d(3),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][4]\,
      Q => intr_err_clr_d(4),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][5]\,
      Q => intr_err_clr_d(5),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][6]\,
      Q => intr_err_clr_d(6),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][7]\,
      Q => intr_err_clr_d(7),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][8]\,
      Q => intr_err_clr_d(8),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][9]\,
      Q => intr_err_clr_d(9),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_err_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[0]_i_1\,
      Q => intr_err(0),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[10]_i_1\,
      Q => intr_err(10),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[11]_i_1\,
      Q => intr_err(11),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[12]_i_1\,
      Q => intr_err(12),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[13]_i_1\,
      Q => intr_err(13),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[14]_i_1\,
      Q => intr_err(14),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[15]_i_1\,
      Q => intr_err(15),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[16]_i_1\,
      Q => intr_err(16),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[17]_i_1\,
      Q => intr_err(17),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[18]_i_1\,
      Q => intr_err(18),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[19]_i_1\,
      Q => intr_err(19),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[1]_i_1\,
      Q => intr_err(1),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[20]_i_1\,
      Q => intr_err(20),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[21]_i_1\,
      Q => intr_err(21),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[22]_i_1\,
      Q => intr_err(22),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[23]_i_1\,
      Q => intr_err(23),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[24]_i_1\,
      Q => intr_err(24),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[25]_i_1\,
      Q => intr_err(25),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[26]_i_1\,
      Q => intr_err(26),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[27]_i_1\,
      Q => intr_err(27),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[28]_i_1\,
      Q => intr_err(28),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[29]_i_1\,
      Q => intr_err(29),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[2]_i_1\,
      Q => intr_err(2),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[30]_i_1\,
      Q => intr_err(30),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[31]_i_1\,
      Q => intr_err(31),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[3]_i_1\,
      Q => intr_err(3),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[4]_i_1\,
      Q => intr_err(4),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[5]_i_1\,
      Q => intr_err(5),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[6]_i_1\,
      Q => intr_err(6),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[7]_i_1\,
      Q => intr_err(7),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[8]_i_1\,
      Q => intr_err(8),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_err_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_err[9]_i_1\,
      Q => intr_err(9),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E000E0E0E0"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(0),
      I1 => I92,
      I2 => \^resetn\,
      I3 => aclken,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\,
      I5 => intr_stat_clr_d(0),
      O => \n_0_GEN_HAS_IRQ.intr_stat[0]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(10),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\,
      I4 => intr_stat_clr_d(10),
      O => \n_0_GEN_HAS_IRQ.intr_stat[10]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(11),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\,
      I4 => intr_stat_clr_d(11),
      O => \n_0_GEN_HAS_IRQ.intr_stat[11]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(12),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\,
      I4 => intr_stat_clr_d(12),
      O => \n_0_GEN_HAS_IRQ.intr_stat[12]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(13),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\,
      I4 => intr_stat_clr_d(13),
      O => \n_0_GEN_HAS_IRQ.intr_stat[13]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(14),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][14]\,
      I4 => intr_stat_clr_d(14),
      O => \n_0_GEN_HAS_IRQ.intr_stat[14]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(15),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][15]\,
      I4 => intr_stat_clr_d(15),
      O => \n_0_GEN_HAS_IRQ.intr_stat[15]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(16),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I4 => intr_stat_clr_d(16),
      O => \n_0_GEN_HAS_IRQ.intr_stat[16]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(17),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\,
      I4 => intr_stat_clr_d(17),
      O => \n_0_GEN_HAS_IRQ.intr_stat[17]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(18),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\,
      I4 => intr_stat_clr_d(18),
      O => \n_0_GEN_HAS_IRQ.intr_stat[18]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(19),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\,
      I4 => intr_stat_clr_d(19),
      O => \n_0_GEN_HAS_IRQ.intr_stat[19]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(1),
      I1 => D(0),
      I2 => intr_stat_set_d(1),
      I3 => \^resetn\,
      I4 => aclken,
      I5 => \n_0_GEN_HAS_IRQ.intr_stat[1]_i_2\,
      O => \n_0_GEN_HAS_IRQ.intr_stat[1]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => intr_stat_clr_d(1),
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\,
      O => \n_0_GEN_HAS_IRQ.intr_stat[1]_i_2\
    );
\GEN_HAS_IRQ.intr_stat[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(20),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\,
      I4 => intr_stat_clr_d(20),
      O => \n_0_GEN_HAS_IRQ.intr_stat[20]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(21),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\,
      I4 => intr_stat_clr_d(21),
      O => \n_0_GEN_HAS_IRQ.intr_stat[21]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(22),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\,
      I4 => intr_stat_clr_d(22),
      O => \n_0_GEN_HAS_IRQ.intr_stat[22]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(23),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\,
      I4 => intr_stat_clr_d(23),
      O => \n_0_GEN_HAS_IRQ.intr_stat[23]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(24),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\,
      I4 => intr_stat_clr_d(24),
      O => \n_0_GEN_HAS_IRQ.intr_stat[24]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(25),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\,
      I4 => intr_stat_clr_d(25),
      O => \n_0_GEN_HAS_IRQ.intr_stat[25]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(26),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\,
      I4 => intr_stat_clr_d(26),
      O => \n_0_GEN_HAS_IRQ.intr_stat[26]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(27),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\,
      I4 => intr_stat_clr_d(27),
      O => \n_0_GEN_HAS_IRQ.intr_stat[27]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(28),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\,
      I4 => intr_stat_clr_d(28),
      O => \n_0_GEN_HAS_IRQ.intr_stat[28]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(29),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\,
      I4 => intr_stat_clr_d(29),
      O => \n_0_GEN_HAS_IRQ.intr_stat[29]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(2),
      I1 => D(1),
      I2 => intr_stat_set_d(2),
      I3 => \^resetn\,
      I4 => aclken,
      I5 => \n_0_GEN_HAS_IRQ.intr_stat[2]_i_2\,
      O => \n_0_GEN_HAS_IRQ.intr_stat[2]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => intr_stat_clr_d(2),
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\,
      O => \n_0_GEN_HAS_IRQ.intr_stat[2]_i_2\
    );
\GEN_HAS_IRQ.intr_stat[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(30),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\,
      I4 => intr_stat_clr_d(30),
      O => \n_0_GEN_HAS_IRQ.intr_stat[30]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \n_0_GEN_HAS_IRQ.intr_stat_reg[31]\,
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\,
      I4 => intr_stat_clr_d(31),
      O => \n_0_GEN_HAS_IRQ.intr_stat[31]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(3),
      I1 => D(2),
      I2 => intr_stat_set_d(3),
      I3 => \^resetn\,
      I4 => aclken,
      I5 => \n_0_GEN_HAS_IRQ.intr_stat[3]_i_2\,
      O => \n_0_GEN_HAS_IRQ.intr_stat[3]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => intr_stat_clr_d(3),
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\,
      O => \n_0_GEN_HAS_IRQ.intr_stat[3]_i_2\
    );
\GEN_HAS_IRQ.intr_stat[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(4),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][4]\,
      I4 => intr_stat_clr_d(4),
      O => \n_0_GEN_HAS_IRQ.intr_stat[4]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(5),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][5]\,
      I4 => intr_stat_clr_d(5),
      O => \n_0_GEN_HAS_IRQ.intr_stat[5]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(6),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][6]\,
      I4 => intr_stat_clr_d(6),
      O => \n_0_GEN_HAS_IRQ.intr_stat[6]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(7),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][7]\,
      I4 => intr_stat_clr_d(7),
      O => \n_0_GEN_HAS_IRQ.intr_stat[7]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(8),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\,
      I4 => intr_stat_clr_d(8),
      O => \n_0_GEN_HAS_IRQ.intr_stat[8]_i_1\
    );
\GEN_HAS_IRQ.intr_stat[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
    port map (
      I0 => \genr_status_regs_int_reg[1]_8\(9),
      I1 => \^resetn\,
      I2 => aclken,
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\,
      I4 => intr_stat_clr_d(9),
      O => \n_0_GEN_HAS_IRQ.intr_stat[9]_i_1\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\,
      Q => intr_stat_clr_d(0),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\,
      Q => intr_stat_clr_d(10),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\,
      Q => intr_stat_clr_d(11),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\,
      Q => intr_stat_clr_d(12),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\,
      Q => intr_stat_clr_d(13),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][14]\,
      Q => intr_stat_clr_d(14),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][15]\,
      Q => intr_stat_clr_d(15),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      Q => intr_stat_clr_d(16),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\,
      Q => intr_stat_clr_d(17),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\,
      Q => intr_stat_clr_d(18),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\,
      Q => intr_stat_clr_d(19),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\,
      Q => intr_stat_clr_d(1),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\,
      Q => intr_stat_clr_d(20),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\,
      Q => intr_stat_clr_d(21),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\,
      Q => intr_stat_clr_d(22),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\,
      Q => intr_stat_clr_d(23),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\,
      Q => intr_stat_clr_d(24),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\,
      Q => intr_stat_clr_d(25),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\,
      Q => intr_stat_clr_d(26),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\,
      Q => intr_stat_clr_d(27),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\,
      Q => intr_stat_clr_d(28),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\,
      Q => intr_stat_clr_d(29),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\,
      Q => intr_stat_clr_d(2),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\,
      Q => intr_stat_clr_d(30),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\,
      Q => intr_stat_clr_d(31),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\,
      Q => intr_stat_clr_d(3),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][4]\,
      Q => intr_stat_clr_d(4),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][5]\,
      Q => intr_stat_clr_d(5),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][6]\,
      Q => intr_stat_clr_d(6),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][7]\,
      Q => intr_stat_clr_d(7),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\,
      Q => intr_stat_clr_d(8),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\,
      Q => intr_stat_clr_d(9),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[0]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(0),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[10]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(10),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[11]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(11),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[12]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(12),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[13]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(13),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[14]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(14),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[15]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(15),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[16]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(16),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[17]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(17),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[18]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(18),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[19]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(19),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[1]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(1),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[20]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(20),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[21]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(21),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[22]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(22),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[23]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(23),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[24]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(24),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[25]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(25),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[26]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(26),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[27]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(27),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[28]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(28),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[29]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(29),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[2]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(2),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[30]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(30),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[31]_i_1\,
      Q => \n_0_GEN_HAS_IRQ.intr_stat_reg[31]\,
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[3]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(3),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[4]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(4),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[5]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(5),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[6]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(6),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[7]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(7),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[8]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(8),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HAS_IRQ.intr_stat[9]_i_1\,
      Q => \genr_status_regs_int_reg[1]_8\(9),
      R => \<const0>\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => I3,
      Q => O143(0),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => D(0),
      Q => intr_stat_set_d(1),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => D(1),
      Q => intr_stat_set_d(2),
      R => \^sclr\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => D(2),
      Q => intr_stat_set_d(3),
      R => \^sclr\
    );
\GEN_HAS_IRQ.irq_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^resetn\,
      O => \^sclr\
    );
\GEN_HAS_IRQ.irq_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\,
      I1 => \genr_status_regs_int_reg[1]_8\(28),
      I2 => \genr_status_regs_int_reg[1]_8\(8),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\,
      I4 => \genr_status_regs_int_reg[1]_8\(29),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_10\
    );
\GEN_HAS_IRQ.irq_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][6]\,
      I1 => \genr_status_regs_int_reg[1]_8\(6),
      I2 => \genr_status_regs_int_reg[1]_8\(2),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\,
      I4 => \genr_status_regs_int_reg[1]_8\(7),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][7]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_11\
    );
\GEN_HAS_IRQ.irq_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\,
      I1 => \genr_status_regs_int_reg[1]_8\(3),
      I2 => \genr_status_regs_int_reg[1]_8\(1),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\,
      I4 => \genr_status_regs_int_reg[1]_8\(0),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_12\
    );
\GEN_HAS_IRQ.irq_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][15]\,
      I1 => \genr_status_regs_int_reg[1]_8\(15),
      I2 => \genr_status_regs_int_reg[1]_8\(12),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\,
      I4 => \genr_status_regs_int_reg[1]_8\(14),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][14]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_13\
    );
\GEN_HAS_IRQ.irq_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\,
      I1 => \genr_status_regs_int_reg[1]_8\(13),
      I2 => \genr_status_regs_int_reg[1]_8\(4),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][4]\,
      I4 => \genr_status_regs_int_reg[1]_8\(5),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][5]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_14\
    );
\GEN_HAS_IRQ.irq_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
    port map (
      I0 => \n_0_GEN_HAS_IRQ.irq_i_3\,
      I1 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\,
      I2 => \genr_status_regs_int_reg[1]_8\(23),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\,
      I4 => \genr_status_regs_int_reg[1]_8\(22),
      I5 => \n_0_GEN_HAS_IRQ.irq_i_4\,
      O => \n_0_GEN_HAS_IRQ.irq_i_2\
    );
\GEN_HAS_IRQ.irq_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_GEN_HAS_IRQ.irq_i_5\,
      I1 => \n_0_GEN_HAS_IRQ.irq_i_6\,
      I2 => \n_0_GEN_HAS_IRQ.irq_i_7\,
      I3 => \n_0_GEN_HAS_IRQ.irq_i_8\,
      O => \n_0_GEN_HAS_IRQ.irq_i_3\
    );
\GEN_HAS_IRQ.irq_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_GEN_HAS_IRQ.irq_i_9\,
      I1 => \n_0_GEN_HAS_IRQ.irq_i_10\,
      I2 => \n_0_GEN_HAS_IRQ.irq_i_11\,
      I3 => \n_0_GEN_HAS_IRQ.irq_i_12\,
      I4 => \n_0_GEN_HAS_IRQ.irq_i_13\,
      I5 => \n_0_GEN_HAS_IRQ.irq_i_14\,
      O => \n_0_GEN_HAS_IRQ.irq_i_4\
    );
\GEN_HAS_IRQ.irq_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\,
      I1 => \genr_status_regs_int_reg[1]_8\(19),
      I2 => \genr_status_regs_int_reg[1]_8\(17),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\,
      I4 => \genr_status_regs_int_reg[1]_8\(16),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_5\
    );
\GEN_HAS_IRQ.irq_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\,
      I1 => \genr_status_regs_int_reg[1]_8\(21),
      I2 => \genr_status_regs_int_reg[1]_8\(18),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\,
      I4 => \genr_status_regs_int_reg[1]_8\(20),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_6\
    );
\GEN_HAS_IRQ.irq_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\,
      I1 => \genr_status_regs_int_reg[1]_8\(26),
      I2 => \genr_status_regs_int_reg[1]_8\(30),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\,
      I4 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\,
      I5 => \n_0_GEN_HAS_IRQ.intr_stat_reg[31]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_7\
    );
\GEN_HAS_IRQ.irq_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\,
      I1 => \genr_status_regs_int_reg[1]_8\(25),
      I2 => \genr_status_regs_int_reg[1]_8\(27),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\,
      I4 => \genr_status_regs_int_reg[1]_8\(24),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_8\
    );
\GEN_HAS_IRQ.irq_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\,
      I1 => \genr_status_regs_int_reg[1]_8\(9),
      I2 => \genr_status_regs_int_reg[1]_8\(11),
      I3 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\,
      I4 => \genr_status_regs_int_reg[1]_8\(10),
      I5 => \n_0_AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\,
      O => \n_0_GEN_HAS_IRQ.irq_i_9\
    );
\GEN_HAS_IRQ.irq_reg\: unisim.vcomponents.FDRE
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_GEN_HAS_IRQ.irq_i_2\,
      Q => irq,
      R => \^sclr\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
HDir_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o45\,
      I1 => I12(3),
      I2 => \^o46\,
      I3 => I12(2),
      O => I32(1)
    );
HDir_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o47\,
      I1 => I12(1),
      I2 => \^o48\,
      I3 => I12(0),
      O => I32(0)
    );
\HMax[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o51\,
      I1 => \^i88\(0),
      O => I137(0)
    );
\HMax[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o39\,
      I1 => \^o83\,
      O => \n_0_HMax[11]_i_2\
    );
\HMax[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o40\,
      I1 => \^o84\,
      O => \n_0_HMax[11]_i_3\
    );
\HMax[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o41\,
      I1 => \^o85\,
      O => \n_0_HMax[11]_i_4\
    );
\HMax[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o42\,
      I1 => \^o87\,
      O => \n_0_HMax[11]_i_5\
    );
\HMax[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o52\,
      I1 => \^q\(0),
      O => \n_0_HMax[12]_i_2\
    );
\HMax[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o32\,
      I1 => \^o92\,
      O => \n_0_HMax[3]_i_2\
    );
\HMax[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o33\,
      I1 => \^o93\,
      O => \n_0_HMax[3]_i_3\
    );
\HMax[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^i88\(1),
      I1 => \^o94\,
      O => \n_0_HMax[3]_i_4\
    );
\HMax[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^i88\(0),
      I1 => \^o51\,
      O => \n_0_HMax[3]_i_5\
    );
\HMax[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o34\,
      I1 => \^o88\,
      O => \n_0_HMax[7]_i_2\
    );
\HMax[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o35\,
      I1 => \^o89\,
      O => \n_0_HMax[7]_i_3\
    );
\HMax[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o37\,
      I1 => \^o90\,
      O => \n_0_HMax[7]_i_4\
    );
\HMax[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o38\,
      I1 => \^o91\,
      O => \n_0_HMax[7]_i_5\
    );
\HMax_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_HMax_reg[7]_i_1\,
      CO(3) => \n_0_HMax_reg[11]_i_1\,
      CO(2) => \n_1_HMax_reg[11]_i_1\,
      CO(1) => \n_2_HMax_reg[11]_i_1\,
      CO(0) => \n_3_HMax_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o39\,
      DI(2) => \^o40\,
      DI(1) => \^o41\,
      DI(0) => \^o42\,
      O(3 downto 0) => I137(11 downto 8),
      S(3) => \n_0_HMax[11]_i_2\,
      S(2) => \n_0_HMax[11]_i_3\,
      S(1) => \n_0_HMax[11]_i_4\,
      S(0) => \n_0_HMax[11]_i_5\
    );
\HMax_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_HMax_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_HMax_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_HMax_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => I137(12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_HMax[12]_i_2\
    );
\HMax_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_HMax_reg[3]_i_1\,
      CO(2) => \n_1_HMax_reg[3]_i_1\,
      CO(1) => \n_2_HMax_reg[3]_i_1\,
      CO(0) => \n_3_HMax_reg[3]_i_1\,
      CYINIT => \<const1>\,
      DI(3) => \^o32\,
      DI(2) => \^o33\,
      DI(1 downto 0) => \^i88\(1 downto 0),
      O(3 downto 1) => I137(3 downto 1),
      O(0) => \NLW_HMax_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \n_0_HMax[3]_i_2\,
      S(2) => \n_0_HMax[3]_i_3\,
      S(1) => \n_0_HMax[3]_i_4\,
      S(0) => \n_0_HMax[3]_i_5\
    );
\HMax_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_HMax_reg[3]_i_1\,
      CO(3) => \n_0_HMax_reg[7]_i_1\,
      CO(2) => \n_1_HMax_reg[7]_i_1\,
      CO(1) => \n_2_HMax_reg[7]_i_1\,
      CO(0) => \n_3_HMax_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o34\,
      DI(2) => \^o35\,
      DI(1) => \^o37\,
      DI(0) => \^o38\,
      O(3 downto 0) => I137(7 downto 4),
      S(3) => \n_0_HMax[7]_i_2\,
      S(2) => \n_0_HMax[7]_i_3\,
      S(1) => \n_0_HMax[7]_i_4\,
      S(0) => \n_0_HMax[7]_i_5\
    );
\LastLine[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o28\,
      O => \n_0_LastLine[11]_i_2\
    );
\LastLine[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o29\,
      O => \n_0_LastLine[11]_i_3\
    );
\LastLine[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o30\,
      O => \n_0_LastLine[11]_i_4\
    );
\LastLine[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o31\,
      O => \n_0_LastLine[11]_i_5\
    );
\LastLine[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o53\,
      O => \n_0_LastLine[12]_i_2\
    );
\LastLine[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o19\,
      O => \n_0_LastLine[3]_i_2\
    );
\LastLine[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o21\,
      O => \n_0_LastLine[3]_i_3\
    );
\LastLine[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o22\,
      O => \n_0_LastLine[3]_i_4\
    );
\LastLine[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o23\,
      O => \n_0_LastLine[3]_i_5\
    );
\LastLine[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o24\,
      O => \n_0_LastLine[7]_i_2\
    );
\LastLine[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o25\,
      O => \n_0_LastLine[7]_i_3\
    );
\LastLine[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o26\,
      O => \n_0_LastLine[7]_i_4\
    );
\LastLine[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o27\,
      O => \n_0_LastLine[7]_i_5\
    );
\LastLine_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_LastLine_reg[7]_i_1\,
      CO(3) => \n_0_LastLine_reg[11]_i_1\,
      CO(2) => \n_1_LastLine_reg[11]_i_1\,
      CO(1) => \n_2_LastLine_reg[11]_i_1\,
      CO(0) => \n_3_LastLine_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o28\,
      DI(2) => \^o29\,
      DI(1) => \^o30\,
      DI(0) => \^o31\,
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \n_0_LastLine[11]_i_2\,
      S(2) => \n_0_LastLine[11]_i_3\,
      S(1) => \n_0_LastLine[11]_i_4\,
      S(0) => \n_0_LastLine[11]_i_5\
    );
\LastLine_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_LastLine_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_LastLine_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_LastLine_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => minusOp(12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_LastLine[12]_i_2\
    );
\LastLine_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_LastLine_reg[3]_i_1\,
      CO(2) => \n_1_LastLine_reg[3]_i_1\,
      CO(1) => \n_2_LastLine_reg[3]_i_1\,
      CO(0) => \n_3_LastLine_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o19\,
      DI(2) => \^o21\,
      DI(1) => \^o22\,
      DI(0) => \^o23\,
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \n_0_LastLine[3]_i_2\,
      S(2) => \n_0_LastLine[3]_i_3\,
      S(1) => \n_0_LastLine[3]_i_4\,
      S(0) => \n_0_LastLine[3]_i_5\
    );
\LastLine_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_LastLine_reg[3]_i_1\,
      CO(3) => \n_0_LastLine_reg[7]_i_1\,
      CO(2) => \n_1_LastLine_reg[7]_i_1\,
      CO(1) => \n_2_LastLine_reg[7]_i_1\,
      CO(0) => \n_3_LastLine_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o24\,
      DI(2) => \^o25\,
      DI(1) => \^o26\,
      DI(0) => \^o27\,
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \n_0_LastLine[7]_i_2\,
      S(2) => \n_0_LastLine[7]_i_3\,
      S(1) => \n_0_LastLine[7]_i_4\,
      S(0) => \n_0_LastLine[7]_i_5\
    );
\NewVDelta[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(0),
      I1 => NewVDelta_reg(0),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(16),
      O => \n_0_NewVDelta[0]_i_10\
    );
\NewVDelta[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(3),
      I1 => d_vsync,
      O => \n_0_NewVDelta[0]_i_3\
    );
\NewVDelta[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(2),
      I1 => d_vsync,
      O => \n_0_NewVDelta[0]_i_4\
    );
\NewVDelta[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(1),
      I1 => d_vsync,
      O => \n_0_NewVDelta[0]_i_5\
    );
\NewVDelta[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(0),
      I1 => d_vsync,
      O => \n_0_NewVDelta[0]_i_6\
    );
\NewVDelta[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(3),
      I1 => NewVDelta_reg(3),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(19),
      O => \n_0_NewVDelta[0]_i_7\
    );
\NewVDelta[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(2),
      I1 => NewVDelta_reg(2),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(18),
      O => \n_0_NewVDelta[0]_i_8\
    );
\NewVDelta[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(1),
      I1 => NewVDelta_reg(1),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(17),
      O => \n_0_NewVDelta[0]_i_9\
    );
\NewVDelta[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(14),
      I1 => d_vsync,
      O => \n_0_NewVDelta[12]_i_2\
    );
\NewVDelta[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(13),
      I1 => d_vsync,
      O => \n_0_NewVDelta[12]_i_3\
    );
\NewVDelta[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(12),
      I1 => d_vsync,
      O => \n_0_NewVDelta[12]_i_4\
    );
\NewVDelta[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(15),
      I1 => NewVDelta_reg(15),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(31),
      O => \n_0_NewVDelta[12]_i_5\
    );
\NewVDelta[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(14),
      I1 => NewVDelta_reg(14),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(30),
      O => \n_0_NewVDelta[12]_i_6\
    );
\NewVDelta[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(13),
      I1 => NewVDelta_reg(13),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(29),
      O => \n_0_NewVDelta[12]_i_7\
    );
\NewVDelta[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(12),
      I1 => NewVDelta_reg(12),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(28),
      O => \n_0_NewVDelta[12]_i_8\
    );
\NewVDelta[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(7),
      I1 => d_vsync,
      O => \n_0_NewVDelta[4]_i_2\
    );
\NewVDelta[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(6),
      I1 => d_vsync,
      O => \n_0_NewVDelta[4]_i_3\
    );
\NewVDelta[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(5),
      I1 => d_vsync,
      O => \n_0_NewVDelta[4]_i_4\
    );
\NewVDelta[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(4),
      I1 => d_vsync,
      O => \n_0_NewVDelta[4]_i_5\
    );
\NewVDelta[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(7),
      I1 => NewVDelta_reg(7),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(23),
      O => \n_0_NewVDelta[4]_i_6\
    );
\NewVDelta[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(6),
      I1 => NewVDelta_reg(6),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(22),
      O => \n_0_NewVDelta[4]_i_7\
    );
\NewVDelta[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(5),
      I1 => NewVDelta_reg(5),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(21),
      O => \n_0_NewVDelta[4]_i_8\
    );
\NewVDelta[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(4),
      I1 => NewVDelta_reg(4),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(20),
      O => \n_0_NewVDelta[4]_i_9\
    );
\NewVDelta[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(11),
      I1 => d_vsync,
      O => \n_0_NewVDelta[8]_i_2\
    );
\NewVDelta[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(10),
      I1 => d_vsync,
      O => \n_0_NewVDelta[8]_i_3\
    );
\NewVDelta[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(9),
      I1 => d_vsync,
      O => \n_0_NewVDelta[8]_i_4\
    );
\NewVDelta[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \core_control_regs[4]\(8),
      I1 => d_vsync,
      O => \n_0_NewVDelta[8]_i_5\
    );
\NewVDelta[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(11),
      I1 => NewVDelta_reg(11),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(27),
      O => \n_0_NewVDelta[8]_i_6\
    );
\NewVDelta[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(10),
      I1 => NewVDelta_reg(10),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(26),
      O => \n_0_NewVDelta[8]_i_7\
    );
\NewVDelta[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(9),
      I1 => NewVDelta_reg(9),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(25),
      O => \n_0_NewVDelta[8]_i_8\
    );
\NewVDelta[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => \core_control_regs[4]\(8),
      I1 => NewVDelta_reg(8),
      I2 => d_vsync,
      I3 => \core_control_regs[4]\(24),
      O => \n_0_NewVDelta[8]_i_9\
    );
\NewVDelta_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_NewVDelta_reg[0]_i_2\,
      CO(2) => \n_1_NewVDelta_reg[0]_i_2\,
      CO(1) => \n_2_NewVDelta_reg[0]_i_2\,
      CO(0) => \n_3_NewVDelta_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_NewVDelta[0]_i_3\,
      DI(2) => \n_0_NewVDelta[0]_i_4\,
      DI(1) => \n_0_NewVDelta[0]_i_5\,
      DI(0) => \n_0_NewVDelta[0]_i_6\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \n_0_NewVDelta[0]_i_7\,
      S(2) => \n_0_NewVDelta[0]_i_8\,
      S(1) => \n_0_NewVDelta[0]_i_9\,
      S(0) => \n_0_NewVDelta[0]_i_10\
    );
\NewVDelta_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NewVDelta_reg[8]_i_1\,
      CO(3) => \NLW_NewVDelta_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_NewVDelta_reg[12]_i_1\,
      CO(1) => \n_2_NewVDelta_reg[12]_i_1\,
      CO(0) => \n_3_NewVDelta_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_NewVDelta[12]_i_2\,
      DI(1) => \n_0_NewVDelta[12]_i_3\,
      DI(0) => \n_0_NewVDelta[12]_i_4\,
      O(3 downto 0) => I19(3 downto 0),
      S(3) => \n_0_NewVDelta[12]_i_5\,
      S(2) => \n_0_NewVDelta[12]_i_6\,
      S(1) => \n_0_NewVDelta[12]_i_7\,
      S(0) => \n_0_NewVDelta[12]_i_8\
    );
\NewVDelta_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NewVDelta_reg[0]_i_2\,
      CO(3) => \n_0_NewVDelta_reg[4]_i_1\,
      CO(2) => \n_1_NewVDelta_reg[4]_i_1\,
      CO(1) => \n_2_NewVDelta_reg[4]_i_1\,
      CO(0) => \n_3_NewVDelta_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_NewVDelta[4]_i_2\,
      DI(2) => \n_0_NewVDelta[4]_i_3\,
      DI(1) => \n_0_NewVDelta[4]_i_4\,
      DI(0) => \n_0_NewVDelta[4]_i_5\,
      O(3 downto 0) => I17(3 downto 0),
      S(3) => \n_0_NewVDelta[4]_i_6\,
      S(2) => \n_0_NewVDelta[4]_i_7\,
      S(1) => \n_0_NewVDelta[4]_i_8\,
      S(0) => \n_0_NewVDelta[4]_i_9\
    );
\NewVDelta_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_NewVDelta_reg[4]_i_1\,
      CO(3) => \n_0_NewVDelta_reg[8]_i_1\,
      CO(2) => \n_1_NewVDelta_reg[8]_i_1\,
      CO(1) => \n_2_NewVDelta_reg[8]_i_1\,
      CO(0) => \n_3_NewVDelta_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_NewVDelta[8]_i_2\,
      DI(2) => \n_0_NewVDelta[8]_i_3\,
      DI(1) => \n_0_NewVDelta[8]_i_4\,
      DI(0) => \n_0_NewVDelta[8]_i_5\,
      O(3 downto 0) => I18(3 downto 0),
      S(3) => \n_0_NewVDelta[8]_i_6\,
      S(2) => \n_0_NewVDelta[8]_i_7\,
      S(1) => \n_0_NewVDelta[8]_i_8\,
      S(0) => \n_0_NewVDelta[8]_i_9\
    );
\TartanBarHeight[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o19\,
      O => I139(0)
    );
\TartanBarHeight[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o27\,
      O => I139(1)
    );
\TartanBarHeight[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o27\,
      I2 => \^o26\,
      O => I139(2)
    );
\TartanBarHeight[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \^o26\,
      I1 => \^o27\,
      I2 => \^o19\,
      I3 => \^o25\,
      O => I139(3)
    );
\TartanBarHeight[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \^o25\,
      I1 => \^o19\,
      I2 => \^o27\,
      I3 => \^o26\,
      I4 => \^o24\,
      O => I139(4)
    );
\TartanBarHeight[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \^o24\,
      I1 => \^o26\,
      I2 => \^o27\,
      I3 => \^o19\,
      I4 => \^o25\,
      I5 => \^o31\,
      O => I139(5)
    );
\TartanBarHeight[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_TartanBarHeight[9]_i_2\,
      I1 => \^o30\,
      O => I139(6)
    );
\TartanBarHeight[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \^o29\,
      I1 => \n_0_TartanBarHeight[9]_i_2\,
      I2 => \^o30\,
      O => I139(7)
    );
\TartanBarHeight[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \^o28\,
      I1 => \^o29\,
      I2 => \^o30\,
      I3 => \n_0_TartanBarHeight[9]_i_2\,
      O => I139(8)
    );
\TartanBarHeight[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \^o53\,
      I1 => \^o28\,
      I2 => \n_0_TartanBarHeight[9]_i_2\,
      I3 => \^o30\,
      I4 => \^o29\,
      O => I139(9)
    );
\TartanBarHeight[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o31\,
      I1 => \^o25\,
      I2 => \^o19\,
      I3 => \^o27\,
      I4 => \^o26\,
      I5 => \^o24\,
      O => \n_0_TartanBarHeight[9]_i_2\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VDir_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o45\,
      I1 => I11(3),
      I2 => \^o46\,
      I3 => I11(2),
      O => DI(1)
    );
VDir_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \^o47\,
      I1 => I11(1),
      I2 => \^o48\,
      I3 => I11(0),
      O => DI(0)
    );
\VMax[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o51\,
      I1 => \^o23\,
      O => I136(0)
    );
\VMax[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o28\,
      I1 => \^o83\,
      O => \n_0_VMax[11]_i_2\
    );
\VMax[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o29\,
      I1 => \^o84\,
      O => \n_0_VMax[11]_i_3\
    );
\VMax[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o30\,
      I1 => \^o85\,
      O => \n_0_VMax[11]_i_4\
    );
\VMax[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o31\,
      I1 => \^o87\,
      O => \n_0_VMax[11]_i_5\
    );
\VMax[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o53\,
      I1 => \^q\(0),
      O => \n_0_VMax[12]_i_3\
    );
\VMax[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o92\,
      O => \n_0_VMax[3]_i_2\
    );
\VMax[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o21\,
      I1 => \^o93\,
      O => \n_0_VMax[3]_i_3\
    );
\VMax[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o22\,
      I1 => \^o94\,
      O => \n_0_VMax[3]_i_4\
    );
\VMax[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o23\,
      I1 => \^o51\,
      O => \n_0_VMax[3]_i_5\
    );
\VMax[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o24\,
      I1 => \^o88\,
      O => \n_0_VMax[7]_i_2\
    );
\VMax[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o25\,
      I1 => \^o89\,
      O => \n_0_VMax[7]_i_3\
    );
\VMax[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o26\,
      I1 => \^o90\,
      O => \n_0_VMax[7]_i_4\
    );
\VMax[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o27\,
      I1 => \^o91\,
      O => \n_0_VMax[7]_i_5\
    );
\VMax_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_VMax_reg[7]_i_1\,
      CO(3) => \n_0_VMax_reg[11]_i_1\,
      CO(2) => \n_1_VMax_reg[11]_i_1\,
      CO(1) => \n_2_VMax_reg[11]_i_1\,
      CO(0) => \n_3_VMax_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o28\,
      DI(2) => \^o29\,
      DI(1) => \^o30\,
      DI(0) => \^o31\,
      O(3 downto 0) => I136(11 downto 8),
      S(3) => \n_0_VMax[11]_i_2\,
      S(2) => \n_0_VMax[11]_i_3\,
      S(1) => \n_0_VMax[11]_i_4\,
      S(0) => \n_0_VMax[11]_i_5\
    );
\VMax_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_VMax_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_VMax_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_VMax_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => I136(12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_VMax[12]_i_3\
    );
\VMax_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_VMax_reg[3]_i_1\,
      CO(2) => \n_1_VMax_reg[3]_i_1\,
      CO(1) => \n_2_VMax_reg[3]_i_1\,
      CO(0) => \n_3_VMax_reg[3]_i_1\,
      CYINIT => \<const1>\,
      DI(3) => \^o19\,
      DI(2) => \^o21\,
      DI(1) => \^o22\,
      DI(0) => \^o23\,
      O(3 downto 1) => I136(3 downto 1),
      O(0) => \NLW_VMax_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \n_0_VMax[3]_i_2\,
      S(2) => \n_0_VMax[3]_i_3\,
      S(1) => \n_0_VMax[3]_i_4\,
      S(0) => \n_0_VMax[3]_i_5\
    );
\VMax_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_VMax_reg[3]_i_1\,
      CO(3) => \n_0_VMax_reg[7]_i_1\,
      CO(2) => \n_1_VMax_reg[7]_i_1\,
      CO(1) => \n_2_VMax_reg[7]_i_1\,
      CO(0) => \n_3_VMax_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^o24\,
      DI(2) => \^o25\,
      DI(1) => \^o26\,
      DI(0) => \^o27\,
      O(3 downto 0) => I136(7 downto 4),
      S(3) => \n_0_VMax[7]_i_2\,
      S(2) => \n_0_VMax[7]_i_3\,
      S(1) => \n_0_VMax[7]_i_4\,
      S(0) => \n_0_VMax[7]_i_5\
    );
\XHairValue[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => \^o49\,
      I3 => \^o50\,
      O => I143(0)
    );
\XHairValue[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => \^o49\,
      I3 => \^o50\,
      O => I143(1)
    );
\XHairValue[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => \^o49\,
      I3 => \^o50\,
      O => I143(2)
    );
\YCbCrOutGen.t_blue_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202FFFFA2020000"
    )
    port map (
      I0 => \^resetn\,
      I1 => I5,
      I2 => \n_0_YCbCrOutGen.t_green_out[1]_i_2\,
      I3 => O36(0),
      I4 => \n_0_YCbCrOutGen.t_red_out[0]_i_3\,
      I5 => t_blue_out(0),
      O => O18
    );
\YCbCrOutGen.t_blue_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202FFFFA2020000"
    )
    port map (
      I0 => \^resetn\,
      I1 => I4,
      I2 => \n_0_YCbCrOutGen.t_green_out[1]_i_2\,
      I3 => O36(1),
      I4 => \n_0_YCbCrOutGen.t_red_out[1]_i_3\,
      I5 => t_blue_out(1),
      O => O17
    );
\YCbCrOutGen.t_blue_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBAAFBFF"
    )
    port map (
      I0 => \^o55\,
      I1 => I42(0),
      I2 => \^o58\,
      I3 => I46,
      I4 => I70(0),
      I5 => \^o59\,
      O => O73
    );
\YCbCrOutGen.t_blue_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBAAFBFF"
    )
    port map (
      I0 => \^o55\,
      I1 => I42(1),
      I2 => \^o58\,
      I3 => I46,
      I4 => I70(1),
      I5 => \^o59\,
      O => O74
    );
\YCbCrOutGen.t_green_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[1]_i_2\,
      I1 => \^o15\,
      I2 => O79(0),
      I3 => \^resetn\,
      I4 => \n_0_YCbCrOutGen.t_red_out[0]_i_3\,
      I5 => t_green_out(0),
      O => O16
    );
\YCbCrOutGen.t_green_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[1]_i_2\,
      I1 => \^o15\,
      I2 => O79(1),
      I3 => \^resetn\,
      I4 => \n_0_YCbCrOutGen.t_red_out[1]_i_3\,
      I5 => t_green_out(1),
      O => O14
    );
\YCbCrOutGen.t_green_out[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o54\,
      I1 => \^i57\(0),
      I2 => CO(0),
      O => \n_0_YCbCrOutGen.t_green_out[1]_i_2\
    );
\YCbCrOutGen.t_green_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF0000EA000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[2]_i_2\,
      I1 => BoxEn,
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\,
      I3 => I3,
      I4 => \^resetn\,
      I5 => t_green_out(2),
      O => O12
    );
\YCbCrOutGen.t_green_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
    port map (
      I0 => \^o54\,
      I1 => I43,
      I2 => O79(2),
      I3 => \^o55\,
      I4 => \^o15\,
      I5 => BoxEn,
      O => \n_0_YCbCrOutGen.t_green_out[2]_i_2\
    );
\YCbCrOutGen.t_green_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF0000EA000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[3]_i_2\,
      I1 => BoxEn,
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\,
      I3 => I3,
      I4 => \^resetn\,
      I5 => t_green_out(3),
      O => O11
    );
\YCbCrOutGen.t_green_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
    port map (
      I0 => \^o54\,
      I1 => I43,
      I2 => O79(3),
      I3 => \^o55\,
      I4 => \^o15\,
      I5 => BoxEn,
      O => \n_0_YCbCrOutGen.t_green_out[3]_i_2\
    );
\YCbCrOutGen.t_green_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[4]_i_2\,
      I1 => I3,
      I2 => \^resetn\,
      I3 => t_green_out(4),
      O => O10
    );
\YCbCrOutGen.t_green_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777070707070"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\,
      I1 => BoxEn,
      I2 => I37,
      I3 => \^i57\(0),
      I4 => CO(0),
      I5 => \^o54\,
      O => \n_0_YCbCrOutGen.t_green_out[4]_i_2\
    );
\YCbCrOutGen.t_green_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[5]_i_2\,
      I1 => I3,
      I2 => \^resetn\,
      I3 => t_green_out(5),
      O => O9
    );
\YCbCrOutGen.t_green_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777070707070"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\,
      I1 => BoxEn,
      I2 => I38,
      I3 => \^i57\(0),
      I4 => CO(0),
      I5 => \^o54\,
      O => \n_0_YCbCrOutGen.t_green_out[5]_i_2\
    );
\YCbCrOutGen.t_green_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[6]_i_2\,
      I1 => I3,
      I2 => \^resetn\,
      I3 => t_green_out(6),
      O => O8
    );
\YCbCrOutGen.t_green_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777070707070"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\,
      I1 => BoxEn,
      I2 => I39,
      I3 => \^i57\(0),
      I4 => CO(0),
      I5 => \^o54\,
      O => \n_0_YCbCrOutGen.t_green_out[6]_i_2\
    );
\YCbCrOutGen.t_green_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[7]_i_2\,
      I1 => I3,
      I2 => \^resetn\,
      I3 => t_green_out(7),
      O => O7
    );
\YCbCrOutGen.t_green_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777070707070"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\,
      I1 => BoxEn,
      I2 => I40,
      I3 => \^i57\(0),
      I4 => CO(0),
      I5 => \^o54\,
      O => \n_0_YCbCrOutGen.t_green_out[7]_i_2\
    );
\YCbCrOutGen.t_green_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[8]_i_2\,
      I1 => I3,
      I2 => \^resetn\,
      I3 => t_green_out(8),
      O => O6
    );
\YCbCrOutGen.t_green_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777070707070"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\,
      I1 => BoxEn,
      I2 => I41,
      I3 => \^i57\(0),
      I4 => CO(0),
      I5 => \^o54\,
      O => \n_0_YCbCrOutGen.t_green_out[8]_i_2\
    );
\YCbCrOutGen.t_green_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF0000A2000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_green_out[9]_i_2\,
      I1 => BoxEn,
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\,
      I3 => I3,
      I4 => \^resetn\,
      I5 => t_green_out(9),
      O => O13
    );
\YCbCrOutGen.t_green_out[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => CO(0),
      I1 => \^i57\(0),
      I2 => \^o54\,
      I3 => I69,
      O => \n_0_YCbCrOutGen.t_green_out[9]_i_2\
    );
\YCbCrOutGen.t_red_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^resetn\,
      I1 => I2,
      I2 => \n_0_YCbCrOutGen.t_red_out[0]_i_3\,
      I3 => t_red_out(0),
      O => O3
    );
\YCbCrOutGen.t_red_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00444044FFFFFFFF"
    )
    port map (
      I0 => BoxEn,
      I1 => I3,
      I2 => \^o54\,
      I3 => \^o55\,
      I4 => I43,
      I5 => \^resetn\,
      O => \n_0_YCbCrOutGen.t_red_out[0]_i_3\
    );
\YCbCrOutGen.t_red_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^resetn\,
      I1 => I1,
      I2 => \n_0_YCbCrOutGen.t_red_out[1]_i_3\,
      I3 => t_red_out(1),
      O => O2
    );
\YCbCrOutGen.t_red_out[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24]\,
      I1 => I10(8),
      I2 => I10(6),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22]\,
      I4 => I10(7),
      I5 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23]\,
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_11\
    );
\YCbCrOutGen.t_red_out[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21]\,
      I1 => I10(5),
      I2 => I10(3),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19]\,
      I4 => I10(4),
      I5 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20]\,
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_12\
    );
\YCbCrOutGen.t_red_out[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16]\,
      I1 => I10(0),
      I2 => I10(1),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17]\,
      I4 => I10(2),
      I5 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18]\,
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_13\
    );
\YCbCrOutGen.t_red_out[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\,
      I1 => \out\(5),
      I2 => \out\(3),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\,
      I4 => \out\(4),
      I5 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\,
      O => S(1)
    );
\YCbCrOutGen.t_red_out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\,
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\,
      I4 => \out\(1),
      I5 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\,
      O => S(0)
    );
\YCbCrOutGen.t_red_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00444044FFFFFFFF"
    )
    port map (
      I0 => BoxEn,
      I1 => I3,
      I2 => \^o54\,
      I3 => \^o55\,
      I4 => I43,
      I5 => \^resetn\,
      O => \n_0_YCbCrOutGen.t_red_out[1]_i_3\
    );
\YCbCrOutGen.t_red_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF0000A2000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[2]_i_2\,
      I1 => BoxEn,
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\,
      I3 => I3,
      I4 => \^resetn\,
      I5 => t_red_out(2),
      O => O5
    );
\YCbCrOutGen.t_red_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000202"
    )
    port map (
      I0 => I42(0),
      I1 => \^o55\,
      I2 => \^o56\,
      I3 => I43,
      I4 => \^o54\,
      I5 => I44,
      O => \n_0_YCbCrOutGen.t_red_out[2]_i_2\
    );
\YCbCrOutGen.t_red_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF0000A2000000"
    )
    port map (
      I0 => \n_0_YCbCrOutGen.t_red_out[3]_i_2\,
      I1 => BoxEn,
      I2 => \n_0_AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17]\,
      I3 => I3,
      I4 => \^resetn\,
      I5 => t_red_out(3),
      O => O4
    );
\YCbCrOutGen.t_red_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000202"
    )
    port map (
      I0 => I42(1),
      I1 => \^o55\,
      I2 => \^o56\,
      I3 => I43,
      I4 => \^o54\,
      I5 => I45,
      O => \n_0_YCbCrOutGen.t_red_out[3]_i_2\
    );
\YCbCrOutGen.t_red_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o57\,
      I1 => UseStuckPixel,
      O => \^o55\
    );
\YCbCrOutGen.t_red_out[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \^o58\,
      I1 => \^o59\,
      I2 => I46,
      O => \^o56\
    );
\YCbCrOutGen.t_red_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEFEEFF"
    )
    port map (
      I0 => \^o55\,
      I1 => BoxEn,
      I2 => \^o58\,
      I3 => \^o59\,
      I4 => I46,
      I5 => I42(2),
      O => O75
    );
\YCbCrOutGen.t_red_out_reg[1]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_YCbCrOutGen.t_red_out_reg[1]_i_6\,
      CO(3 downto 1) => \NLW_YCbCrOutGen.t_red_out_reg[1]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^i57\(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_YCbCrOutGen.t_red_out_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => O86(0)
    );
\YCbCrOutGen.t_red_out_reg[1]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_YCbCrOutGen.t_red_out_reg[1]_i_6\,
      CO(2) => \n_1_YCbCrOutGen.t_red_out_reg[1]_i_6\,
      CO(1) => \n_2_YCbCrOutGen.t_red_out_reg[1]_i_6\,
      CO(0) => \n_3_YCbCrOutGen.t_red_out_reg[1]_i_6\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_YCbCrOutGen.t_red_out_reg[1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => O20(0),
      S(2) => \n_0_YCbCrOutGen.t_red_out[1]_i_11\,
      S(1) => \n_0_YCbCrOutGen.t_red_out[1]_i_12\,
      S(0) => \n_0_YCbCrOutGen.t_red_out[1]_i_13\
    );
\Y[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3800080"
    )
    port map (
      I0 => I30(0),
      I1 => \^o43\,
      I2 => \^o44\,
      I3 => \^o49\,
      I4 => I29(0),
      O => \n_0_Y[0]_i_3\
    );
\Y[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3800080"
    )
    port map (
      I0 => I30(1),
      I1 => \^o43\,
      I2 => \^o44\,
      I3 => \^o49\,
      I4 => I29(1),
      O => \n_0_Y[1]_i_3\
    );
\Y[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[2]_i_2\,
      I1 => DOADO(0),
      I2 => I52,
      I3 => \^o50\,
      I4 => \n_0_Y[2]_i_4\,
      O => I144(2)
    );
\Y[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2E2B3E280E291E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I29(2),
      I3 => \^o43\,
      I4 => I53,
      I5 => I30(2),
      O => \n_0_Y[2]_i_2\
    );
\Y[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540EFEF4540EAEA"
    )
    port map (
      I0 => \^o43\,
      I1 => I34,
      I2 => \^o44\,
      I3 => I14(0),
      I4 => \^o49\,
      I5 => I28(0),
      O => \n_0_Y[2]_i_4\
    );
\Y[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2F3B3F380F391F3"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I29(3),
      I3 => \^o43\,
      I4 => I53,
      I5 => I30(3),
      O => O66
    );
\Y[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[4]_i_2\,
      I1 => DOADO(2),
      I2 => \n_0_Y[4]_i_3\,
      I3 => \^o50\,
      I4 => I68,
      O => I144(3)
    );
\Y[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD888D8"
    )
    port map (
      I0 => \^o43\,
      I1 => I91,
      I2 => \^o44\,
      I3 => \^o49\,
      I4 => I29(4),
      O => \n_0_Y[4]_i_2\
    );
\Y[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => \^o43\,
      I1 => I91,
      I2 => I29(4),
      I3 => \^o49\,
      O => \n_0_Y[4]_i_3\
    );
\Y[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[5]_i_2\,
      I1 => DOADO(3),
      I2 => \n_0_Y[5]_i_3\,
      I3 => \^o50\,
      I4 => \n_0_Y[5]_i_4\,
      O => I144(4)
    );
\Y[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD5D08FD085D"
    )
    port map (
      I0 => \^o43\,
      I1 => I90,
      I2 => \^o44\,
      I3 => \^o49\,
      I4 => I30(5),
      I5 => I29(5),
      O => \n_0_Y[5]_i_2\
    );
\Y[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDADFD0D08AD080D"
    )
    port map (
      I0 => \^o43\,
      I1 => I90,
      I2 => \^o44\,
      I3 => \^o49\,
      I4 => I30(5),
      I5 => I29(5),
      O => \n_0_Y[5]_i_3\
    );
\Y[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
    port map (
      I0 => \^o43\,
      I1 => I22,
      I2 => \^o44\,
      I3 => I14(3),
      I4 => \^o49\,
      I5 => I28(1),
      O => \n_0_Y[5]_i_4\
    );
\Y[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[6]_i_2\,
      I1 => DOADO(4),
      I2 => \n_0_Y[6]_i_3\,
      I3 => \^o50\,
      I4 => \n_0_Y[6]_i_4\,
      O => I144(5)
    );
\Y[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2E280E2"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o49\,
      I2 => I29(6),
      I3 => \^o43\,
      I4 => I30(6),
      O => \n_0_Y[6]_i_2\
    );
\Y[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0888088"
    )
    port map (
      I0 => I29(6),
      I1 => \^o49\,
      I2 => \^o44\,
      I3 => \^o43\,
      I4 => I30(6),
      O => \n_0_Y[6]_i_3\
    );
\Y[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4A4F4F4F4A4A4A"
    )
    port map (
      I0 => \^o43\,
      I1 => I24,
      I2 => \^o44\,
      I3 => I14(4),
      I4 => \^o49\,
      I5 => I28(2),
      O => \n_0_Y[6]_i_4\
    );
\Y[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[7]_i_2\,
      I1 => DOADO(5),
      I2 => \n_0_Y[7]_i_3\,
      I3 => \^o50\,
      I4 => \n_0_Y[7]_i_4\,
      O => I144(6)
    );
\Y[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      I0 => \^o43\,
      I1 => I29(7),
      I2 => \^o49\,
      I3 => \n_0_Y[7]_i_5\,
      O => \n_0_Y[7]_i_2\
    );
\Y[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5011"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => I29(7),
      I3 => \^o49\,
      I4 => \n_0_Y[7]_i_5\,
      O => \n_0_Y[7]_i_3\
    );
\Y[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00A0CFFFFFFFF"
    )
    port map (
      I0 => I14(5),
      I1 => I28(3),
      I2 => \^o43\,
      I3 => \^o49\,
      I4 => \^o44\,
      I5 => \n_0_Cr[7]_i_6\,
      O => \n_0_Y[7]_i_4\
    );
\Y[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008AAA8AAA8A"
    )
    port map (
      I0 => \^o43\,
      I1 => I6,
      I2 => I7,
      I3 => \^o44\,
      I4 => \n_0_Y[7]_i_7\,
      I5 => \n_0_Y[7]_i_8\,
      O => \n_0_Y[7]_i_5\
    );
\Y[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o49\,
      I1 => I29(7),
      O => \n_0_Y[7]_i_7\
    );
\Y[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o49\,
      I1 => I30(7),
      O => \n_0_Y[7]_i_8\
    );
\Y[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[8]_i_2\,
      I1 => DOADO(6),
      I2 => \n_0_Y[8]_i_3\,
      I3 => \^o50\,
      I4 => \n_0_Y[8]_i_4\,
      O => I144(7)
    );
\Y[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      I0 => \^o43\,
      I1 => I29(8),
      I2 => \^o49\,
      I3 => \n_0_Y[8]_i_5\,
      O => \n_0_Y[8]_i_2\
    );
\Y[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5011"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => I29(8),
      I3 => \^o49\,
      I4 => \n_0_Y[8]_i_5\,
      O => \n_0_Y[8]_i_3\
    );
\Y[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFCFFFFFFFF"
    )
    port map (
      I0 => I14(6),
      I1 => I28(4),
      I2 => \^o43\,
      I3 => \^o49\,
      I4 => \^o44\,
      I5 => \n_0_Cr[8]_i_6\,
      O => \n_0_Y[8]_i_4\
    );
\Y[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008AAA8AAA8A"
    )
    port map (
      I0 => \^o43\,
      I1 => I8,
      I2 => I7,
      I3 => \^o44\,
      I4 => \n_0_Y[8]_i_7\,
      I5 => \n_0_Y[8]_i_8\,
      O => \n_0_Y[8]_i_5\
    );
\Y[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o49\,
      I1 => I29(8),
      O => \n_0_Y[8]_i_7\
    );
\Y[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o49\,
      I1 => I30(8),
      O => \n_0_Y[8]_i_8\
    );
\Y[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Y[9]_i_2\,
      I1 => DOADO(7),
      I2 => \n_0_Y[9]_i_3\,
      I3 => \^o50\,
      I4 => \n_0_Y[9]_i_4\,
      O => I144(8)
    );
\Y[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      I0 => \^o43\,
      I1 => I29(9),
      I2 => \^o49\,
      I3 => \n_0_Y[9]_i_5\,
      O => \n_0_Y[9]_i_2\
    );
\Y[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5011"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o44\,
      I2 => I29(9),
      I3 => \^o49\,
      I4 => \n_0_Y[9]_i_5\,
      O => \n_0_Y[9]_i_3\
    );
\Y[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FA000CFFFFFFFF"
    )
    port map (
      I0 => I14(7),
      I1 => I28(5),
      I2 => \^o43\,
      I3 => \^o44\,
      I4 => \^o49\,
      I5 => \n_0_Cr[9]_i_6\,
      O => \n_0_Y[9]_i_4\
    );
\Y[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008AAA8AAA8A"
    )
    port map (
      I0 => \^o43\,
      I1 => I9,
      I2 => I7,
      I3 => \^o44\,
      I4 => \n_0_Y[9]_i_8\,
      I5 => \n_0_Y[9]_i_9\,
      O => \n_0_Y[9]_i_5\
    );
\Y[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o49\,
      I1 => I29(9),
      O => \n_0_Y[9]_i_8\
    );
\Y[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o49\,
      I1 => I30(9),
      O => \n_0_Y[9]_i_9\
    );
\Y_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => I36,
      I1 => \n_0_Y[0]_i_3\,
      O => I144(0),
      S => \^o50\
    );
\Y_reg[1]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => I35,
      I1 => \n_0_Y[1]_i_3\,
      O => I144(1),
      S => \^o50\
    );
core_en_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA00000AAA80000"
    )
    port map (
      I0 => n_0_core_en_i_i_2,
      I1 => I73,
      I2 => \^o64\,
      I3 => I71(0),
      I4 => \^resetn\,
      I5 => I72,
      O => O78
    );
core_en_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I86(0),
      I1 => \^o1\(0),
      I2 => aclken,
      I3 => core_en_i,
      O => n_0_core_en_i_i_2
    );
empty_int_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o1\(0),
      I1 => aclken,
      I2 => m_axis_video_tready,
      I3 => axi_fifo_empty,
      O => O63
    );
eof_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAA8AAA8AA"
    )
    port map (
      I0 => n_0_eof_i_i_2,
      I1 => I71(0),
      I2 => \^o64\,
      I3 => \^resetn\,
      I4 => I72,
      I5 => I73,
      O => O76
    );
eof_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
    port map (
      I0 => I74(0),
      I1 => I78(0),
      I2 => \^resetn\,
      I3 => \^o1\(0),
      I4 => aclken,
      I5 => D(0),
      O => n_0_eof_i_i_2
    );
eof_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => aclken,
      I1 => \^o1\(0),
      O => \^o64\
    );
eol_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
    port map (
      I0 => I80(0),
      I1 => I82(0),
      I2 => \^resetn\,
      I3 => \^o1\(0),
      I4 => aclken,
      I5 => vid_eol_in,
      O => O81
    );
eol_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o52\,
      I1 => I50(12),
      O => I75(0)
    );
\evg2.hwt1\: entity work.\v_tpg_0hwt__parameterized0\
    port map (
      I1 => \^o1\(0),
      I49 => I49,
      O1 => \^core_d\,
      O65 => O65,
      aclk => aclk,
      aclken => aclken,
      fifo_wr_i => fifo_wr_i,
      p_0_in => p_0_in
    );
fifo_wr_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA00000AAA80000"
    )
    port map (
      I0 => n_0_fifo_wr_i_i_2,
      I1 => I73,
      I2 => \^o64\,
      I3 => I71(0),
      I4 => \^resetn\,
      I5 => I72,
      O => O80
    );
fifo_wr_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
    port map (
      I0 => I87(0),
      I1 => I89(0),
      I2 => \^o1\(0),
      I3 => aclken,
      I4 => fifo_wr_i,
      O => n_0_fifo_wr_i_i_2
    );
i_2101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^resetn\,
      O => n_0_2101
    );
i_2102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^resetn\,
      O => n_0_2102
    );
i_2103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^resetn\,
      O => n_0_2103
    );
i_2104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^resetn\,
      O => n_0_2104
    );
line_cnt_tc_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o52\,
      I1 => I50(12),
      O => n_0_line_cnt_tc_i_20
    );
line_cnt_tc_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^o40\,
      I1 => I50(10),
      I2 => I50(11),
      I3 => \^o39\,
      O => n_0_line_cnt_tc_i_21
    );
line_cnt_tc_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^o42\,
      I1 => I50(8),
      I2 => I50(9),
      I3 => \^o41\,
      O => n_0_line_cnt_tc_i_22
    );
line_cnt_tc_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o53\,
      I1 => I51(12),
      O => I77(2)
    );
line_cnt_tc_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o28\,
      I1 => I51(11),
      I2 => \^o29\,
      I3 => I51(10),
      O => I77(1)
    );
line_cnt_tc_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o30\,
      I1 => I51(9),
      I2 => \^o31\,
      I3 => I51(8),
      O => I77(0)
    );
line_cnt_tc_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^o35\,
      I1 => I50(6),
      I2 => I50(7),
      I3 => \^o34\,
      O => n_0_line_cnt_tc_i_36
    );
line_cnt_tc_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^o38\,
      I1 => I50(4),
      I2 => I50(5),
      I3 => \^o37\,
      O => n_0_line_cnt_tc_i_37
    );
line_cnt_tc_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^o33\,
      I1 => I50(2),
      I2 => I50(3),
      I3 => \^o32\,
      O => n_0_line_cnt_tc_i_38
    );
line_cnt_tc_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => \^i88\(0),
      I1 => I50(0),
      I2 => I50(1),
      I3 => \^i88\(1),
      O => n_0_line_cnt_tc_i_39
    );
line_cnt_tc_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o24\,
      I1 => I51(7),
      I2 => \^o25\,
      I3 => I51(6),
      O => I76(3)
    );
line_cnt_tc_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o26\,
      I1 => I51(5),
      I2 => \^o27\,
      I3 => I51(4),
      O => I76(2)
    );
line_cnt_tc_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o19\,
      I1 => I51(3),
      I2 => \^o21\,
      I3 => I51(2),
      O => I76(1)
    );
line_cnt_tc_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o22\,
      I1 => I51(1),
      I2 => \^o23\,
      I3 => I51(0),
      O => I76(0)
    );
line_cnt_tc_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^resetn\,
      I1 => \^o1\(0),
      I2 => aclken,
      O => eof_i3_out
    );
line_cnt_tc_reg_i_19: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_line_cnt_tc_reg_i_19,
      CO(2) => n_1_line_cnt_tc_reg_i_19,
      CO(1) => n_2_line_cnt_tc_reg_i_19,
      CO(0) => n_3_line_cnt_tc_reg_i_19,
      CYINIT => \<const1>\,
      DI(3) => n_0_line_cnt_tc_i_36,
      DI(2) => n_0_line_cnt_tc_i_37,
      DI(1) => n_0_line_cnt_tc_i_38,
      DI(0) => n_0_line_cnt_tc_i_39,
      O(3 downto 0) => NLW_line_cnt_tc_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => I47(3 downto 0)
    );
line_cnt_tc_reg_i_9: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_line_cnt_tc_reg_i_19,
      CO(3) => NLW_line_cnt_tc_reg_i_9_CO_UNCONNECTED(3),
      CO(2) => I81(0),
      CO(1) => n_2_line_cnt_tc_reg_i_9,
      CO(0) => n_3_line_cnt_tc_reg_i_9,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_line_cnt_tc_i_20,
      DI(1) => n_0_line_cnt_tc_i_21,
      DI(0) => n_0_line_cnt_tc_i_22,
      O(3 downto 0) => NLW_line_cnt_tc_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2 downto 0) => I48(2 downto 0)
    );
out_fifo_eol_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I78(0),
      I1 => \^o1\(0),
      I2 => aclken,
      I3 => I85(0),
      O => O82
    );
\row_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404FFFF"
    )
    port map (
      I0 => \n_0_row_cnt[0]_i_4\,
      I1 => I79,
      I2 => I72,
      I3 => I71(0),
      I4 => \^resetn\,
      O => O77
    );
\row_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => I83(0),
      I1 => aclken,
      I2 => \^o1\(0),
      I3 => I84(0),
      O => \n_0_row_cnt[0]_i_4\
    );
\total_cols[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o52\,
      O => I148(2)
    );
\total_cols[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o39\,
      O => I148(1)
    );
\total_cols[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o40\,
      O => I148(0)
    );
\total_cols[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o37\,
      O => I146(3)
    );
\total_cols[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o38\,
      O => I146(2)
    );
\total_cols[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o32\,
      O => I146(1)
    );
\total_cols[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o33\,
      O => I146(0)
    );
\total_cols[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o41\,
      O => I147(3)
    );
\total_cols[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o42\,
      O => I147(2)
    );
\total_cols[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o34\,
      O => I147(1)
    );
\total_cols[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o35\,
      O => I147(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \v_tpg_0v_tpg__parameterized0\ is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 8 downto 0 );
    irq : out STD_LOGIC;
    s_axis_video_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_tready : out STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_video_tlast : in STD_LOGIC;
    s_axis_video_tuser : in STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \v_tpg_0v_tpg__parameterized0\ : entity is "v_tpg";
  attribute C_S_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 10;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 10;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 24;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 24;
  attribute C_S_AXIS_VIDEO_FORMAT : integer;
  attribute C_S_AXIS_VIDEO_FORMAT of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_M_AXIS_VIDEO_FORMAT : integer;
  attribute C_M_AXIS_VIDEO_FORMAT of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_S_AXIS_VIDEO_TUSER_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TUSER_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_M_AXIS_VIDEO_TUSER_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TUSER_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of \v_tpg_0v_tpg__parameterized0\ : entity is 32;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of \v_tpg_0v_tpg__parameterized0\ : entity is 100000000;
  attribute C_ACTIVE_ROWS : integer;
  attribute C_ACTIVE_ROWS of \v_tpg_0v_tpg__parameterized0\ : entity is 480;
  attribute C_ACTIVE_COLS : integer;
  attribute C_ACTIVE_COLS of \v_tpg_0v_tpg__parameterized0\ : entity is 640;
  attribute C_PATTERN_CONTROL : integer;
  attribute C_PATTERN_CONTROL of \v_tpg_0v_tpg__parameterized0\ : entity is 4107;
  attribute C_MOTION_SPEED : integer;
  attribute C_MOTION_SPEED of \v_tpg_0v_tpg__parameterized0\ : entity is 2;
  attribute C_CROSS_HAIRS : integer;
  attribute C_CROSS_HAIRS of \v_tpg_0v_tpg__parameterized0\ : entity is 6553700;
  attribute C_ZPLATE_HOR_CONTROL : integer;
  attribute C_ZPLATE_HOR_CONTROL of \v_tpg_0v_tpg__parameterized0\ : entity is 30;
  attribute C_ZPLATE_VER_CONTROL : integer;
  attribute C_ZPLATE_VER_CONTROL of \v_tpg_0v_tpg__parameterized0\ : entity is 1;
  attribute C_BOX_SIZE : integer;
  attribute C_BOX_SIZE of \v_tpg_0v_tpg__parameterized0\ : entity is 50;
  attribute C_BOX_COLOR : integer;
  attribute C_BOX_COLOR of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_STUCK_PIXEL_THRESH : integer;
  attribute C_STUCK_PIXEL_THRESH of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_NOISE_GAIN : integer;
  attribute C_NOISE_GAIN of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_BAYER_PHASE : integer;
  attribute C_BAYER_PHASE of \v_tpg_0v_tpg__parameterized0\ : entity is 4;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of \v_tpg_0v_tpg__parameterized0\ : entity is 0;
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of \v_tpg_0v_tpg__parameterized0\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \v_tpg_0v_tpg__parameterized0\ : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \v_tpg_0v_tpg__parameterized0\ : entity is "yes";
end \v_tpg_0v_tpg__parameterized0\;

architecture STRUCTURE of \v_tpg_0v_tpg__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal \axi_control_module_local.axi_control/col_cnt_reg\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \axi_control_module_local.axi_control/core_en_i\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/eof_i3_out\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/eqOp\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/eqOp0_out\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/fifo_wr_i\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/geqOp\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/gtOp12_in\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/gtOp13_in\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/gtOp14_in\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/leqOp15_in\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/leqOp18_in\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/ltOp\ : STD_LOGIC;
  signal \axi_control_module_local.axi_control/row_cnt_reg\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/p_0_in\ : STD_LOGIC;
  signal \axi_out_fifo/axi_fifo_empty\ : STD_LOGIC;
  signal \core_control_regs[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_d : STD_LOGIC;
  signal da : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \genr_control_regs[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gtOp : STD_LOGIC;
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \intcore/A\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \intcore/BoxEn\ : STD_LOGIC;
  signal \intcore/BoxHCoord\ : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \intcore/BoxVCoord\ : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \intcore/Cb\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \intcore/Cr\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \intcore/GPatOut\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \intcore/HCount_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \intcore/HCount_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \intcore/R0_in\ : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal \intcore/R3_in\ : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal \intcore/RampStart_reg\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \intcore/RampStart_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \intcore/UseStuckPixel\ : STD_LOGIC;
  signal \intcore/VCount_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \intcore/VCount_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \intcore/XHairValue\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \intcore/Y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \intcore/ZPlate1/NewVDelta_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \intcore/ZPlate1/d_vsync\ : STD_LOGIC;
  signal \intcore/bar_Cb\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \intcore/bar_Cr\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \intcore/bar_Y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \intcore/data11\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \intcore/hdata\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \intcore/minusOp0_out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \intcore/minusOp1_out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \intcore/needs_delay.shift_register_reg[3]_0\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \intcore/t_blue_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \intcore/t_green_out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \intcore/t_red_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \intcore/vdata_reg\ : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal intr_stat_set_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axis_video_tdata\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal n_0_tpg_top_inst : STD_LOGIC;
  signal n_100_BlueNoise_reg : STD_LOGIC;
  signal n_100_GreenNoise_reg : STD_LOGIC;
  signal n_100_RedNoise_reg : STD_LOGIC;
  signal n_100_video_cntrl : STD_LOGIC;
  signal n_101_BlueNoise_reg : STD_LOGIC;
  signal n_101_GreenNoise_reg : STD_LOGIC;
  signal n_101_RedNoise_reg : STD_LOGIC;
  signal n_101_video_cntrl : STD_LOGIC;
  signal n_102_BlueNoise_reg : STD_LOGIC;
  signal n_102_GreenNoise_reg : STD_LOGIC;
  signal n_102_RedNoise_reg : STD_LOGIC;
  signal n_102_video_cntrl : STD_LOGIC;
  signal n_103_BlueNoise_reg : STD_LOGIC;
  signal n_103_GreenNoise_reg : STD_LOGIC;
  signal n_103_RedNoise_reg : STD_LOGIC;
  signal n_103_video_cntrl : STD_LOGIC;
  signal n_104_BlueNoise_reg : STD_LOGIC;
  signal n_104_GreenNoise_reg : STD_LOGIC;
  signal n_104_RedNoise_reg : STD_LOGIC;
  signal n_104_video_cntrl : STD_LOGIC;
  signal n_105_BlueNoise_reg : STD_LOGIC;
  signal n_105_GreenNoise_reg : STD_LOGIC;
  signal n_105_RedNoise_reg : STD_LOGIC;
  signal n_105_video_cntrl : STD_LOGIC;
  signal n_106_video_cntrl : STD_LOGIC;
  signal n_107_video_cntrl : STD_LOGIC;
  signal n_108_video_cntrl : STD_LOGIC;
  signal n_109_video_cntrl : STD_LOGIC;
  signal n_10_video_cntrl : STD_LOGIC;
  signal n_110_tpg_top_inst : STD_LOGIC;
  signal n_110_video_cntrl : STD_LOGIC;
  signal n_111_tpg_top_inst : STD_LOGIC;
  signal n_111_video_cntrl : STD_LOGIC;
  signal n_112_tpg_top_inst : STD_LOGIC;
  signal n_112_video_cntrl : STD_LOGIC;
  signal n_113_tpg_top_inst : STD_LOGIC;
  signal n_113_video_cntrl : STD_LOGIC;
  signal n_114_tpg_top_inst : STD_LOGIC;
  signal n_114_video_cntrl : STD_LOGIC;
  signal n_115_tpg_top_inst : STD_LOGIC;
  signal n_115_video_cntrl : STD_LOGIC;
  signal n_116_video_cntrl : STD_LOGIC;
  signal n_117_video_cntrl : STD_LOGIC;
  signal n_118_video_cntrl : STD_LOGIC;
  signal n_119_video_cntrl : STD_LOGIC;
  signal n_11_video_cntrl : STD_LOGIC;
  signal n_120_video_cntrl : STD_LOGIC;
  signal n_121_video_cntrl : STD_LOGIC;
  signal n_122_video_cntrl : STD_LOGIC;
  signal n_123_video_cntrl : STD_LOGIC;
  signal n_124_video_cntrl : STD_LOGIC;
  signal n_125_video_cntrl : STD_LOGIC;
  signal n_126_video_cntrl : STD_LOGIC;
  signal n_127_video_cntrl : STD_LOGIC;
  signal n_128_video_cntrl : STD_LOGIC;
  signal n_129_video_cntrl : STD_LOGIC;
  signal n_12_video_cntrl : STD_LOGIC;
  signal n_130_video_cntrl : STD_LOGIC;
  signal n_131_video_cntrl : STD_LOGIC;
  signal n_132_video_cntrl : STD_LOGIC;
  signal n_133_video_cntrl : STD_LOGIC;
  signal n_134_video_cntrl : STD_LOGIC;
  signal n_135_video_cntrl : STD_LOGIC;
  signal n_136_video_cntrl : STD_LOGIC;
  signal n_137_video_cntrl : STD_LOGIC;
  signal n_138_video_cntrl : STD_LOGIC;
  signal n_139_video_cntrl : STD_LOGIC;
  signal n_13_video_cntrl : STD_LOGIC;
  signal n_140_video_cntrl : STD_LOGIC;
  signal n_141_video_cntrl : STD_LOGIC;
  signal n_142_video_cntrl : STD_LOGIC;
  signal n_143_video_cntrl : STD_LOGIC;
  signal n_144_video_cntrl : STD_LOGIC;
  signal n_145_video_cntrl : STD_LOGIC;
  signal n_146_video_cntrl : STD_LOGIC;
  signal n_147_video_cntrl : STD_LOGIC;
  signal n_148_video_cntrl : STD_LOGIC;
  signal n_149_video_cntrl : STD_LOGIC;
  signal n_14_video_cntrl : STD_LOGIC;
  signal n_150_video_cntrl : STD_LOGIC;
  signal n_152_video_cntrl : STD_LOGIC;
  signal n_155_video_cntrl : STD_LOGIC;
  signal n_156_video_cntrl : STD_LOGIC;
  signal n_157_video_cntrl : STD_LOGIC;
  signal n_158_video_cntrl : STD_LOGIC;
  signal n_159_video_cntrl : STD_LOGIC;
  signal n_15_video_cntrl : STD_LOGIC;
  signal n_160_tpg_top_inst : STD_LOGIC;
  signal n_160_video_cntrl : STD_LOGIC;
  signal n_161_tpg_top_inst : STD_LOGIC;
  signal n_161_video_cntrl : STD_LOGIC;
  signal n_162_video_cntrl : STD_LOGIC;
  signal n_163_video_cntrl : STD_LOGIC;
  signal n_164_tpg_top_inst : STD_LOGIC;
  signal n_164_video_cntrl : STD_LOGIC;
  signal n_165_video_cntrl : STD_LOGIC;
  signal n_166_video_cntrl : STD_LOGIC;
  signal n_167_video_cntrl : STD_LOGIC;
  signal n_168_tpg_top_inst : STD_LOGIC;
  signal n_168_video_cntrl : STD_LOGIC;
  signal n_169_tpg_top_inst : STD_LOGIC;
  signal n_169_video_cntrl : STD_LOGIC;
  signal n_16_video_cntrl : STD_LOGIC;
  signal n_170_video_cntrl : STD_LOGIC;
  signal n_171_video_cntrl : STD_LOGIC;
  signal n_172_tpg_top_inst : STD_LOGIC;
  signal n_172_video_cntrl : STD_LOGIC;
  signal n_173_tpg_top_inst : STD_LOGIC;
  signal n_173_video_cntrl : STD_LOGIC;
  signal n_174_tpg_top_inst : STD_LOGIC;
  signal n_174_video_cntrl : STD_LOGIC;
  signal n_175_tpg_top_inst : STD_LOGIC;
  signal n_175_video_cntrl : STD_LOGIC;
  signal n_176_tpg_top_inst : STD_LOGIC;
  signal n_176_video_cntrl : STD_LOGIC;
  signal n_177_tpg_top_inst : STD_LOGIC;
  signal n_177_video_cntrl : STD_LOGIC;
  signal n_178_video_cntrl : STD_LOGIC;
  signal n_179_video_cntrl : STD_LOGIC;
  signal n_17_video_cntrl : STD_LOGIC;
  signal n_180_video_cntrl : STD_LOGIC;
  signal n_181_tpg_top_inst : STD_LOGIC;
  signal n_181_video_cntrl : STD_LOGIC;
  signal n_182_video_cntrl : STD_LOGIC;
  signal n_183_video_cntrl : STD_LOGIC;
  signal n_184_video_cntrl : STD_LOGIC;
  signal n_185_video_cntrl : STD_LOGIC;
  signal n_186_video_cntrl : STD_LOGIC;
  signal n_187_video_cntrl : STD_LOGIC;
  signal n_188_tpg_top_inst : STD_LOGIC;
  signal n_188_video_cntrl : STD_LOGIC;
  signal n_189_tpg_top_inst : STD_LOGIC;
  signal n_189_video_cntrl : STD_LOGIC;
  signal n_18_video_cntrl : STD_LOGIC;
  signal n_190_video_cntrl : STD_LOGIC;
  signal n_191_video_cntrl : STD_LOGIC;
  signal n_192_video_cntrl : STD_LOGIC;
  signal n_193_video_cntrl : STD_LOGIC;
  signal n_194_video_cntrl : STD_LOGIC;
  signal n_195_video_cntrl : STD_LOGIC;
  signal n_196_video_cntrl : STD_LOGIC;
  signal n_197_video_cntrl : STD_LOGIC;
  signal n_198_video_cntrl : STD_LOGIC;
  signal n_199_video_cntrl : STD_LOGIC;
  signal n_19_video_cntrl : STD_LOGIC;
  signal n_1_tpg_top_inst : STD_LOGIC;
  signal n_200_video_cntrl : STD_LOGIC;
  signal n_201_video_cntrl : STD_LOGIC;
  signal n_202_video_cntrl : STD_LOGIC;
  signal n_203_video_cntrl : STD_LOGIC;
  signal n_204_tpg_top_inst : STD_LOGIC;
  signal n_204_video_cntrl : STD_LOGIC;
  signal n_205_tpg_top_inst : STD_LOGIC;
  signal n_205_video_cntrl : STD_LOGIC;
  signal n_206_tpg_top_inst : STD_LOGIC;
  signal n_206_video_cntrl : STD_LOGIC;
  signal n_207_tpg_top_inst : STD_LOGIC;
  signal n_207_video_cntrl : STD_LOGIC;
  signal n_208_tpg_top_inst : STD_LOGIC;
  signal n_208_video_cntrl : STD_LOGIC;
  signal n_209_tpg_top_inst : STD_LOGIC;
  signal n_209_video_cntrl : STD_LOGIC;
  signal n_20_video_cntrl : STD_LOGIC;
  signal n_210_tpg_top_inst : STD_LOGIC;
  signal n_210_video_cntrl : STD_LOGIC;
  signal n_211_video_cntrl : STD_LOGIC;
  signal n_212_video_cntrl : STD_LOGIC;
  signal n_217_video_cntrl : STD_LOGIC;
  signal n_218_video_cntrl : STD_LOGIC;
  signal n_219_video_cntrl : STD_LOGIC;
  signal n_21_video_cntrl : STD_LOGIC;
  signal n_220_video_cntrl : STD_LOGIC;
  signal n_221_video_cntrl : STD_LOGIC;
  signal n_222_video_cntrl : STD_LOGIC;
  signal n_223_video_cntrl : STD_LOGIC;
  signal n_224_tpg_top_inst : STD_LOGIC;
  signal n_224_video_cntrl : STD_LOGIC;
  signal n_225_tpg_top_inst : STD_LOGIC;
  signal n_225_video_cntrl : STD_LOGIC;
  signal n_226_tpg_top_inst : STD_LOGIC;
  signal n_226_video_cntrl : STD_LOGIC;
  signal n_227_tpg_top_inst : STD_LOGIC;
  signal n_227_video_cntrl : STD_LOGIC;
  signal n_228_tpg_top_inst : STD_LOGIC;
  signal n_228_video_cntrl : STD_LOGIC;
  signal n_229_tpg_top_inst : STD_LOGIC;
  signal n_229_video_cntrl : STD_LOGIC;
  signal n_22_video_cntrl : STD_LOGIC;
  signal n_230_tpg_top_inst : STD_LOGIC;
  signal n_230_video_cntrl : STD_LOGIC;
  signal n_231_tpg_top_inst : STD_LOGIC;
  signal n_231_video_cntrl : STD_LOGIC;
  signal n_232_tpg_top_inst : STD_LOGIC;
  signal n_233_tpg_top_inst : STD_LOGIC;
  signal n_234_tpg_top_inst : STD_LOGIC;
  signal n_235_tpg_top_inst : STD_LOGIC;
  signal n_236_tpg_top_inst : STD_LOGIC;
  signal n_237_tpg_top_inst : STD_LOGIC;
  signal n_238_tpg_top_inst : STD_LOGIC;
  signal n_23_video_cntrl : STD_LOGIC;
  signal n_243_tpg_top_inst : STD_LOGIC;
  signal n_244_tpg_top_inst : STD_LOGIC;
  signal n_245_tpg_top_inst : STD_LOGIC;
  signal n_246_tpg_top_inst : STD_LOGIC;
  signal n_247_tpg_top_inst : STD_LOGIC;
  signal n_248_tpg_top_inst : STD_LOGIC;
  signal n_249_tpg_top_inst : STD_LOGIC;
  signal n_24_video_cntrl : STD_LOGIC;
  signal n_250_tpg_top_inst : STD_LOGIC;
  signal n_25_video_cntrl : STD_LOGIC;
  signal n_261_tpg_top_inst : STD_LOGIC;
  signal n_262_tpg_top_inst : STD_LOGIC;
  signal n_263_tpg_top_inst : STD_LOGIC;
  signal n_264_tpg_top_inst : STD_LOGIC;
  signal n_264_video_cntrl : STD_LOGIC;
  signal n_265_tpg_top_inst : STD_LOGIC;
  signal n_265_video_cntrl : STD_LOGIC;
  signal n_266_tpg_top_inst : STD_LOGIC;
  signal n_266_video_cntrl : STD_LOGIC;
  signal n_267_tpg_top_inst : STD_LOGIC;
  signal n_267_video_cntrl : STD_LOGIC;
  signal n_268_tpg_top_inst : STD_LOGIC;
  signal n_268_video_cntrl : STD_LOGIC;
  signal n_269_tpg_top_inst : STD_LOGIC;
  signal n_269_video_cntrl : STD_LOGIC;
  signal n_26_video_cntrl : STD_LOGIC;
  signal n_270_tpg_top_inst : STD_LOGIC;
  signal n_270_video_cntrl : STD_LOGIC;
  signal n_271_tpg_top_inst : STD_LOGIC;
  signal n_271_video_cntrl : STD_LOGIC;
  signal n_272_tpg_top_inst : STD_LOGIC;
  signal n_272_video_cntrl : STD_LOGIC;
  signal n_273_tpg_top_inst : STD_LOGIC;
  signal n_273_video_cntrl : STD_LOGIC;
  signal n_274_tpg_top_inst : STD_LOGIC;
  signal n_274_video_cntrl : STD_LOGIC;
  signal n_275_tpg_top_inst : STD_LOGIC;
  signal n_275_video_cntrl : STD_LOGIC;
  signal n_276_tpg_top_inst : STD_LOGIC;
  signal n_276_video_cntrl : STD_LOGIC;
  signal n_277_tpg_top_inst : STD_LOGIC;
  signal n_277_video_cntrl : STD_LOGIC;
  signal n_278_tpg_top_inst : STD_LOGIC;
  signal n_278_video_cntrl : STD_LOGIC;
  signal n_279_tpg_top_inst : STD_LOGIC;
  signal n_279_video_cntrl : STD_LOGIC;
  signal n_27_video_cntrl : STD_LOGIC;
  signal n_280_tpg_top_inst : STD_LOGIC;
  signal n_280_video_cntrl : STD_LOGIC;
  signal n_281_video_cntrl : STD_LOGIC;
  signal n_282_video_cntrl : STD_LOGIC;
  signal n_283_video_cntrl : STD_LOGIC;
  signal n_284_video_cntrl : STD_LOGIC;
  signal n_285_video_cntrl : STD_LOGIC;
  signal n_286_video_cntrl : STD_LOGIC;
  signal n_287_video_cntrl : STD_LOGIC;
  signal n_288_video_cntrl : STD_LOGIC;
  signal n_289_video_cntrl : STD_LOGIC;
  signal n_28_video_cntrl : STD_LOGIC;
  signal n_290_video_cntrl : STD_LOGIC;
  signal n_291_video_cntrl : STD_LOGIC;
  signal n_292_video_cntrl : STD_LOGIC;
  signal n_293_video_cntrl : STD_LOGIC;
  signal n_294_video_cntrl : STD_LOGIC;
  signal n_295_video_cntrl : STD_LOGIC;
  signal n_296_video_cntrl : STD_LOGIC;
  signal n_297_video_cntrl : STD_LOGIC;
  signal n_298_video_cntrl : STD_LOGIC;
  signal n_299_video_cntrl : STD_LOGIC;
  signal n_29_video_cntrl : STD_LOGIC;
  signal n_2_tpg_top_inst : STD_LOGIC;
  signal n_300_video_cntrl : STD_LOGIC;
  signal n_301_video_cntrl : STD_LOGIC;
  signal n_302_video_cntrl : STD_LOGIC;
  signal n_303_video_cntrl : STD_LOGIC;
  signal n_304_video_cntrl : STD_LOGIC;
  signal n_30_video_cntrl : STD_LOGIC;
  signal n_31_video_cntrl : STD_LOGIC;
  signal n_32_video_cntrl : STD_LOGIC;
  signal n_339_video_cntrl : STD_LOGIC;
  signal n_33_video_cntrl : STD_LOGIC;
  signal n_340_video_cntrl : STD_LOGIC;
  signal n_341_video_cntrl : STD_LOGIC;
  signal n_342_video_cntrl : STD_LOGIC;
  signal n_343_video_cntrl : STD_LOGIC;
  signal n_344_video_cntrl : STD_LOGIC;
  signal n_345_video_cntrl : STD_LOGIC;
  signal n_346_video_cntrl : STD_LOGIC;
  signal n_347_video_cntrl : STD_LOGIC;
  signal n_348_video_cntrl : STD_LOGIC;
  signal n_349_video_cntrl : STD_LOGIC;
  signal n_34_video_cntrl : STD_LOGIC;
  signal n_350_video_cntrl : STD_LOGIC;
  signal n_351_video_cntrl : STD_LOGIC;
  signal n_352_video_cntrl : STD_LOGIC;
  signal n_353_video_cntrl : STD_LOGIC;
  signal n_35_video_cntrl : STD_LOGIC;
  signal n_36_video_cntrl : STD_LOGIC;
  signal n_37_video_cntrl : STD_LOGIC;
  signal n_38_video_cntrl : STD_LOGIC;
  signal n_39_video_cntrl : STD_LOGIC;
  signal n_3_tpg_top_inst : STD_LOGIC;
  signal n_40_video_cntrl : STD_LOGIC;
  signal n_41_video_cntrl : STD_LOGIC;
  signal n_46_tpg_top_inst : STD_LOGIC;
  signal n_4_tpg_top_inst : STD_LOGIC;
  signal n_53_tpg_top_inst : STD_LOGIC;
  signal n_55_video_cntrl : STD_LOGIC;
  signal n_56_video_cntrl : STD_LOGIC;
  signal n_57_video_cntrl : STD_LOGIC;
  signal n_58_video_cntrl : STD_LOGIC;
  signal n_59_video_cntrl : STD_LOGIC;
  signal n_5_tpg_top_inst : STD_LOGIC;
  signal n_60_video_cntrl : STD_LOGIC;
  signal n_61_video_cntrl : STD_LOGIC;
  signal n_62_video_cntrl : STD_LOGIC;
  signal n_63_video_cntrl : STD_LOGIC;
  signal n_64_video_cntrl : STD_LOGIC;
  signal n_65_video_cntrl : STD_LOGIC;
  signal n_66_video_cntrl : STD_LOGIC;
  signal n_67_tpg_top_inst : STD_LOGIC;
  signal n_68_tpg_top_inst : STD_LOGIC;
  signal n_69_tpg_top_inst : STD_LOGIC;
  signal n_6_tpg_top_inst : STD_LOGIC;
  signal n_70_tpg_top_inst : STD_LOGIC;
  signal n_71_tpg_top_inst : STD_LOGIC;
  signal n_72_tpg_top_inst : STD_LOGIC;
  signal n_73_tpg_top_inst : STD_LOGIC;
  signal n_74_tpg_top_inst : STD_LOGIC;
  signal n_75_tpg_top_inst : STD_LOGIC;
  signal n_7_tpg_top_inst : STD_LOGIC;
  signal n_80_video_cntrl : STD_LOGIC;
  signal n_81_video_cntrl : STD_LOGIC;
  signal n_84_video_cntrl : STD_LOGIC;
  signal n_85_video_cntrl : STD_LOGIC;
  signal n_86_BlueNoise_reg : STD_LOGIC;
  signal n_86_video_cntrl : STD_LOGIC;
  signal n_87_BlueNoise_reg : STD_LOGIC;
  signal n_87_video_cntrl : STD_LOGIC;
  signal n_88_BlueNoise_reg : STD_LOGIC;
  signal n_88_video_cntrl : STD_LOGIC;
  signal n_89_BlueNoise_reg : STD_LOGIC;
  signal n_89_video_cntrl : STD_LOGIC;
  signal n_8_video_cntrl : STD_LOGIC;
  signal n_90_BlueNoise_reg : STD_LOGIC;
  signal n_90_video_cntrl : STD_LOGIC;
  signal n_91_BlueNoise_reg : STD_LOGIC;
  signal n_91_video_cntrl : STD_LOGIC;
  signal n_92_BlueNoise_reg : STD_LOGIC;
  signal n_92_video_cntrl : STD_LOGIC;
  signal n_93_BlueNoise_reg : STD_LOGIC;
  signal n_93_video_cntrl : STD_LOGIC;
  signal n_94_BlueNoise_reg : STD_LOGIC;
  signal n_94_video_cntrl : STD_LOGIC;
  signal n_95_BlueNoise_reg : STD_LOGIC;
  signal n_95_tpg_top_inst : STD_LOGIC;
  signal n_95_video_cntrl : STD_LOGIC;
  signal n_96_BlueNoise_reg : STD_LOGIC;
  signal n_96_GreenNoise_reg : STD_LOGIC;
  signal n_96_RedNoise_reg : STD_LOGIC;
  signal n_96_tpg_top_inst : STD_LOGIC;
  signal n_96_video_cntrl : STD_LOGIC;
  signal n_97_BlueNoise_reg : STD_LOGIC;
  signal n_97_GreenNoise_reg : STD_LOGIC;
  signal n_97_RedNoise_reg : STD_LOGIC;
  signal n_97_tpg_top_inst : STD_LOGIC;
  signal n_97_video_cntrl : STD_LOGIC;
  signal n_98_BlueNoise_reg : STD_LOGIC;
  signal n_98_GreenNoise_reg : STD_LOGIC;
  signal n_98_RedNoise_reg : STD_LOGIC;
  signal n_98_video_cntrl : STD_LOGIC;
  signal n_99_BlueNoise_reg : STD_LOGIC;
  signal n_99_GreenNoise_reg : STD_LOGIC;
  signal n_99_RedNoise_reg : STD_LOGIC;
  signal n_99_video_cntrl : STD_LOGIC;
  signal n_9_video_cntrl : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal resetn : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal sclr : STD_LOGIC;
  signal vid_eol_in : STD_LOGIC;
  signal vid_sof_in : STD_LOGIC;
  signal NLW_BlueNoise_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_BlueNoise_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_BlueNoise_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_BlueNoise_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_BlueNoise_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_BlueNoise_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_BlueNoise_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_BlueNoise_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_BlueNoise_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BlueNoise_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_BlueNoise_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_GreenNoise_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_GreenNoise_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_GreenNoise_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_GreenNoise_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_GreenNoise_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_GreenNoise_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_GreenNoise_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_GreenNoise_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_GreenNoise_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_GreenNoise_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_GreenNoise_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_RedNoise_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RedNoise_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RedNoise_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RedNoise_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RedNoise_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RedNoise_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RedNoise_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RedNoise_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RedNoise_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RedNoise_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_RedNoise_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  intc_if(8) <= \<const0>\;
  intc_if(7) <= \<const0>\;
  intc_if(6) <= \<const0>\;
  intc_if(5) <= \<const0>\;
  intc_if(4) <= \<const0>\;
  intc_if(3 downto 0) <= \^intc_if\(3 downto 0);
  m_axis_video_tdata(23) <= \<const0>\;
  m_axis_video_tdata(22) <= \<const0>\;
  m_axis_video_tdata(21) <= \<const0>\;
  m_axis_video_tdata(20) <= \<const0>\;
  m_axis_video_tdata(19 downto 0) <= \^m_axis_video_tdata\(19 downto 0);
  s_axi_awready <= \^s_axi_awready\;
  s_axi_wready <= \^s_axi_awready\;
  s_axis_video_tready <= \<const0>\;
BlueNoise_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => n_271_tpg_top_inst,
      A(8) => n_272_tpg_top_inst,
      A(7) => n_273_tpg_top_inst,
      A(6) => n_274_tpg_top_inst,
      A(5) => n_275_tpg_top_inst,
      A(4) => n_276_tpg_top_inst,
      A(3) => n_277_tpg_top_inst,
      A(2) => n_278_tpg_top_inst,
      A(1) => n_279_tpg_top_inst,
      A(0) => n_280_tpg_top_inst,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => NLW_BlueNoise_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => n_294_video_cntrl,
      B(6) => n_295_video_cntrl,
      B(5) => n_296_video_cntrl,
      B(4) => n_297_video_cntrl,
      B(3) => n_298_video_cntrl,
      B(2) => n_299_video_cntrl,
      B(1) => n_300_video_cntrl,
      B(0) => n_301_video_cntrl,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => NLW_BlueNoise_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => VCC_2,
      C(46) => VCC_2,
      C(45) => VCC_2,
      C(44) => VCC_2,
      C(43) => VCC_2,
      C(42) => VCC_2,
      C(41) => VCC_2,
      C(40) => VCC_2,
      C(39) => VCC_2,
      C(38) => VCC_2,
      C(37) => VCC_2,
      C(36) => VCC_2,
      C(35) => VCC_2,
      C(34) => VCC_2,
      C(33) => VCC_2,
      C(32) => VCC_2,
      C(31) => VCC_2,
      C(30) => VCC_2,
      C(29) => VCC_2,
      C(28) => VCC_2,
      C(27) => VCC_2,
      C(26) => VCC_2,
      C(25) => VCC_2,
      C(24) => VCC_2,
      C(23) => VCC_2,
      C(22) => VCC_2,
      C(21) => VCC_2,
      C(20) => VCC_2,
      C(19) => VCC_2,
      C(18) => VCC_2,
      C(17) => VCC_2,
      C(16) => VCC_2,
      C(15) => VCC_2,
      C(14) => VCC_2,
      C(13) => VCC_2,
      C(12) => VCC_2,
      C(11) => VCC_2,
      C(10) => VCC_2,
      C(9) => VCC_2,
      C(8) => VCC_2,
      C(7) => VCC_2,
      C(6) => VCC_2,
      C(5) => VCC_2,
      C(4) => VCC_2,
      C(3) => VCC_2,
      C(2) => VCC_2,
      C(1) => VCC_2,
      C(0) => VCC_2,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => NLW_BlueNoise_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => NLW_BlueNoise_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \^intc_if\(0),
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \^intc_if\(0),
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \^intc_if\(0),
      CLK => aclk,
      D(24) => GND_2,
      D(23) => GND_2,
      D(22) => GND_2,
      D(21) => GND_2,
      D(20) => GND_2,
      D(19) => GND_2,
      D(18) => GND_2,
      D(17) => GND_2,
      D(16) => GND_2,
      D(15) => GND_2,
      D(14) => GND_2,
      D(13) => GND_2,
      D(12) => GND_2,
      D(11) => GND_2,
      D(10) => GND_2,
      D(9) => GND_2,
      D(8) => GND_2,
      D(7) => GND_2,
      D(6) => GND_2,
      D(5) => GND_2,
      D(4) => GND_2,
      D(3) => GND_2,
      D(2) => GND_2,
      D(1) => GND_2,
      D(0) => GND_2,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => NLW_BlueNoise_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const0>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => NLW_BlueNoise_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_BlueNoise_reg_P_UNCONNECTED(47 downto 20),
      P(19) => n_86_BlueNoise_reg,
      P(18) => n_87_BlueNoise_reg,
      P(17) => n_88_BlueNoise_reg,
      P(16) => n_89_BlueNoise_reg,
      P(15) => n_90_BlueNoise_reg,
      P(14) => n_91_BlueNoise_reg,
      P(13) => n_92_BlueNoise_reg,
      P(12) => n_93_BlueNoise_reg,
      P(11) => n_94_BlueNoise_reg,
      P(10) => n_95_BlueNoise_reg,
      P(9) => n_96_BlueNoise_reg,
      P(8) => n_97_BlueNoise_reg,
      P(7) => n_98_BlueNoise_reg,
      P(6) => n_99_BlueNoise_reg,
      P(5) => n_100_BlueNoise_reg,
      P(4) => n_101_BlueNoise_reg,
      P(3) => n_102_BlueNoise_reg,
      P(2) => n_103_BlueNoise_reg,
      P(1) => n_104_BlueNoise_reg,
      P(0) => n_105_BlueNoise_reg,
      PATTERNBDETECT => NLW_BlueNoise_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_BlueNoise_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47 downto 0) => NLW_BlueNoise_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => n_160_tpg_top_inst,
      UNDERFLOW => NLW_BlueNoise_reg_UNDERFLOW_UNCONNECTED
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
GreenNoise_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => n_261_tpg_top_inst,
      A(8) => n_262_tpg_top_inst,
      A(7) => n_263_tpg_top_inst,
      A(6) => n_264_tpg_top_inst,
      A(5) => n_265_tpg_top_inst,
      A(4) => n_266_tpg_top_inst,
      A(3) => n_267_tpg_top_inst,
      A(2) => n_268_tpg_top_inst,
      A(1) => n_269_tpg_top_inst,
      A(0) => n_270_tpg_top_inst,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => NLW_GreenNoise_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => n_294_video_cntrl,
      B(6) => n_295_video_cntrl,
      B(5) => n_296_video_cntrl,
      B(4) => n_297_video_cntrl,
      B(3) => n_298_video_cntrl,
      B(2) => n_299_video_cntrl,
      B(1) => n_300_video_cntrl,
      B(0) => n_301_video_cntrl,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => NLW_GreenNoise_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => VCC_2,
      C(46) => VCC_2,
      C(45) => VCC_2,
      C(44) => VCC_2,
      C(43) => VCC_2,
      C(42) => VCC_2,
      C(41) => VCC_2,
      C(40) => VCC_2,
      C(39) => VCC_2,
      C(38) => VCC_2,
      C(37) => VCC_2,
      C(36) => VCC_2,
      C(35) => VCC_2,
      C(34) => VCC_2,
      C(33) => VCC_2,
      C(32) => VCC_2,
      C(31) => VCC_2,
      C(30) => VCC_2,
      C(29) => VCC_2,
      C(28) => VCC_2,
      C(27) => VCC_2,
      C(26) => VCC_2,
      C(25) => VCC_2,
      C(24) => VCC_2,
      C(23) => VCC_2,
      C(22) => VCC_2,
      C(21) => VCC_2,
      C(20) => VCC_2,
      C(19) => VCC_2,
      C(18) => VCC_2,
      C(17) => VCC_2,
      C(16) => VCC_2,
      C(15) => VCC_2,
      C(14) => VCC_2,
      C(13) => VCC_2,
      C(12) => VCC_2,
      C(11) => VCC_2,
      C(10) => VCC_2,
      C(9) => VCC_2,
      C(8) => VCC_2,
      C(7) => VCC_2,
      C(6) => VCC_2,
      C(5) => VCC_2,
      C(4) => VCC_2,
      C(3) => VCC_2,
      C(2) => VCC_2,
      C(1) => VCC_2,
      C(0) => VCC_2,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => NLW_GreenNoise_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => NLW_GreenNoise_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \^intc_if\(0),
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \^intc_if\(0),
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \^intc_if\(0),
      CLK => aclk,
      D(24) => GND_2,
      D(23) => GND_2,
      D(22) => GND_2,
      D(21) => GND_2,
      D(20) => GND_2,
      D(19) => GND_2,
      D(18) => GND_2,
      D(17) => GND_2,
      D(16) => GND_2,
      D(15) => GND_2,
      D(14) => GND_2,
      D(13) => GND_2,
      D(12) => GND_2,
      D(11) => GND_2,
      D(10) => GND_2,
      D(9) => GND_2,
      D(8) => GND_2,
      D(7) => GND_2,
      D(6) => GND_2,
      D(5) => GND_2,
      D(4) => GND_2,
      D(3) => GND_2,
      D(2) => GND_2,
      D(1) => GND_2,
      D(0) => GND_2,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => NLW_GreenNoise_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const0>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => NLW_GreenNoise_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_GreenNoise_reg_P_UNCONNECTED(47 downto 20),
      P(19 downto 10) => \intcore/R0_in\(19 downto 10),
      P(9) => n_96_GreenNoise_reg,
      P(8) => n_97_GreenNoise_reg,
      P(7) => n_98_GreenNoise_reg,
      P(6) => n_99_GreenNoise_reg,
      P(5) => n_100_GreenNoise_reg,
      P(4) => n_101_GreenNoise_reg,
      P(3) => n_102_GreenNoise_reg,
      P(2) => n_103_GreenNoise_reg,
      P(1) => n_104_GreenNoise_reg,
      P(0) => n_105_GreenNoise_reg,
      PATTERNBDETECT => NLW_GreenNoise_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_GreenNoise_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47 downto 0) => NLW_GreenNoise_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => n_160_tpg_top_inst,
      UNDERFLOW => NLW_GreenNoise_reg_UNDERFLOW_UNCONNECTED
    );
RedNoise_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9 downto 0) => \intcore/A\(9 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => NLW_RedNoise_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => n_294_video_cntrl,
      B(6) => n_295_video_cntrl,
      B(5) => n_296_video_cntrl,
      B(4) => n_297_video_cntrl,
      B(3) => n_298_video_cntrl,
      B(2) => n_299_video_cntrl,
      B(1) => n_300_video_cntrl,
      B(0) => n_301_video_cntrl,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => NLW_RedNoise_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => VCC_2,
      C(46) => VCC_2,
      C(45) => VCC_2,
      C(44) => VCC_2,
      C(43) => VCC_2,
      C(42) => VCC_2,
      C(41) => VCC_2,
      C(40) => VCC_2,
      C(39) => VCC_2,
      C(38) => VCC_2,
      C(37) => VCC_2,
      C(36) => VCC_2,
      C(35) => VCC_2,
      C(34) => VCC_2,
      C(33) => VCC_2,
      C(32) => VCC_2,
      C(31) => VCC_2,
      C(30) => VCC_2,
      C(29) => VCC_2,
      C(28) => VCC_2,
      C(27) => VCC_2,
      C(26) => VCC_2,
      C(25) => VCC_2,
      C(24) => VCC_2,
      C(23) => VCC_2,
      C(22) => VCC_2,
      C(21) => VCC_2,
      C(20) => VCC_2,
      C(19) => VCC_2,
      C(18) => VCC_2,
      C(17) => VCC_2,
      C(16) => VCC_2,
      C(15) => VCC_2,
      C(14) => VCC_2,
      C(13) => VCC_2,
      C(12) => VCC_2,
      C(11) => VCC_2,
      C(10) => VCC_2,
      C(9) => VCC_2,
      C(8) => VCC_2,
      C(7) => VCC_2,
      C(6) => VCC_2,
      C(5) => VCC_2,
      C(4) => VCC_2,
      C(3) => VCC_2,
      C(2) => VCC_2,
      C(1) => VCC_2,
      C(0) => VCC_2,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => NLW_RedNoise_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => NLW_RedNoise_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \^intc_if\(0),
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \^intc_if\(0),
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \^intc_if\(0),
      CLK => aclk,
      D(24) => GND_2,
      D(23) => GND_2,
      D(22) => GND_2,
      D(21) => GND_2,
      D(20) => GND_2,
      D(19) => GND_2,
      D(18) => GND_2,
      D(17) => GND_2,
      D(16) => GND_2,
      D(15) => GND_2,
      D(14) => GND_2,
      D(13) => GND_2,
      D(12) => GND_2,
      D(11) => GND_2,
      D(10) => GND_2,
      D(9) => GND_2,
      D(8) => GND_2,
      D(7) => GND_2,
      D(6) => GND_2,
      D(5) => GND_2,
      D(4) => GND_2,
      D(3) => GND_2,
      D(2) => GND_2,
      D(1) => GND_2,
      D(0) => GND_2,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => NLW_RedNoise_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const0>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => NLW_RedNoise_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_RedNoise_reg_P_UNCONNECTED(47 downto 20),
      P(19 downto 10) => \intcore/R3_in\(19 downto 10),
      P(9) => n_96_RedNoise_reg,
      P(8) => n_97_RedNoise_reg,
      P(7) => n_98_RedNoise_reg,
      P(6) => n_99_RedNoise_reg,
      P(5) => n_100_RedNoise_reg,
      P(4) => n_101_RedNoise_reg,
      P(3) => n_102_RedNoise_reg,
      P(2) => n_103_RedNoise_reg,
      P(1) => n_104_RedNoise_reg,
      P(0) => n_105_RedNoise_reg,
      PATTERNBDETECT => NLW_RedNoise_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_RedNoise_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47 downto 0) => NLW_RedNoise_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => n_160_tpg_top_inst,
      UNDERFLOW => NLW_RedNoise_reg_UNDERFLOW_UNCONNECTED
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
tpg_top_inst: entity work.v_tpg_0tpg_top
    port map (
      A(9 downto 0) => \intcore/A\(9 downto 0),
      BoxEn => \intcore/BoxEn\,
      CO(0) => n_75_tpg_top_inst,
      D(2 downto 0) => \^intc_if\(3 downto 1),
      DI(1) => n_96_video_cntrl,
      DI(0) => n_97_video_cntrl,
      DOADO(7) => n_0_tpg_top_inst,
      DOADO(6) => n_1_tpg_top_inst,
      DOADO(5) => n_2_tpg_top_inst,
      DOADO(4) => n_3_tpg_top_inst,
      DOADO(3) => n_4_tpg_top_inst,
      DOADO(2) => n_5_tpg_top_inst,
      DOADO(1) => n_6_tpg_top_inst,
      DOADO(0) => n_7_tpg_top_inst,
      I1 => n_10_video_cntrl,
      I10 => n_16_video_cntrl,
      I100 => n_57_video_cntrl,
      I101 => n_58_video_cntrl,
      I102 => n_137_video_cntrl,
      I103 => n_63_video_cntrl,
      I104 => n_64_video_cntrl,
      I105 => n_65_video_cntrl,
      I106 => n_66_video_cntrl,
      I107 => n_165_video_cntrl,
      I108 => n_184_video_cntrl,
      I109 => n_183_video_cntrl,
      I11 => n_17_video_cntrl,
      I110 => n_182_video_cntrl,
      I111 => n_181_video_cntrl,
      I112 => n_180_video_cntrl,
      I113 => n_179_video_cntrl,
      I114 => n_139_video_cntrl,
      I115 => n_141_video_cntrl,
      I116 => n_21_video_cntrl,
      I117(1) => n_339_video_cntrl,
      I117(0) => n_340_video_cntrl,
      I118 => n_304_video_cntrl,
      I119 => n_303_video_cntrl,
      I12 => n_18_video_cntrl,
      I120 => n_293_video_cntrl,
      I121 => n_292_video_cntrl,
      I122 => n_291_video_cntrl,
      I123 => n_290_video_cntrl,
      I124 => n_289_video_cntrl,
      I125 => n_288_video_cntrl,
      I126 => n_287_video_cntrl,
      I127 => n_286_video_cntrl,
      I128 => n_285_video_cntrl,
      I129 => n_284_video_cntrl,
      I13 => n_20_video_cntrl,
      I130 => n_283_video_cntrl,
      I131 => n_282_video_cntrl,
      I132 => n_281_video_cntrl,
      I133 => n_280_video_cntrl,
      I134 => n_279_video_cntrl,
      I135 => n_278_video_cntrl,
      I136(12 downto 0) => \intcore/minusOp0_out\(12 downto 0),
      I137(12 downto 0) => \intcore/minusOp1_out\(12 downto 0),
      I138(9) => n_116_video_cntrl,
      I138(8) => n_117_video_cntrl,
      I138(7) => n_118_video_cntrl,
      I138(6) => n_119_video_cntrl,
      I138(5) => n_120_video_cntrl,
      I138(4) => n_121_video_cntrl,
      I138(3) => n_122_video_cntrl,
      I138(2) => n_123_video_cntrl,
      I138(1) => n_124_video_cntrl,
      I138(0) => n_125_video_cntrl,
      I139(9) => n_127_video_cntrl,
      I139(8) => n_128_video_cntrl,
      I139(7) => n_129_video_cntrl,
      I139(6) => n_130_video_cntrl,
      I139(5) => n_131_video_cntrl,
      I139(4) => n_132_video_cntrl,
      I139(3) => n_133_video_cntrl,
      I139(2) => n_134_video_cntrl,
      I139(1) => n_135_video_cntrl,
      I139(0) => n_136_video_cntrl,
      I14 => n_22_video_cntrl,
      I140(9 downto 0) => \intcore/R0_in\(19 downto 10),
      I141(9) => n_86_BlueNoise_reg,
      I141(8) => n_87_BlueNoise_reg,
      I141(7) => n_88_BlueNoise_reg,
      I141(6) => n_89_BlueNoise_reg,
      I141(5) => n_90_BlueNoise_reg,
      I141(4) => n_91_BlueNoise_reg,
      I141(3) => n_92_BlueNoise_reg,
      I141(2) => n_93_BlueNoise_reg,
      I141(1) => n_94_BlueNoise_reg,
      I141(0) => n_95_BlueNoise_reg,
      I142(2) => n_176_video_cntrl,
      I142(1) => n_177_video_cntrl,
      I142(0) => n_178_video_cntrl,
      I143(2) => n_166_video_cntrl,
      I143(1) => n_167_video_cntrl,
      I143(0) => n_168_video_cntrl,
      I144(8) => n_105_video_cntrl,
      I144(7) => n_106_video_cntrl,
      I144(6) => n_107_video_cntrl,
      I144(5) => n_108_video_cntrl,
      I144(4) => n_109_video_cntrl,
      I144(3) => n_110_video_cntrl,
      I144(2) => n_111_video_cntrl,
      I144(1) => n_112_video_cntrl,
      I144(0) => n_113_video_cntrl,
      I145(6) => n_169_video_cntrl,
      I145(5) => n_170_video_cntrl,
      I145(4) => n_171_video_cntrl,
      I145(3) => n_172_video_cntrl,
      I145(2) => n_173_video_cntrl,
      I145(1) => n_174_video_cntrl,
      I145(0) => n_175_video_cntrl,
      I146(3) => n_144_video_cntrl,
      I146(2) => n_145_video_cntrl,
      I146(1) => n_146_video_cntrl,
      I146(0) => n_147_video_cntrl,
      I147(3) => n_206_video_cntrl,
      I147(2) => n_207_video_cntrl,
      I147(1) => n_208_video_cntrl,
      I147(0) => n_209_video_cntrl,
      I148(2) => n_210_video_cntrl,
      I148(1) => n_211_video_cntrl,
      I148(0) => n_212_video_cntrl,
      I149 => n_115_video_cntrl,
      I15 => n_23_video_cntrl,
      I150 => n_205_video_cntrl,
      I151 => n_204_video_cntrl,
      I152 => n_203_video_cntrl,
      I153 => n_202_video_cntrl,
      I154 => n_201_video_cntrl,
      I155 => n_200_video_cntrl,
      I156 => n_199_video_cntrl,
      I157 => n_198_video_cntrl,
      I158 => n_197_video_cntrl,
      I159 => n_196_video_cntrl,
      I16 => n_24_video_cntrl,
      I160 => n_195_video_cntrl,
      I161(0) => n_194_video_cntrl,
      I17(3) => n_29_video_cntrl,
      I17(2) => n_30_video_cntrl,
      I17(1) => n_31_video_cntrl,
      I17(0) => n_32_video_cntrl,
      I18(3) => n_33_video_cntrl,
      I18(2) => n_34_video_cntrl,
      I18(1) => n_35_video_cntrl,
      I18(0) => n_36_video_cntrl,
      I19(3) => n_37_video_cntrl,
      I19(2) => n_38_video_cntrl,
      I19(1) => n_39_video_cntrl,
      I19(0) => n_40_video_cntrl,
      I2 => n_11_video_cntrl,
      I20 => n_219_video_cntrl,
      I21 => n_92_video_cntrl,
      I22 => n_93_video_cntrl,
      I23 => n_114_video_cntrl,
      I24 => n_104_video_cntrl,
      I25 => n_193_video_cntrl,
      I26 => n_192_video_cntrl,
      I27 => n_191_video_cntrl,
      I28 => n_190_video_cntrl,
      I29 => n_188_video_cntrl,
      I3 => n_8_video_cntrl,
      I30 => n_276_video_cntrl,
      I31 => n_277_video_cntrl,
      I32(1) => n_102_video_cntrl,
      I32(0) => n_103_video_cntrl,
      I33(0) => n_148_video_cntrl,
      I34(0) => n_150_video_cntrl,
      I35 => n_217_video_cntrl,
      I36 => n_227_video_cntrl,
      I37 => n_226_video_cntrl,
      I38 => n_228_video_cntrl,
      I39 => n_229_video_cntrl,
      I4 => n_9_video_cntrl,
      I40 => n_231_video_cntrl,
      I41 => n_230_video_cntrl,
      I42 => n_225_video_cntrl,
      I43 => n_224_video_cntrl,
      I44 => n_223_video_cntrl,
      I45 => n_221_video_cntrl,
      I46 => n_220_video_cntrl,
      I47 => n_98_video_cntrl,
      I48 => n_99_video_cntrl,
      I49 => n_100_video_cntrl,
      I5 => n_19_video_cntrl,
      I50 => n_101_video_cntrl,
      I51 => n_222_video_cntrl,
      I52 => n_149_video_cntrl,
      I53 => n_302_video_cntrl,
      I54 => n_218_video_cntrl,
      I55 => n_187_video_cntrl,
      I56 => n_138_video_cntrl,
      I57(0) => n_41_video_cntrl,
      I58 => n_264_video_cntrl,
      I59 => n_270_video_cntrl,
      I6 => n_12_video_cntrl,
      I60 => n_185_video_cntrl,
      I61 => n_186_video_cntrl,
      I62 => n_140_video_cntrl,
      I63 => n_142_video_cntrl,
      I64 => n_143_video_cntrl,
      I65 => n_265_video_cntrl,
      I66 => n_271_video_cntrl,
      I67 => n_266_video_cntrl,
      I68 => n_272_video_cntrl,
      I69 => n_267_video_cntrl,
      I7 => n_13_video_cntrl,
      I70 => n_273_video_cntrl,
      I71 => n_268_video_cntrl,
      I72 => n_274_video_cntrl,
      I73 => n_269_video_cntrl,
      I74 => n_275_video_cntrl,
      I75(0) => n_164_video_cntrl,
      I76(3) => n_157_video_cntrl,
      I76(2) => n_158_video_cntrl,
      I76(1) => n_159_video_cntrl,
      I76(0) => n_160_video_cntrl,
      I77(2) => n_161_video_cntrl,
      I77(1) => n_162_video_cntrl,
      I77(0) => n_163_video_cntrl,
      I78 => n_156_video_cntrl,
      I79 => n_155_video_cntrl,
      I8 => n_14_video_cntrl,
      I80 => n_152_video_cntrl,
      I81(0) => \axi_control_module_local.axi_control/leqOp18_in\,
      I82 => n_85_video_cntrl,
      I83 => n_84_video_cntrl,
      I84 => n_87_video_cntrl,
      I85 => n_86_video_cntrl,
      I86 => n_81_video_cntrl,
      I87 => n_80_video_cntrl,
      I88(1 downto 0) => \plusOp__1\(1 downto 0),
      I89 => n_89_video_cntrl,
      I9 => n_15_video_cntrl,
      I90 => n_88_video_cntrl,
      I91 => n_91_video_cntrl,
      I92 => n_90_video_cntrl,
      I93 => n_126_video_cntrl,
      I94 => n_59_video_cntrl,
      I95 => n_60_video_cntrl,
      I96 => n_61_video_cntrl,
      I97 => n_62_video_cntrl,
      I98 => n_55_video_cntrl,
      I99 => n_56_video_cntrl,
      NewVDelta_reg(15 downto 0) => \intcore/ZPlate1/NewVDelta_reg\(15 downto 0),
      O(3) => n_25_video_cntrl,
      O(2) => n_26_video_cntrl,
      O(1) => n_27_video_cntrl,
      O(0) => n_28_video_cntrl,
      O1 => \^intc_if\(0),
      O10 => n_71_tpg_top_inst,
      O11 => n_72_tpg_top_inst,
      O12 => n_73_tpg_top_inst,
      O13 => n_74_tpg_top_inst,
      O14(3 downto 0) => \intcore/BoxVCoord\(6 downto 3),
      O15(3 downto 0) => \intcore/BoxHCoord\(6 downto 3),
      O16(7 downto 0) => \intcore/hdata\(9 downto 2),
      O17(2 downto 1) => \intcore/RampStart_reg__0\(9 downto 8),
      O17(0) => \intcore/RampStart_reg\(7),
      O18 => n_95_tpg_top_inst,
      O19 => n_96_tpg_top_inst,
      O2 => n_46_tpg_top_inst,
      O20(0) => n_97_tpg_top_inst,
      O21(8 downto 1) => \intcore/VCount_reg__0\(8 downto 1),
      O21(0) => \intcore/VCount_reg\(0),
      O22(2 downto 0) => \intcore/vdata_reg\(9 downto 7),
      O23 => n_110_tpg_top_inst,
      O24 => n_111_tpg_top_inst,
      O25 => n_112_tpg_top_inst,
      O26 => n_113_tpg_top_inst,
      O27 => n_114_tpg_top_inst,
      O28 => n_115_tpg_top_inst,
      O29(9 downto 0) => \intcore/bar_Y\(9 downto 0),
      O3 => n_53_tpg_top_inst,
      O30(9 downto 0) => \intcore/GPatOut\(9 downto 0),
      O31(7 downto 0) => \intcore/data11\(9 downto 2),
      O32(7 downto 0) => \intcore/bar_Cr\(9 downto 2),
      O33(7 downto 0) => \intcore/bar_Cb\(9 downto 2),
      O34 => n_160_tpg_top_inst,
      O35 => n_161_tpg_top_inst,
      O36(1 downto 0) => \intcore/XHairValue\(1 downto 0),
      O37 => n_164_tpg_top_inst,
      O38(2) => \intcore/Cr\(9),
      O38(1 downto 0) => \intcore/Cr\(3 downto 2),
      O39 => n_168_tpg_top_inst,
      O4(0) => da(20),
      O40 => n_169_tpg_top_inst,
      O41(1 downto 0) => \intcore/Cb\(3 downto 2),
      O42 => n_172_tpg_top_inst,
      O43 => n_173_tpg_top_inst,
      O44 => n_174_tpg_top_inst,
      O45 => n_175_tpg_top_inst,
      O46 => n_176_tpg_top_inst,
      O47 => n_177_tpg_top_inst,
      O48(0) => \axi_control_module_local.axi_control/leqOp15_in\,
      O49(0) => \axi_control_module_local.axi_control/gtOp14_in\,
      O5(5 downto 1) => \intcore/needs_delay.shift_register_reg[3]_0\(9 downto 5),
      O5(0) => \intcore/needs_delay.shift_register_reg[3]_0\(2),
      O50(0) => \axi_control_module_local.axi_control/geqOp\,
      O51(0) => n_181_tpg_top_inst,
      O52(0) => \axi_control_module_local.axi_control/ltOp\,
      O53(0) => \axi_control_module_local.axi_control/eqOp0_out\,
      O54(0) => \axi_control_module_local.axi_control/gtOp13_in\,
      O55(0) => \axi_control_module_local.axi_control/gtOp12_in\,
      O56(0) => \axi_control_module_local.axi_control/eqOp\,
      O57(0) => gtOp,
      O58 => n_188_tpg_top_inst,
      O59 => n_189_tpg_top_inst,
      O6 => n_67_tpg_top_inst,
      O60(12 downto 0) => \axi_control_module_local.axi_control/col_cnt_reg\(12 downto 0),
      O61(3) => n_204_tpg_top_inst,
      O61(2) => n_205_tpg_top_inst,
      O61(1) => n_206_tpg_top_inst,
      O61(0) => n_207_tpg_top_inst,
      O62(2) => n_208_tpg_top_inst,
      O62(1) => n_209_tpg_top_inst,
      O62(0) => n_210_tpg_top_inst,
      O63(12 downto 0) => \axi_control_module_local.axi_control/row_cnt_reg\(12 downto 0),
      O64 => n_224_tpg_top_inst,
      O65 => n_225_tpg_top_inst,
      O66 => n_226_tpg_top_inst,
      O67 => n_227_tpg_top_inst,
      O68 => n_228_tpg_top_inst,
      O69 => n_229_tpg_top_inst,
      O7 => n_68_tpg_top_inst,
      O70 => n_230_tpg_top_inst,
      O71 => n_231_tpg_top_inst,
      O72 => n_232_tpg_top_inst,
      O73 => n_233_tpg_top_inst,
      O74 => n_234_tpg_top_inst,
      O75 => n_235_tpg_top_inst,
      O76 => n_236_tpg_top_inst,
      O77 => n_237_tpg_top_inst,
      O78 => n_238_tpg_top_inst,
      O79(3 downto 0) => \intcore/Y\(3 downto 0),
      O8 => n_69_tpg_top_inst,
      O80 => n_243_tpg_top_inst,
      O81 => n_244_tpg_top_inst,
      O82 => n_245_tpg_top_inst,
      O83 => n_246_tpg_top_inst,
      O84 => n_247_tpg_top_inst,
      O85 => n_248_tpg_top_inst,
      O86(0) => n_249_tpg_top_inst,
      O87 => n_250_tpg_top_inst,
      O88(9) => n_261_tpg_top_inst,
      O88(8) => n_262_tpg_top_inst,
      O88(7) => n_263_tpg_top_inst,
      O88(6) => n_264_tpg_top_inst,
      O88(5) => n_265_tpg_top_inst,
      O88(4) => n_266_tpg_top_inst,
      O88(3) => n_267_tpg_top_inst,
      O88(2) => n_268_tpg_top_inst,
      O88(1) => n_269_tpg_top_inst,
      O88(0) => n_270_tpg_top_inst,
      O89(9) => n_271_tpg_top_inst,
      O89(8) => n_272_tpg_top_inst,
      O89(7) => n_273_tpg_top_inst,
      O89(6) => n_274_tpg_top_inst,
      O89(5) => n_275_tpg_top_inst,
      O89(4) => n_276_tpg_top_inst,
      O89(3) => n_277_tpg_top_inst,
      O89(2) => n_278_tpg_top_inst,
      O89(1) => n_279_tpg_top_inst,
      O89(0) => n_280_tpg_top_inst,
      O9 => n_70_tpg_top_inst,
      P(9 downto 0) => \intcore/R3_in\(19 downto 10),
      Q(0) => intr_stat_set_d(0),
      S(1) => n_94_video_cntrl,
      S(0) => n_95_video_cntrl,
      UseStuckPixel => \intcore/UseStuckPixel\,
      aclk => aclk,
      aclken => aclken,
      axi_fifo_empty => \axi_out_fifo/axi_fifo_empty\,
      clear => n_189_video_cntrl,
      \core_control_regs[3]\(31 downto 0) => \core_control_regs[3]\(31 downto 0),
      core_d => core_d,
      core_en_i => \axi_control_module_local.axi_control/core_en_i\,
      d_vsync => \intcore/ZPlate1/d_vsync\,
      eof_i3_out => \axi_control_module_local.axi_control/eof_i3_out\,
      fifo_wr_i => \axi_control_module_local.axi_control/fifo_wr_i\,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tdata(19 downto 0) => \^m_axis_video_tdata\(19 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser => m_axis_video_tuser,
      m_axis_video_tvalid => m_axis_video_tvalid,
      minusOp(12) => n_341_video_cntrl,
      minusOp(11) => n_342_video_cntrl,
      minusOp(10) => n_343_video_cntrl,
      minusOp(9) => n_344_video_cntrl,
      minusOp(8) => n_345_video_cntrl,
      minusOp(7) => n_346_video_cntrl,
      minusOp(6) => n_347_video_cntrl,
      minusOp(5) => n_348_video_cntrl,
      minusOp(4) => n_349_video_cntrl,
      minusOp(3) => n_350_video_cntrl,
      minusOp(2) => n_351_video_cntrl,
      minusOp(1) => n_352_video_cntrl,
      minusOp(0) => n_353_video_cntrl,
      \out\(5 downto 3) => \intcore/HCount_reg__0\(8 downto 6),
      \out\(2 downto 1) => \intcore/HCount_reg__0\(2 downto 1),
      \out\(0) => \intcore/HCount_reg\(0),
      p_0_in => \axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/p_0_in\,
      resetn => resetn,
      sclr => sclr,
      t_blue_out(1 downto 0) => \intcore/t_blue_out\(1 downto 0),
      t_green_out(9 downto 0) => \intcore/t_green_out\(9 downto 0),
      t_red_out(3 downto 0) => \intcore/t_red_out\(3 downto 0),
      vid_eol_in => vid_eol_in,
      vid_sof_in => vid_sof_in
    );
video_cntrl: entity work.v_tpg_0video_ctrl
    port map (
      B(7) => n_294_video_cntrl,
      B(6) => n_295_video_cntrl,
      B(5) => n_296_video_cntrl,
      B(4) => n_297_video_cntrl,
      B(3) => n_298_video_cntrl,
      B(2) => n_299_video_cntrl,
      B(1) => n_300_video_cntrl,
      B(0) => n_301_video_cntrl,
      BoxEn => \intcore/BoxEn\,
      CO(0) => n_75_tpg_top_inst,
      D(2 downto 0) => \^intc_if\(3 downto 1),
      DI(1) => n_96_video_cntrl,
      DI(0) => n_97_video_cntrl,
      DOADO(7) => n_0_tpg_top_inst,
      DOADO(6) => n_1_tpg_top_inst,
      DOADO(5) => n_2_tpg_top_inst,
      DOADO(4) => n_3_tpg_top_inst,
      DOADO(3) => n_4_tpg_top_inst,
      DOADO(2) => n_5_tpg_top_inst,
      DOADO(1) => n_6_tpg_top_inst,
      DOADO(0) => n_7_tpg_top_inst,
      I1 => n_168_tpg_top_inst,
      I10(8 downto 1) => \intcore/VCount_reg__0\(8 downto 1),
      I10(0) => \intcore/VCount_reg\(0),
      I11(3 downto 0) => \intcore/BoxVCoord\(6 downto 3),
      I12(3 downto 0) => \intcore/BoxHCoord\(6 downto 3),
      I13 => n_73_tpg_top_inst,
      I136(12 downto 0) => \intcore/minusOp0_out\(12 downto 0),
      I137(12 downto 0) => \intcore/minusOp1_out\(12 downto 0),
      I138(9) => n_116_video_cntrl,
      I138(8) => n_117_video_cntrl,
      I138(7) => n_118_video_cntrl,
      I138(6) => n_119_video_cntrl,
      I138(5) => n_120_video_cntrl,
      I138(4) => n_121_video_cntrl,
      I138(3) => n_122_video_cntrl,
      I138(2) => n_123_video_cntrl,
      I138(1) => n_124_video_cntrl,
      I138(0) => n_125_video_cntrl,
      I139(9) => n_127_video_cntrl,
      I139(8) => n_128_video_cntrl,
      I139(7) => n_129_video_cntrl,
      I139(6) => n_130_video_cntrl,
      I139(5) => n_131_video_cntrl,
      I139(4) => n_132_video_cntrl,
      I139(3) => n_133_video_cntrl,
      I139(2) => n_134_video_cntrl,
      I139(1) => n_135_video_cntrl,
      I139(0) => n_136_video_cntrl,
      I14(7 downto 0) => \intcore/hdata\(9 downto 2),
      I142(2) => n_176_video_cntrl,
      I142(1) => n_177_video_cntrl,
      I142(0) => n_178_video_cntrl,
      I143(2) => n_166_video_cntrl,
      I143(1) => n_167_video_cntrl,
      I143(0) => n_168_video_cntrl,
      I144(8) => n_105_video_cntrl,
      I144(7) => n_106_video_cntrl,
      I144(6) => n_107_video_cntrl,
      I144(5) => n_108_video_cntrl,
      I144(4) => n_109_video_cntrl,
      I144(3) => n_110_video_cntrl,
      I144(2) => n_111_video_cntrl,
      I144(1) => n_112_video_cntrl,
      I144(0) => n_113_video_cntrl,
      I145(6) => n_169_video_cntrl,
      I145(5) => n_170_video_cntrl,
      I145(4) => n_171_video_cntrl,
      I145(3) => n_172_video_cntrl,
      I145(2) => n_173_video_cntrl,
      I145(1) => n_174_video_cntrl,
      I145(0) => n_175_video_cntrl,
      I146(3) => n_144_video_cntrl,
      I146(2) => n_145_video_cntrl,
      I146(1) => n_146_video_cntrl,
      I146(0) => n_147_video_cntrl,
      I147(3) => n_206_video_cntrl,
      I147(2) => n_207_video_cntrl,
      I147(1) => n_208_video_cntrl,
      I147(0) => n_209_video_cntrl,
      I148(2) => n_210_video_cntrl,
      I148(1) => n_211_video_cntrl,
      I148(0) => n_212_video_cntrl,
      I15 => n_111_tpg_top_inst,
      I16 => n_72_tpg_top_inst,
      I17(3) => n_29_video_cntrl,
      I17(2) => n_30_video_cntrl,
      I17(1) => n_31_video_cntrl,
      I17(0) => n_32_video_cntrl,
      I18(3) => n_33_video_cntrl,
      I18(2) => n_34_video_cntrl,
      I18(1) => n_35_video_cntrl,
      I18(0) => n_36_video_cntrl,
      I19(3) => n_37_video_cntrl,
      I19(2) => n_38_video_cntrl,
      I19(1) => n_39_video_cntrl,
      I19(0) => n_40_video_cntrl,
      I2 => n_164_tpg_top_inst,
      I20 => n_112_tpg_top_inst,
      I21 => n_71_tpg_top_inst,
      I22 => n_113_tpg_top_inst,
      I23 => n_70_tpg_top_inst,
      I24 => n_114_tpg_top_inst,
      I25 => n_69_tpg_top_inst,
      I26 => n_68_tpg_top_inst,
      I27 => n_67_tpg_top_inst,
      I28(5 downto 1) => \intcore/needs_delay.shift_register_reg[3]_0\(9 downto 5),
      I28(0) => \intcore/needs_delay.shift_register_reg[3]_0\(2),
      I29(9 downto 0) => \intcore/bar_Y\(9 downto 0),
      I3 => \^intc_if\(0),
      I30(9 downto 0) => \intcore/GPatOut\(9 downto 0),
      I31(2 downto 0) => \intcore/vdata_reg\(9 downto 7),
      I32(1) => n_102_video_cntrl,
      I32(0) => n_103_video_cntrl,
      I33(2 downto 1) => \intcore/RampStart_reg__0\(9 downto 8),
      I33(0) => \intcore/RampStart_reg\(7),
      I34 => n_110_tpg_top_inst,
      I35 => n_236_tpg_top_inst,
      I36 => n_237_tpg_top_inst,
      I37 => n_238_tpg_top_inst,
      I38 => n_243_tpg_top_inst,
      I39 => n_244_tpg_top_inst,
      I4 => n_172_tpg_top_inst,
      I40 => n_245_tpg_top_inst,
      I41 => n_246_tpg_top_inst,
      I42(2) => \intcore/Cr\(9),
      I42(1 downto 0) => \intcore/Cr\(3 downto 2),
      I43 => n_161_tpg_top_inst,
      I44 => n_174_tpg_top_inst,
      I45 => n_173_tpg_top_inst,
      I46 => n_46_tpg_top_inst,
      I47(3) => n_204_tpg_top_inst,
      I47(2) => n_205_tpg_top_inst,
      I47(1) => n_206_tpg_top_inst,
      I47(0) => n_207_tpg_top_inst,
      I48(2) => n_208_tpg_top_inst,
      I48(1) => n_209_tpg_top_inst,
      I48(0) => n_210_tpg_top_inst,
      I49 => n_53_tpg_top_inst,
      I5 => n_169_tpg_top_inst,
      I50(12 downto 0) => \axi_control_module_local.axi_control/col_cnt_reg\(12 downto 0),
      I51(12 downto 0) => \axi_control_module_local.axi_control/row_cnt_reg\(12 downto 0),
      I52 => n_224_tpg_top_inst,
      I53 => n_96_tpg_top_inst,
      I54 => n_235_tpg_top_inst,
      I55 => n_234_tpg_top_inst,
      I56 => n_232_tpg_top_inst,
      I57(0) => n_41_video_cntrl,
      I58 => n_231_tpg_top_inst,
      I59 => n_229_tpg_top_inst,
      I6 => n_177_tpg_top_inst,
      I60 => n_230_tpg_top_inst,
      I61 => n_227_tpg_top_inst,
      I62 => n_228_tpg_top_inst,
      I63 => n_225_tpg_top_inst,
      I64 => n_226_tpg_top_inst,
      I65(7 downto 0) => \intcore/bar_Cr\(9 downto 2),
      I66(7 downto 0) => \intcore/data11\(9 downto 2),
      I67(7 downto 0) => \intcore/bar_Cb\(9 downto 2),
      I68 => n_233_tpg_top_inst,
      I69 => n_247_tpg_top_inst,
      I7 => n_95_tpg_top_inst,
      I70(1 downto 0) => \intcore/Cb\(3 downto 2),
      I71(0) => \axi_control_module_local.axi_control/ltOp\,
      I72 => n_189_tpg_top_inst,
      I73 => n_188_tpg_top_inst,
      I74(0) => \axi_control_module_local.axi_control/eqOp\,
      I75(0) => n_164_video_cntrl,
      I76(3) => n_157_video_cntrl,
      I76(2) => n_158_video_cntrl,
      I76(1) => n_159_video_cntrl,
      I76(0) => n_160_video_cntrl,
      I77(2) => n_161_video_cntrl,
      I77(1) => n_162_video_cntrl,
      I77(0) => n_163_video_cntrl,
      I78(0) => \axi_control_module_local.axi_control/eqOp0_out\,
      I79 => n_248_tpg_top_inst,
      I8 => n_176_tpg_top_inst,
      I80(0) => \axi_control_module_local.axi_control/leqOp15_in\,
      I81(0) => \axi_control_module_local.axi_control/leqOp18_in\,
      I82(0) => \axi_control_module_local.axi_control/gtOp14_in\,
      I83(0) => \axi_control_module_local.axi_control/geqOp\,
      I84(0) => n_181_tpg_top_inst,
      I85(0) => da(20),
      I86(0) => gtOp,
      I87(0) => \axi_control_module_local.axi_control/gtOp13_in\,
      I88(1 downto 0) => \plusOp__1\(1 downto 0),
      I89(0) => \axi_control_module_local.axi_control/gtOp12_in\,
      I9 => n_175_tpg_top_inst,
      I90 => n_250_tpg_top_inst,
      I91 => n_115_tpg_top_inst,
      I92 => n_74_tpg_top_inst,
      NewVDelta_reg(15 downto 0) => \intcore/ZPlate1/NewVDelta_reg\(15 downto 0),
      O(3) => n_25_video_cntrl,
      O(2) => n_26_video_cntrl,
      O(1) => n_27_video_cntrl,
      O(0) => n_28_video_cntrl,
      O1(0) => \genr_control_regs[0]\(0),
      O10 => n_16_video_cntrl,
      O100 => n_222_video_cntrl,
      O101 => n_223_video_cntrl,
      O102 => n_224_video_cntrl,
      O103 => n_225_video_cntrl,
      O104 => n_226_video_cntrl,
      O105 => n_227_video_cntrl,
      O106 => n_228_video_cntrl,
      O107 => n_229_video_cntrl,
      O108 => n_230_video_cntrl,
      O109 => n_231_video_cntrl,
      O11 => n_17_video_cntrl,
      O110 => n_264_video_cntrl,
      O111 => n_265_video_cntrl,
      O112 => n_266_video_cntrl,
      O113 => n_267_video_cntrl,
      O114 => n_268_video_cntrl,
      O115 => n_269_video_cntrl,
      O116 => n_270_video_cntrl,
      O117 => n_271_video_cntrl,
      O118 => n_272_video_cntrl,
      O119 => n_273_video_cntrl,
      O12 => n_18_video_cntrl,
      O120 => n_274_video_cntrl,
      O121 => n_275_video_cntrl,
      O122 => n_276_video_cntrl,
      O123 => n_277_video_cntrl,
      O124 => n_278_video_cntrl,
      O125 => n_279_video_cntrl,
      O126 => n_280_video_cntrl,
      O127 => n_281_video_cntrl,
      O128 => n_282_video_cntrl,
      O129 => n_283_video_cntrl,
      O13 => n_19_video_cntrl,
      O130 => n_284_video_cntrl,
      O131 => n_285_video_cntrl,
      O132 => n_286_video_cntrl,
      O133 => n_287_video_cntrl,
      O134 => n_288_video_cntrl,
      O135 => n_289_video_cntrl,
      O136 => n_290_video_cntrl,
      O137 => n_291_video_cntrl,
      O138 => n_292_video_cntrl,
      O139 => n_293_video_cntrl,
      O14 => n_20_video_cntrl,
      O140 => n_302_video_cntrl,
      O141 => n_303_video_cntrl,
      O142 => n_304_video_cntrl,
      O143(0) => intr_stat_set_d(0),
      O144(1) => n_339_video_cntrl,
      O144(0) => n_340_video_cntrl,
      O15 => n_21_video_cntrl,
      O16 => n_22_video_cntrl,
      O17 => n_23_video_cntrl,
      O18 => n_24_video_cntrl,
      O19 => n_55_video_cntrl,
      O2 => n_8_video_cntrl,
      O20(0) => n_97_tpg_top_inst,
      O21 => n_56_video_cntrl,
      O22 => n_57_video_cntrl,
      O23 => n_58_video_cntrl,
      O24 => n_59_video_cntrl,
      O25 => n_60_video_cntrl,
      O26 => n_61_video_cntrl,
      O27 => n_62_video_cntrl,
      O28 => n_63_video_cntrl,
      O29 => n_64_video_cntrl,
      O3 => n_9_video_cntrl,
      O30 => n_65_video_cntrl,
      O31 => n_66_video_cntrl,
      O32 => n_80_video_cntrl,
      O33 => n_81_video_cntrl,
      O34 => n_84_video_cntrl,
      O35 => n_85_video_cntrl,
      O36(1 downto 0) => \intcore/XHairValue\(1 downto 0),
      O37 => n_86_video_cntrl,
      O38 => n_87_video_cntrl,
      O39 => n_88_video_cntrl,
      O4 => n_10_video_cntrl,
      O40 => n_89_video_cntrl,
      O41 => n_90_video_cntrl,
      O42 => n_91_video_cntrl,
      O43 => n_92_video_cntrl,
      O44 => n_93_video_cntrl,
      O45 => n_98_video_cntrl,
      O46 => n_99_video_cntrl,
      O47 => n_100_video_cntrl,
      O48 => n_101_video_cntrl,
      O49 => n_104_video_cntrl,
      O5 => n_11_video_cntrl,
      O50 => n_114_video_cntrl,
      O51 => n_115_video_cntrl,
      O52 => n_126_video_cntrl,
      O53 => n_137_video_cntrl,
      O54 => n_138_video_cntrl,
      O55 => n_139_video_cntrl,
      O56 => n_140_video_cntrl,
      O57 => n_141_video_cntrl,
      O58 => n_142_video_cntrl,
      O59 => n_143_video_cntrl,
      O6 => n_12_video_cntrl,
      O60(0) => n_148_video_cntrl,
      O61 => n_149_video_cntrl,
      O62(0) => n_150_video_cntrl,
      O63 => n_152_video_cntrl,
      O64 => n_155_video_cntrl,
      O65 => n_156_video_cntrl,
      O66 => n_165_video_cntrl,
      O67 => n_179_video_cntrl,
      O68 => n_180_video_cntrl,
      O69 => n_181_video_cntrl,
      O7 => n_13_video_cntrl,
      O70 => n_182_video_cntrl,
      O71 => n_183_video_cntrl,
      O72 => n_184_video_cntrl,
      O73 => n_185_video_cntrl,
      O74 => n_186_video_cntrl,
      O75 => n_187_video_cntrl,
      O76 => n_188_video_cntrl,
      O77 => n_189_video_cntrl,
      O78 => n_190_video_cntrl,
      O79(3 downto 0) => \intcore/Y\(3 downto 0),
      O8 => n_14_video_cntrl,
      O80 => n_191_video_cntrl,
      O81 => n_192_video_cntrl,
      O82 => n_193_video_cntrl,
      O83 => n_195_video_cntrl,
      O84 => n_196_video_cntrl,
      O85 => n_197_video_cntrl,
      O86(0) => n_249_tpg_top_inst,
      O87 => n_198_video_cntrl,
      O88 => n_199_video_cntrl,
      O89 => n_200_video_cntrl,
      O9 => n_15_video_cntrl,
      O90 => n_201_video_cntrl,
      O91 => n_202_video_cntrl,
      O92 => n_203_video_cntrl,
      O93 => n_204_video_cntrl,
      O94 => n_205_video_cntrl,
      O95 => n_217_video_cntrl,
      O96 => n_218_video_cntrl,
      O97 => n_219_video_cntrl,
      O98 => n_220_video_cntrl,
      O99 => n_221_video_cntrl,
      Q(0) => n_194_video_cntrl,
      S(1) => n_94_video_cntrl,
      S(0) => n_95_video_cntrl,
      UseStuckPixel => \intcore/UseStuckPixel\,
      aclk => aclk,
      aclken => aclken,
      aresetn => aresetn,
      axi_fifo_empty => \axi_out_fifo/axi_fifo_empty\,
      \core_control_regs[3]\(31 downto 0) => \core_control_regs[3]\(31 downto 0),
      core_d => core_d,
      core_en_i => \axi_control_module_local.axi_control/core_en_i\,
      d_vsync => \intcore/ZPlate1/d_vsync\,
      eof_i3_out => \axi_control_module_local.axi_control/eof_i3_out\,
      fifo_wr_i => \axi_control_module_local.axi_control/fifo_wr_i\,
      irq => irq,
      m_axis_video_tready => m_axis_video_tready,
      minusOp(12) => n_341_video_cntrl,
      minusOp(11) => n_342_video_cntrl,
      minusOp(10) => n_343_video_cntrl,
      minusOp(9) => n_344_video_cntrl,
      minusOp(8) => n_345_video_cntrl,
      minusOp(7) => n_346_video_cntrl,
      minusOp(6) => n_347_video_cntrl,
      minusOp(5) => n_348_video_cntrl,
      minusOp(4) => n_349_video_cntrl,
      minusOp(3) => n_350_video_cntrl,
      minusOp(2) => n_351_video_cntrl,
      minusOp(1) => n_352_video_cntrl,
      minusOp(0) => n_353_video_cntrl,
      \out\(5 downto 3) => \intcore/HCount_reg__0\(8 downto 6),
      \out\(2 downto 1) => \intcore/HCount_reg__0\(2 downto 1),
      \out\(0) => \intcore/HCount_reg\(0),
      p_0_in => \axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/p_0_in\,
      resetn => resetn,
      s_axi_aclk => s_axi_aclk,
      s_axi_aclken => s_axi_aclken,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => \^s_axi_awready\,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sclr => sclr,
      t_blue_out(1 downto 0) => \intcore/t_blue_out\(1 downto 0),
      t_green_out(9 downto 0) => \intcore/t_green_out\(9 downto 0),
      t_red_out(3 downto 0) => \intcore/t_red_out\(3 downto 0),
      vid_eol_in => vid_eol_in,
      vid_sof_in => vid_sof_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v_tpg_0 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    irq : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of v_tpg_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of v_tpg_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of v_tpg_0 : entity is "v_tpg,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of v_tpg_0 : entity is "v_tpg_0,v_tpg,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of v_tpg_0 : entity is "v_tpg_0,v_tpg,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=v_tpg,x_ipVersion=5.0,x_ipCoreRevision=3,x_ipLanguage=VHDL,C_S_AXIS_VIDEO_DATA_WIDTH=10,C_M_AXIS_VIDEO_DATA_WIDTH=10,C_S_AXIS_VIDEO_TDATA_WIDTH=24,C_M_AXIS_VIDEO_TDATA_WIDTH=24,C_S_AXIS_VIDEO_FORMAT=0,C_M_AXIS_VIDEO_FORMAT=0,C_S_AXIS_VIDEO_TUSER_WIDTH=0,C_M_AXIS_VIDEO_TUSER_WIDTH=1,C_S_AXI_ADDR_WIDTH=9,C_S_AXI_DATA_WIDTH=32,C_S_AXI_CLK_FREQ_HZ=100000000,C_ACTIVE_ROWS=480,C_ACTIVE_COLS=640,C_PATTERN_CONTROL=4107,C_MOTION_SPEED=2,C_CROSS_HAIRS=6553700,C_ZPLATE_HOR_CONTROL=30,C_ZPLATE_VER_CONTROL=1,C_BOX_SIZE=50,C_BOX_COLOR=0,C_STUCK_PIXEL_THRESH=0,C_NOISE_GAIN=0,C_BAYER_PHASE=4,C_HAS_INTC_IF=0,C_HAS_AXI4_LITE=1}";
end v_tpg_0;

architecture STRUCTURE of v_tpg_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_s_axis_video_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_intc_if_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ACTIVE_COLS : integer;
  attribute C_ACTIVE_COLS of U0 : label is 640;
  attribute C_ACTIVE_ROWS : integer;
  attribute C_ACTIVE_ROWS of U0 : label is 480;
  attribute C_BAYER_PHASE : integer;
  attribute C_BAYER_PHASE of U0 : label is 4;
  attribute C_BOX_COLOR : integer;
  attribute C_BOX_COLOR of U0 : label is 0;
  attribute C_BOX_SIZE : integer;
  attribute C_BOX_SIZE of U0 : label is 50;
  attribute C_CROSS_HAIRS : integer;
  attribute C_CROSS_HAIRS of U0 : label is 6553700;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of U0 : label is 1;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of U0 : label is 0;
  attribute C_MOTION_SPEED : integer;
  attribute C_MOTION_SPEED of U0 : label is 2;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH of U0 : label is 10;
  attribute C_M_AXIS_VIDEO_FORMAT : integer;
  attribute C_M_AXIS_VIDEO_FORMAT of U0 : label is 0;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of U0 : label is 24;
  attribute C_M_AXIS_VIDEO_TUSER_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TUSER_WIDTH of U0 : label is 1;
  attribute C_NOISE_GAIN : integer;
  attribute C_NOISE_GAIN of U0 : label is 0;
  attribute C_PATTERN_CONTROL : integer;
  attribute C_PATTERN_CONTROL of U0 : label is 4107;
  attribute C_STUCK_PIXEL_THRESH : integer;
  attribute C_STUCK_PIXEL_THRESH of U0 : label is 0;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH of U0 : label is 10;
  attribute C_S_AXIS_VIDEO_FORMAT : integer;
  attribute C_S_AXIS_VIDEO_FORMAT of U0 : label is 0;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH of U0 : label is 24;
  attribute C_S_AXIS_VIDEO_TUSER_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TUSER_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of U0 : label is 100000000;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_ZPLATE_HOR_CONTROL : integer;
  attribute C_ZPLATE_HOR_CONTROL of U0 : label is 30;
  attribute C_ZPLATE_VER_CONTROL : integer;
  attribute C_ZPLATE_VER_CONTROL of U0 : label is 1;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.\v_tpg_0v_tpg__parameterized0\
    port map (
      aclk => aclk,
      aclken => aclken,
      aresetn => aresetn,
      intc_if(8 downto 0) => NLW_U0_intc_if_UNCONNECTED(8 downto 0),
      irq => irq,
      m_axis_video_tdata(23 downto 0) => m_axis_video_tdata(23 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser => m_axis_video_tuser,
      m_axis_video_tvalid => m_axis_video_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aclken => s_axi_aclken,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      s_axis_video_tdata(23) => \<const0>\,
      s_axis_video_tdata(22) => \<const0>\,
      s_axis_video_tdata(21) => \<const0>\,
      s_axis_video_tdata(20) => \<const0>\,
      s_axis_video_tdata(19) => \<const0>\,
      s_axis_video_tdata(18) => \<const0>\,
      s_axis_video_tdata(17) => \<const0>\,
      s_axis_video_tdata(16) => \<const0>\,
      s_axis_video_tdata(15) => \<const0>\,
      s_axis_video_tdata(14) => \<const0>\,
      s_axis_video_tdata(13) => \<const0>\,
      s_axis_video_tdata(12) => \<const0>\,
      s_axis_video_tdata(11) => \<const0>\,
      s_axis_video_tdata(10) => \<const0>\,
      s_axis_video_tdata(9) => \<const0>\,
      s_axis_video_tdata(8) => \<const0>\,
      s_axis_video_tdata(7) => \<const0>\,
      s_axis_video_tdata(6) => \<const0>\,
      s_axis_video_tdata(5) => \<const0>\,
      s_axis_video_tdata(4) => \<const0>\,
      s_axis_video_tdata(3) => \<const0>\,
      s_axis_video_tdata(2) => \<const0>\,
      s_axis_video_tdata(1) => \<const0>\,
      s_axis_video_tdata(0) => \<const0>\,
      s_axis_video_tlast => \<const0>\,
      s_axis_video_tready => NLW_U0_s_axis_video_tready_UNCONNECTED,
      s_axis_video_tuser => \<const0>\,
      s_axis_video_tvalid => \<const0>\
    );
end STRUCTURE;
