

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Fri Oct 28 23:45:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5698|  43746|  5698|  43746|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                      |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- LOOP_MAX_POOL_1     |  5536|  43584| 346 ~ 1362 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_MAX_POOL_2    |   344|   1360|  86 ~ 170  |          -|          -|  4 ~ 8  |    no    |
        |  ++ LOOP_MAX_POOL_3  |    84|    168|          21|          -|          -|  4 ~ 8  |    no    |
        +----------------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      4|       0|    133|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     504|    612|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|  15839|
|Register         |        -|      -|     387|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      9|     891|  16584|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|   ~0   |     31|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+-----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------------+---------+-------+-----+-----+
    |dut_mux_16to1_sel32_1_1_U129       |dut_mux_16to1_sel32_1_1       |        0|      0|    0|    4|
    |dut_mux_16to1_sel32_1_1_U130       |dut_mux_16to1_sel32_1_1       |        0|      0|    0|    4|
    |dut_mux_16to1_sel32_1_1_U131       |dut_mux_16to1_sel32_1_1       |        0|      0|    0|    4|
    |dut_mux_16to1_sel32_1_1_U132       |dut_mux_16to1_sel32_1_1       |        0|      0|    0|    4|
    |dut_urem_11ns_10ns_11_15_seq_U128  |dut_urem_11ns_10ns_11_15_seq  |        0|      0|   88|  104|
    |dut_urem_13ns_10ns_13_17_seq_U124  |dut_urem_13ns_10ns_13_17_seq  |        0|      0|  104|  123|
    |dut_urem_13ns_10ns_13_17_seq_U125  |dut_urem_13ns_10ns_13_17_seq  |        0|      0|  104|  123|
    |dut_urem_13ns_10ns_13_17_seq_U126  |dut_urem_13ns_10ns_13_17_seq  |        0|      0|  104|  123|
    |dut_urem_13ns_10ns_13_17_seq_U127  |dut_urem_13ns_10ns_13_17_seq  |        0|      0|  104|  123|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                              |                              |        0|      0|  504|  612|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------+----------------------------+-----------+
    |             Instance            |           Module           | Expression|
    +---------------------------------+----------------------------+-----------+
    |dut_mul_mul_13ns_11ns_24_1_U136  |dut_mul_mul_13ns_11ns_24_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U133  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U134  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U135  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U137  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    +---------------------------------+----------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp4_fu_48449_p2         |     *    |      1|  0|   0|           8|           4|
    |tmp6_0_1_fu_48515_p2     |     *    |      1|  0|   0|           9|           6|
    |tmp6_fu_48474_p2         |     *    |      1|  0|   0|           9|           6|
    |tmp_s_fu_48385_p2        |     *    |      1|  0|   4|           4|           6|
    |i_index_0_1_fu_48520_p2  |     +    |      0|  0|  13|          13|          13|
    |i_index_1_1_fu_48529_p2  |     +    |      0|  0|  13|          13|          13|
    |i_index_1_fu_48525_p2    |     +    |      0|  0|  13|          13|          13|
    |i_index_fu_48489_p2      |     +    |      0|  0|  13|          13|          13|
    |m_2_fu_48379_p2          |     +    |      0|  0|   6|           6|           1|
    |next_mul_fu_48361_p2     |     +    |      0|  0|   9|           9|           9|
    |o_index_fu_48485_p2      |     +    |      0|  0|  11|          11|          11|
    |tmp5_0_1_fu_48479_p2     |     +    |      0|  0|   9|           1|           9|
    |tmp5_fu_48464_p2         |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_48440_p2          |     +    |      0|  0|   8|           8|           8|
    |x_2_fu_48399_p2          |     +    |      0|  0|   4|           4|           1|
    |y_2_fu_48434_p2          |     +    |      0|  0|   4|           4|           1|
    |exitcond2_fu_48429_p2    |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_48394_p2     |   icmp   |      0|  0|   2|           4|           4|
    |tmp_9_fu_48374_p2        |   icmp   |      0|  0|   3|           7|           7|
    |p_max_1_1_1_fu_48871_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_48862_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp3_fu_48866_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp_17_1_s_fu_48415_p2   |    or    |      0|  0|   7|           4|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      4|  0| 133|         156|         142|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  472|        186|    1|        186|
    |input_0_address0    |    9|          3|    9|         27|
    |input_0_address1    |    9|          3|    9|         27|
    |input_10_address0   |    9|          3|    9|         27|
    |input_10_address1   |    9|          3|    9|         27|
    |input_11_address0   |    9|          3|    9|         27|
    |input_11_address1   |    9|          3|    9|         27|
    |input_12_address0   |    9|          3|    9|         27|
    |input_12_address1   |    9|          3|    9|         27|
    |input_13_address0   |    9|          3|    9|         27|
    |input_13_address1   |    9|          3|    9|         27|
    |input_14_address0   |    9|          3|    9|         27|
    |input_14_address1   |    9|          3|    9|         27|
    |input_15_address0   |    9|          3|    9|         27|
    |input_15_address1   |    9|          3|    9|         27|
    |input_1_address0    |    9|          3|    9|         27|
    |input_1_address1    |    9|          3|    9|         27|
    |input_2_address0    |    9|          3|    9|         27|
    |input_2_address1    |    9|          3|    9|         27|
    |input_3_address0    |    9|          3|    9|         27|
    |input_3_address1    |    9|          3|    9|         27|
    |input_4_address0    |    9|          3|    9|         27|
    |input_4_address1    |    9|          3|    9|         27|
    |input_5_address0    |    9|          3|    9|         27|
    |input_5_address1    |    9|          3|    9|         27|
    |input_6_address0    |    9|          3|    9|         27|
    |input_6_address1    |    9|          3|    9|         27|
    |input_7_address0    |    9|          3|    9|         27|
    |input_7_address1    |    9|          3|    9|         27|
    |input_8_address0    |    9|          3|    9|         27|
    |input_8_address1    |    9|          3|    9|         27|
    |input_9_address0    |    9|          3|    9|         27|
    |input_9_address1    |    9|          3|    9|         27|
    |m_reg_48290         |    6|          2|    6|         12|
    |output_0_address0   |  477|        164|    9|       1476|
    |output_0_address1   |  468|        163|    9|       1467|
    |output_0_d0         |    1|          3|    1|          3|
    |output_10_address0  |  468|        163|    9|       1467|
    |output_10_address1  |  468|        163|    9|       1467|
    |output_11_address0  |  468|        163|    9|       1467|
    |output_11_address1  |  468|        163|    9|       1467|
    |output_12_address0  |  468|        163|    9|       1467|
    |output_12_address1  |  468|        163|    9|       1467|
    |output_13_address0  |  468|        163|    9|       1467|
    |output_13_address1  |  468|        163|    9|       1467|
    |output_14_address0  |  468|        163|    9|       1467|
    |output_14_address1  |  468|        163|    9|       1467|
    |output_15_address0  |  477|        164|    9|       1476|
    |output_15_address1  |  468|        163|    9|       1467|
    |output_15_d0        |    1|          3|    1|          3|
    |output_1_address0   |  477|        164|    9|       1476|
    |output_1_address1   |  468|        163|    9|       1467|
    |output_1_d0         |    1|          3|    1|          3|
    |output_2_address0   |  477|        164|    9|       1476|
    |output_2_address1   |  468|        163|    9|       1467|
    |output_2_d0         |    1|          3|    1|          3|
    |output_3_address0   |  477|        164|    9|       1476|
    |output_3_address1   |  468|        163|    9|       1467|
    |output_3_d0         |    1|          3|    1|          3|
    |output_4_address0   |  477|        164|    9|       1476|
    |output_4_address1   |  468|        163|    9|       1467|
    |output_4_d0         |    1|          3|    1|          3|
    |output_5_address0   |  477|        164|    9|       1476|
    |output_5_address1   |  468|        163|    9|       1467|
    |output_5_d0         |    1|          3|    1|          3|
    |output_6_address0   |  477|        164|    9|       1476|
    |output_6_address1   |  468|        163|    9|       1467|
    |output_6_d0         |    1|          3|    1|          3|
    |output_7_address0   |  468|        163|    9|       1467|
    |output_7_address1   |  468|        163|    9|       1467|
    |output_8_address0   |  468|        163|    9|       1467|
    |output_8_address1   |  468|        163|    9|       1467|
    |output_9_address0   |  468|        163|    9|       1467|
    |output_9_address1   |  468|        163|    9|       1467|
    |phi_mul_reg_48301   |    9|          2|    9|         18|
    |x_reg_48313         |    4|          2|    4|          8|
    |y_reg_48324         |    4|          2|    4|          8|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |15839|       5538|  608|      48136|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |I_cast2_reg_48956        |    6|   0|    9|          3|
    |I_cast9_reg_48961        |    6|   0|   13|          7|
    |O_cast8_cast1_reg_48946  |    4|   0|   11|          7|
    |O_cast8_cast_reg_48951   |    4|   0|    8|          4|
    |O_reg_48940              |    4|   0|    4|          0|
    |ap_CS_fsm                |  185|   0|  185|          0|
    |i_index_0_1_reg_49050    |   13|   0|   13|          0|
    |i_index_1_1_reg_49062    |   13|   0|   13|          0|
    |i_index_1_reg_49056      |   13|   0|   13|          0|
    |m_2_reg_48975            |    6|   0|    6|          0|
    |m_reg_48290              |    6|   0|    6|          0|
    |next_mul_reg_48967       |    9|   0|    9|          0|
    |o_index_reg_49034        |   11|   0|   11|          0|
    |phi_mul_reg_48301        |    9|   0|    9|          0|
    |tmp4_reg_49018           |   11|   0|   11|          0|
    |tmp5_0_1_reg_49029       |    9|   0|    9|          0|
    |tmp6_reg_49023           |   13|   0|   13|          0|
    |tmp_15_reg_49045         |    6|   0|    6|          0|
    |tmp_16_reg_49068         |    6|   0|    6|          0|
    |tmp_17_1_cast_reg_49004  |    3|   0|   13|         10|
    |tmp_17_reg_49073         |    6|   0|    6|          0|
    |tmp_18_reg_49078         |    6|   0|    6|          0|
    |tmp_19_reg_49083         |    4|   0|    4|          0|
    |tmp_1_reg_49338          |    1|   0|    1|          0|
    |tmp_3_cast_reg_48998     |    3|   0|   13|         10|
    |tmp_7_reg_49168          |    1|   0|    1|          0|
    |tmp_8_reg_49333          |    1|   0|    1|          0|
    |tmp_s_reg_48980          |    8|   0|    8|          0|
    |x_2_reg_48993            |    4|   0|    4|          0|
    |x_cast5_reg_48985        |    4|   0|   11|          7|
    |x_reg_48313              |    4|   0|    4|          0|
    |y_2_reg_49013            |    4|   0|    4|          0|
    |y_reg_48324              |    4|   0|    4|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  387|   0|  435|         48|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done             | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_0_address0    | out |    9|  ap_memory |    input_0   |     array    |
|input_0_ce0         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0          |  in |    1|  ap_memory |    input_0   |     array    |
|input_0_address1    | out |    9|  ap_memory |    input_0   |     array    |
|input_0_ce1         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1          |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0    | out |    9|  ap_memory |    input_1   |     array    |
|input_1_ce0         | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0          |  in |    1|  ap_memory |    input_1   |     array    |
|input_1_address1    | out |    9|  ap_memory |    input_1   |     array    |
|input_1_ce1         | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1          |  in |    1|  ap_memory |    input_1   |     array    |
|input_2_address0    | out |    9|  ap_memory |    input_2   |     array    |
|input_2_ce0         | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0          |  in |    1|  ap_memory |    input_2   |     array    |
|input_2_address1    | out |    9|  ap_memory |    input_2   |     array    |
|input_2_ce1         | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1          |  in |    1|  ap_memory |    input_2   |     array    |
|input_3_address0    | out |    9|  ap_memory |    input_3   |     array    |
|input_3_ce0         | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0          |  in |    1|  ap_memory |    input_3   |     array    |
|input_3_address1    | out |    9|  ap_memory |    input_3   |     array    |
|input_3_ce1         | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1          |  in |    1|  ap_memory |    input_3   |     array    |
|input_4_address0    | out |    9|  ap_memory |    input_4   |     array    |
|input_4_ce0         | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0          |  in |    1|  ap_memory |    input_4   |     array    |
|input_4_address1    | out |    9|  ap_memory |    input_4   |     array    |
|input_4_ce1         | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q1          |  in |    1|  ap_memory |    input_4   |     array    |
|input_5_address0    | out |    9|  ap_memory |    input_5   |     array    |
|input_5_ce0         | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0          |  in |    1|  ap_memory |    input_5   |     array    |
|input_5_address1    | out |    9|  ap_memory |    input_5   |     array    |
|input_5_ce1         | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q1          |  in |    1|  ap_memory |    input_5   |     array    |
|input_6_address0    | out |    9|  ap_memory |    input_6   |     array    |
|input_6_ce0         | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0          |  in |    1|  ap_memory |    input_6   |     array    |
|input_6_address1    | out |    9|  ap_memory |    input_6   |     array    |
|input_6_ce1         | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q1          |  in |    1|  ap_memory |    input_6   |     array    |
|input_7_address0    | out |    9|  ap_memory |    input_7   |     array    |
|input_7_ce0         | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0          |  in |    1|  ap_memory |    input_7   |     array    |
|input_7_address1    | out |    9|  ap_memory |    input_7   |     array    |
|input_7_ce1         | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q1          |  in |    1|  ap_memory |    input_7   |     array    |
|input_8_address0    | out |    9|  ap_memory |    input_8   |     array    |
|input_8_ce0         | out |    1|  ap_memory |    input_8   |     array    |
|input_8_q0          |  in |    1|  ap_memory |    input_8   |     array    |
|input_8_address1    | out |    9|  ap_memory |    input_8   |     array    |
|input_8_ce1         | out |    1|  ap_memory |    input_8   |     array    |
|input_8_q1          |  in |    1|  ap_memory |    input_8   |     array    |
|input_9_address0    | out |    9|  ap_memory |    input_9   |     array    |
|input_9_ce0         | out |    1|  ap_memory |    input_9   |     array    |
|input_9_q0          |  in |    1|  ap_memory |    input_9   |     array    |
|input_9_address1    | out |    9|  ap_memory |    input_9   |     array    |
|input_9_ce1         | out |    1|  ap_memory |    input_9   |     array    |
|input_9_q1          |  in |    1|  ap_memory |    input_9   |     array    |
|input_10_address0   | out |    9|  ap_memory |   input_10   |     array    |
|input_10_ce0        | out |    1|  ap_memory |   input_10   |     array    |
|input_10_q0         |  in |    1|  ap_memory |   input_10   |     array    |
|input_10_address1   | out |    9|  ap_memory |   input_10   |     array    |
|input_10_ce1        | out |    1|  ap_memory |   input_10   |     array    |
|input_10_q1         |  in |    1|  ap_memory |   input_10   |     array    |
|input_11_address0   | out |    9|  ap_memory |   input_11   |     array    |
|input_11_ce0        | out |    1|  ap_memory |   input_11   |     array    |
|input_11_q0         |  in |    1|  ap_memory |   input_11   |     array    |
|input_11_address1   | out |    9|  ap_memory |   input_11   |     array    |
|input_11_ce1        | out |    1|  ap_memory |   input_11   |     array    |
|input_11_q1         |  in |    1|  ap_memory |   input_11   |     array    |
|input_12_address0   | out |    9|  ap_memory |   input_12   |     array    |
|input_12_ce0        | out |    1|  ap_memory |   input_12   |     array    |
|input_12_q0         |  in |    1|  ap_memory |   input_12   |     array    |
|input_12_address1   | out |    9|  ap_memory |   input_12   |     array    |
|input_12_ce1        | out |    1|  ap_memory |   input_12   |     array    |
|input_12_q1         |  in |    1|  ap_memory |   input_12   |     array    |
|input_13_address0   | out |    9|  ap_memory |   input_13   |     array    |
|input_13_ce0        | out |    1|  ap_memory |   input_13   |     array    |
|input_13_q0         |  in |    1|  ap_memory |   input_13   |     array    |
|input_13_address1   | out |    9|  ap_memory |   input_13   |     array    |
|input_13_ce1        | out |    1|  ap_memory |   input_13   |     array    |
|input_13_q1         |  in |    1|  ap_memory |   input_13   |     array    |
|input_14_address0   | out |    9|  ap_memory |   input_14   |     array    |
|input_14_ce0        | out |    1|  ap_memory |   input_14   |     array    |
|input_14_q0         |  in |    1|  ap_memory |   input_14   |     array    |
|input_14_address1   | out |    9|  ap_memory |   input_14   |     array    |
|input_14_ce1        | out |    1|  ap_memory |   input_14   |     array    |
|input_14_q1         |  in |    1|  ap_memory |   input_14   |     array    |
|input_15_address0   | out |    9|  ap_memory |   input_15   |     array    |
|input_15_ce0        | out |    1|  ap_memory |   input_15   |     array    |
|input_15_q0         |  in |    1|  ap_memory |   input_15   |     array    |
|input_15_address1   | out |    9|  ap_memory |   input_15   |     array    |
|input_15_ce1        | out |    1|  ap_memory |   input_15   |     array    |
|input_15_q1         |  in |    1|  ap_memory |   input_15   |     array    |
|output_0_address0   | out |    9|  ap_memory |   output_0   |     array    |
|output_0_ce0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0         | out |    1|  ap_memory |   output_0   |     array    |
|output_0_address1   | out |    9|  ap_memory |   output_0   |     array    |
|output_0_ce1        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we1        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d1         | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0   | out |    9|  ap_memory |   output_1   |     array    |
|output_1_ce0        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0         | out |    1|  ap_memory |   output_1   |     array    |
|output_1_address1   | out |    9|  ap_memory |   output_1   |     array    |
|output_1_ce1        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we1        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d1         | out |    1|  ap_memory |   output_1   |     array    |
|output_2_address0   | out |    9|  ap_memory |   output_2   |     array    |
|output_2_ce0        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0         | out |    1|  ap_memory |   output_2   |     array    |
|output_2_address1   | out |    9|  ap_memory |   output_2   |     array    |
|output_2_ce1        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we1        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d1         | out |    1|  ap_memory |   output_2   |     array    |
|output_3_address0   | out |    9|  ap_memory |   output_3   |     array    |
|output_3_ce0        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0         | out |    1|  ap_memory |   output_3   |     array    |
|output_3_address1   | out |    9|  ap_memory |   output_3   |     array    |
|output_3_ce1        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we1        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d1         | out |    1|  ap_memory |   output_3   |     array    |
|output_4_address0   | out |    9|  ap_memory |   output_4   |     array    |
|output_4_ce0        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we0        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d0         | out |    1|  ap_memory |   output_4   |     array    |
|output_4_address1   | out |    9|  ap_memory |   output_4   |     array    |
|output_4_ce1        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we1        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d1         | out |    1|  ap_memory |   output_4   |     array    |
|output_5_address0   | out |    9|  ap_memory |   output_5   |     array    |
|output_5_ce0        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we0        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d0         | out |    1|  ap_memory |   output_5   |     array    |
|output_5_address1   | out |    9|  ap_memory |   output_5   |     array    |
|output_5_ce1        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we1        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d1         | out |    1|  ap_memory |   output_5   |     array    |
|output_6_address0   | out |    9|  ap_memory |   output_6   |     array    |
|output_6_ce0        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we0        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d0         | out |    1|  ap_memory |   output_6   |     array    |
|output_6_address1   | out |    9|  ap_memory |   output_6   |     array    |
|output_6_ce1        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we1        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d1         | out |    1|  ap_memory |   output_6   |     array    |
|output_7_address0   | out |    9|  ap_memory |   output_7   |     array    |
|output_7_ce0        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we0        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d0         | out |    1|  ap_memory |   output_7   |     array    |
|output_7_address1   | out |    9|  ap_memory |   output_7   |     array    |
|output_7_ce1        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we1        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d1         | out |    1|  ap_memory |   output_7   |     array    |
|output_8_address0   | out |    9|  ap_memory |   output_8   |     array    |
|output_8_ce0        | out |    1|  ap_memory |   output_8   |     array    |
|output_8_we0        | out |    1|  ap_memory |   output_8   |     array    |
|output_8_d0         | out |    1|  ap_memory |   output_8   |     array    |
|output_8_address1   | out |    9|  ap_memory |   output_8   |     array    |
|output_8_ce1        | out |    1|  ap_memory |   output_8   |     array    |
|output_8_we1        | out |    1|  ap_memory |   output_8   |     array    |
|output_8_d1         | out |    1|  ap_memory |   output_8   |     array    |
|output_9_address0   | out |    9|  ap_memory |   output_9   |     array    |
|output_9_ce0        | out |    1|  ap_memory |   output_9   |     array    |
|output_9_we0        | out |    1|  ap_memory |   output_9   |     array    |
|output_9_d0         | out |    1|  ap_memory |   output_9   |     array    |
|output_9_address1   | out |    9|  ap_memory |   output_9   |     array    |
|output_9_ce1        | out |    1|  ap_memory |   output_9   |     array    |
|output_9_we1        | out |    1|  ap_memory |   output_9   |     array    |
|output_9_d1         | out |    1|  ap_memory |   output_9   |     array    |
|output_10_address0  | out |    9|  ap_memory |   output_10  |     array    |
|output_10_ce0       | out |    1|  ap_memory |   output_10  |     array    |
|output_10_we0       | out |    1|  ap_memory |   output_10  |     array    |
|output_10_d0        | out |    1|  ap_memory |   output_10  |     array    |
|output_10_address1  | out |    9|  ap_memory |   output_10  |     array    |
|output_10_ce1       | out |    1|  ap_memory |   output_10  |     array    |
|output_10_we1       | out |    1|  ap_memory |   output_10  |     array    |
|output_10_d1        | out |    1|  ap_memory |   output_10  |     array    |
|output_11_address0  | out |    9|  ap_memory |   output_11  |     array    |
|output_11_ce0       | out |    1|  ap_memory |   output_11  |     array    |
|output_11_we0       | out |    1|  ap_memory |   output_11  |     array    |
|output_11_d0        | out |    1|  ap_memory |   output_11  |     array    |
|output_11_address1  | out |    9|  ap_memory |   output_11  |     array    |
|output_11_ce1       | out |    1|  ap_memory |   output_11  |     array    |
|output_11_we1       | out |    1|  ap_memory |   output_11  |     array    |
|output_11_d1        | out |    1|  ap_memory |   output_11  |     array    |
|output_12_address0  | out |    9|  ap_memory |   output_12  |     array    |
|output_12_ce0       | out |    1|  ap_memory |   output_12  |     array    |
|output_12_we0       | out |    1|  ap_memory |   output_12  |     array    |
|output_12_d0        | out |    1|  ap_memory |   output_12  |     array    |
|output_12_address1  | out |    9|  ap_memory |   output_12  |     array    |
|output_12_ce1       | out |    1|  ap_memory |   output_12  |     array    |
|output_12_we1       | out |    1|  ap_memory |   output_12  |     array    |
|output_12_d1        | out |    1|  ap_memory |   output_12  |     array    |
|output_13_address0  | out |    9|  ap_memory |   output_13  |     array    |
|output_13_ce0       | out |    1|  ap_memory |   output_13  |     array    |
|output_13_we0       | out |    1|  ap_memory |   output_13  |     array    |
|output_13_d0        | out |    1|  ap_memory |   output_13  |     array    |
|output_13_address1  | out |    9|  ap_memory |   output_13  |     array    |
|output_13_ce1       | out |    1|  ap_memory |   output_13  |     array    |
|output_13_we1       | out |    1|  ap_memory |   output_13  |     array    |
|output_13_d1        | out |    1|  ap_memory |   output_13  |     array    |
|output_14_address0  | out |    9|  ap_memory |   output_14  |     array    |
|output_14_ce0       | out |    1|  ap_memory |   output_14  |     array    |
|output_14_we0       | out |    1|  ap_memory |   output_14  |     array    |
|output_14_d0        | out |    1|  ap_memory |   output_14  |     array    |
|output_14_address1  | out |    9|  ap_memory |   output_14  |     array    |
|output_14_ce1       | out |    1|  ap_memory |   output_14  |     array    |
|output_14_we1       | out |    1|  ap_memory |   output_14  |     array    |
|output_14_d1        | out |    1|  ap_memory |   output_14  |     array    |
|output_15_address0  | out |    9|  ap_memory |   output_15  |     array    |
|output_15_ce0       | out |    1|  ap_memory |   output_15  |     array    |
|output_15_we0       | out |    1|  ap_memory |   output_15  |     array    |
|output_15_d0        | out |    1|  ap_memory |   output_15  |     array    |
|output_15_address1  | out |    9|  ap_memory |   output_15  |     array    |
|output_15_ce1       | out |    1|  ap_memory |   output_15  |     array    |
|output_15_we1       | out |    1|  ap_memory |   output_15  |     array    |
|output_15_d1        | out |    1|  ap_memory |   output_15  |     array    |
|M                   |  in |    7|   ap_none  |       M      |    scalar    |
|I                   |  in |    6|   ap_none  |       I      |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

