; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_per_fused__softmax_1(ptr addrspace(1) %0, i32 %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 5, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = lshr i32 %6, 4, !dbg !12
  %8 = and i32 %7, 15, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 16, !dbg !13
  %11 = icmp slt i32 %9, 256, !dbg !14
  %12 = icmp slt i32 %10, 256, !dbg !14
  %13 = shl i32 %6, 2, !dbg !15
  %14 = and i32 %13, 60, !dbg !15
  %15 = shl i32 %9, 6, !dbg !16
  %16 = shl i32 %10, 6, !dbg !16
  %17 = or disjoint i32 %15, %14, !dbg !17
  %18 = or disjoint i32 %16, %14, !dbg !17
  %19 = sext i32 %17 to i64, !dbg !18
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !18
  %21 = sext i32 %18 to i64, !dbg !18
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %21, !dbg !18
  %23 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %20, i1 %11, i32 0, i1 %11, i32 0, i1 %11, i32 0, i1 %11, i32 0, i1 %11) #2, !dbg !19
  %24 = extractvalue { i32, i32, i32, i32 } %23, 0, !dbg !19
  %25 = extractvalue { i32, i32, i32, i32 } %23, 1, !dbg !19
  %26 = extractvalue { i32, i32, i32, i32 } %23, 2, !dbg !19
  %27 = extractvalue { i32, i32, i32, i32 } %23, 3, !dbg !19
  %28 = bitcast i32 %24 to float, !dbg !19
  %29 = bitcast i32 %25 to float, !dbg !19
  %30 = bitcast i32 %26 to float, !dbg !19
  %31 = bitcast i32 %27 to float, !dbg !19
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %22, i1 %12, i32 0, i1 %12, i32 0, i1 %12, i32 0, i1 %12, i32 0, i1 %12) #2, !dbg !19
  %33 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !19
  %34 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !19
  %35 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !19
  %36 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !19
  %37 = bitcast i32 %33 to float, !dbg !19
  %38 = bitcast i32 %34 to float, !dbg !19
  %39 = bitcast i32 %35 to float, !dbg !19
  %40 = bitcast i32 %36 to float, !dbg !19
  %41 = select i1 %11, float %28, float 0xFFF0000000000000, !dbg !20
  %42 = select i1 %11, float %29, float 0xFFF0000000000000, !dbg !20
  %43 = select i1 %11, float %30, float 0xFFF0000000000000, !dbg !20
  %44 = select i1 %11, float %31, float 0xFFF0000000000000, !dbg !20
  %45 = select i1 %12, float %37, float 0xFFF0000000000000, !dbg !20
  %46 = select i1 %12, float %38, float 0xFFF0000000000000, !dbg !20
  %47 = select i1 %12, float %39, float 0xFFF0000000000000, !dbg !20
  %48 = select i1 %12, float %40, float 0xFFF0000000000000, !dbg !20
  %49 = fcmp ogt float %41, %42, !dbg !21
  %50 = fcmp uno float %41, 0.000000e+00, !dbg !26
  %51 = or i1 %49, %50, !dbg !27
  %52 = select i1 %51, float %41, float %42, !dbg !28
  %53 = fcmp ogt float %52, %43, !dbg !21
  %54 = fcmp uno float %52, 0.000000e+00, !dbg !26
  %55 = or i1 %53, %54, !dbg !27
  %56 = select i1 %55, float %52, float %43, !dbg !28
  %57 = fcmp ogt float %56, %44, !dbg !21
  %58 = fcmp uno float %56, 0.000000e+00, !dbg !26
  %59 = or i1 %57, %58, !dbg !27
  %60 = select i1 %59, float %56, float %44, !dbg !28
  %61 = fcmp ogt float %45, %46, !dbg !21
  %62 = fcmp uno float %45, 0.000000e+00, !dbg !26
  %63 = or i1 %61, %62, !dbg !27
  %64 = select i1 %63, float %45, float %46, !dbg !28
  %65 = fcmp ogt float %64, %47, !dbg !21
  %66 = fcmp uno float %64, 0.000000e+00, !dbg !26
  %67 = or i1 %65, %66, !dbg !27
  %68 = select i1 %67, float %64, float %47, !dbg !28
  %69 = fcmp ogt float %68, %48, !dbg !21
  %70 = fcmp uno float %68, 0.000000e+00, !dbg !26
  %71 = or i1 %69, %70, !dbg !27
  %72 = select i1 %71, float %68, float %48, !dbg !28
  %73 = bitcast float %60 to i32, !dbg !29
  %74 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %73, i32 8, i32 31), !dbg !29
  %75 = bitcast i32 %74 to float, !dbg !29
  %76 = fcmp ogt float %60, %75, !dbg !21
  %77 = fcmp uno float %60, 0.000000e+00, !dbg !26
  %78 = or i1 %76, %77, !dbg !27
  %79 = select i1 %78, float %60, float %75, !dbg !28
  %80 = bitcast float %79 to i32, !dbg !29
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 4, i32 31), !dbg !29
  %82 = bitcast i32 %81 to float, !dbg !29
  %83 = fcmp ogt float %79, %82, !dbg !21
  %84 = fcmp uno float %79, 0.000000e+00, !dbg !26
  %85 = or i1 %83, %84, !dbg !27
  %86 = select i1 %85, float %79, float %82, !dbg !28
  %87 = bitcast float %86 to i32, !dbg !29
  %88 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %87, i32 2, i32 31), !dbg !29
  %89 = bitcast i32 %88 to float, !dbg !29
  %90 = fcmp ogt float %86, %89, !dbg !21
  %91 = fcmp uno float %86, 0.000000e+00, !dbg !26
  %92 = or i1 %90, %91, !dbg !27
  %93 = select i1 %92, float %86, float %89, !dbg !28
  %94 = bitcast float %93 to i32, !dbg !29
  %95 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %94, i32 1, i32 31), !dbg !29
  %96 = bitcast i32 %95 to float, !dbg !29
  %97 = fcmp ogt float %93, %96, !dbg !21
  %98 = fcmp uno float %93, 0.000000e+00, !dbg !26
  %99 = or i1 %97, %98, !dbg !27
  %100 = select i1 %99, float %93, float %96, !dbg !28
  %101 = bitcast float %72 to i32, !dbg !29
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 8, i32 31), !dbg !29
  %103 = bitcast i32 %102 to float, !dbg !29
  %104 = fcmp ogt float %72, %103, !dbg !21
  %105 = fcmp uno float %72, 0.000000e+00, !dbg !26
  %106 = or i1 %104, %105, !dbg !27
  %107 = select i1 %106, float %72, float %103, !dbg !28
  %108 = bitcast float %107 to i32, !dbg !29
  %109 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %108, i32 4, i32 31), !dbg !29
  %110 = bitcast i32 %109 to float, !dbg !29
  %111 = fcmp ogt float %107, %110, !dbg !21
  %112 = fcmp uno float %107, 0.000000e+00, !dbg !26
  %113 = or i1 %111, %112, !dbg !27
  %114 = select i1 %113, float %107, float %110, !dbg !28
  %115 = bitcast float %114 to i32, !dbg !29
  %116 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %115, i32 2, i32 31), !dbg !29
  %117 = bitcast i32 %116 to float, !dbg !29
  %118 = fcmp ogt float %114, %117, !dbg !21
  %119 = fcmp uno float %114, 0.000000e+00, !dbg !26
  %120 = or i1 %118, %119, !dbg !27
  %121 = select i1 %120, float %114, float %117, !dbg !28
  %122 = bitcast float %121 to i32, !dbg !29
  %123 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %122, i32 1, i32 31), !dbg !29
  %124 = bitcast i32 %123 to float, !dbg !29
  %125 = fcmp ogt float %121, %124, !dbg !21
  %126 = fcmp uno float %121, 0.000000e+00, !dbg !26
  %127 = or i1 %125, %126, !dbg !27
  %128 = select i1 %127, float %121, float %124, !dbg !28
  %129 = fsub float %28, %100, !dbg !30
  %130 = fsub float %29, %100, !dbg !30
  %131 = fsub float %30, %100, !dbg !30
  %132 = fsub float %31, %100, !dbg !30
  %133 = fsub float %37, %128, !dbg !30
  %134 = fsub float %38, %128, !dbg !30
  %135 = fsub float %39, %128, !dbg !30
  %136 = fsub float %40, %128, !dbg !30
  %137 = fmul float %129, 5.000000e-01, !dbg !31
  %138 = fmul float %130, 5.000000e-01, !dbg !31
  %139 = fmul float %131, 5.000000e-01, !dbg !31
  %140 = fmul float %132, 5.000000e-01, !dbg !31
  %141 = fmul float %133, 5.000000e-01, !dbg !31
  %142 = fmul float %134, 5.000000e-01, !dbg !31
  %143 = fmul float %135, 5.000000e-01, !dbg !31
  %144 = fmul float %136, 5.000000e-01, !dbg !31
  %145 = fmul float %137, 0x3FF7154760000000, !dbg !32
  %146 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %145) #2, !dbg !32
  %147 = fmul float %138, 0x3FF7154760000000, !dbg !32
  %148 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %147) #2, !dbg !32
  %149 = fmul float %139, 0x3FF7154760000000, !dbg !32
  %150 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %149) #2, !dbg !32
  %151 = fmul float %140, 0x3FF7154760000000, !dbg !32
  %152 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %151) #2, !dbg !32
  %153 = fmul float %141, 0x3FF7154760000000, !dbg !32
  %154 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %153) #2, !dbg !32
  %155 = fmul float %142, 0x3FF7154760000000, !dbg !32
  %156 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %155) #2, !dbg !32
  %157 = fmul float %143, 0x3FF7154760000000, !dbg !32
  %158 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %157) #2, !dbg !32
  %159 = fmul float %144, 0x3FF7154760000000, !dbg !32
  %160 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %159) #2, !dbg !32
  %161 = fadd float %146, %148, !dbg !33
  %162 = fadd float %161, %150, !dbg !33
  %163 = fadd float %162, %152, !dbg !33
  %164 = select i1 %11, float %163, float 0.000000e+00, !dbg !33
  %165 = fadd float %154, %156, !dbg !33
  %166 = fadd float %165, %158, !dbg !33
  %167 = fadd float %166, %160, !dbg !33
  %168 = select i1 %12, float %167, float 0.000000e+00, !dbg !33
  %169 = bitcast float %164 to i32, !dbg !38
  %170 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %169, i32 8, i32 31), !dbg !38
  %171 = bitcast i32 %170 to float, !dbg !38
  %172 = fadd float %164, %171, !dbg !33
  %173 = bitcast float %172 to i32, !dbg !38
  %174 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %173, i32 4, i32 31), !dbg !38
  %175 = bitcast i32 %174 to float, !dbg !38
  %176 = fadd float %172, %175, !dbg !33
  %177 = bitcast float %176 to i32, !dbg !38
  %178 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %177, i32 2, i32 31), !dbg !38
  %179 = bitcast i32 %178 to float, !dbg !38
  %180 = fadd float %176, %179, !dbg !33
  %181 = bitcast float %180 to i32, !dbg !38
  %182 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %181, i32 1, i32 31), !dbg !38
  %183 = bitcast i32 %182 to float, !dbg !38
  %184 = fadd float %180, %183, !dbg !33
  %185 = bitcast float %168 to i32, !dbg !38
  %186 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %185, i32 8, i32 31), !dbg !38
  %187 = bitcast i32 %186 to float, !dbg !38
  %188 = fadd float %168, %187, !dbg !33
  %189 = bitcast float %188 to i32, !dbg !38
  %190 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %189, i32 4, i32 31), !dbg !38
  %191 = bitcast i32 %190 to float, !dbg !38
  %192 = fadd float %188, %191, !dbg !33
  %193 = bitcast float %192 to i32, !dbg !38
  %194 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %193, i32 2, i32 31), !dbg !38
  %195 = bitcast i32 %194 to float, !dbg !38
  %196 = fadd float %192, %195, !dbg !33
  %197 = bitcast float %196 to i32, !dbg !38
  %198 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %197, i32 1, i32 31), !dbg !38
  %199 = bitcast i32 %198 to float, !dbg !38
  %200 = fadd float %196, %199, !dbg !33
  %201 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %146, float %184) #2, !dbg !39
  %202 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %148, float %184) #2, !dbg !39
  %203 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %150, float %184) #2, !dbg !39
  %204 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %152, float %184) #2, !dbg !39
  %205 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %154, float %200) #2, !dbg !39
  %206 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %156, float %200) #2, !dbg !39
  %207 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %158, float %200) #2, !dbg !39
  %208 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %160, float %200) #2, !dbg !39
  %209 = bitcast float %201 to i32, !dbg !40
  %210 = bitcast float %202 to i32, !dbg !40
  %211 = bitcast float %203 to i32, !dbg !40
  %212 = bitcast float %204 to i32, !dbg !40
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %209, i32 %210, i32 %211, i32 %212, ptr addrspace(1) %20, i1 %11) #2, !dbg !40
  %213 = bitcast float %205 to i32, !dbg !40
  %214 = bitcast float %206 to i32, !dbg !40
  %215 = bitcast float %207 to i32, !dbg !40
  %216 = bitcast float %208 to i32, !dbg !40
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %213, i32 %214, i32 %215, i32 %216, ptr addrspace(1) %22, i1 %12) #2, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgxp6kauehtmyehcnqpuua7z52hzmcidnuayob2hdw4o3hme47jy.py", directory: "inductor_cache/gx")
!4 = !{ptr @triton_per_fused__softmax_1, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__softmax_1, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__softmax_1", linkageName: "triton_per_fused__softmax_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 42, scope: !7)
!17 = !DILocation(line: 31, column: 39, scope: !7)
!18 = !DILocation(line: 31, column: 34, scope: !7)
!19 = !DILocation(line: 31, column: 47, scope: !7)
!20 = !DILocation(line: 35, column: 33, scope: !7)
!21 = !DILocation(line: 118, column: 15, scope: !22, inlinedAt: !25)
!22 = distinct !DILexicalBlockFile(scope: !24, file: !23, discriminator: 0)
!23 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!24 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!25 = !DILocation(line: 36, column: 37, scope: !7)
!26 = !DILocation(line: 120, column: 21, scope: !22, inlinedAt: !25)
!27 = !DILocation(line: 120, column: 16, scope: !22, inlinedAt: !25)
!28 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !25)
!29 = !DILocation(line: 131, column: 29, scope: !24, inlinedAt: !25)
!30 = !DILocation(line: 37, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 18, scope: !7)
!32 = !DILocation(line: 40, column: 24, scope: !7)
!33 = !DILocation(line: 256, column: 15, scope: !34, inlinedAt: !37)
!34 = distinct !DILexicalBlockFile(scope: !36, file: !35, discriminator: 0)
!35 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!36 = distinct !DILexicalBlockFile(scope: !7, file: !35, discriminator: 0)
!37 = !DILocation(line: 43, column: 26, scope: !7)
!38 = !DILocation(line: 267, column: 36, scope: !36, inlinedAt: !37)
!39 = !DILocation(line: 44, column: 20, scope: !7)
!40 = !DILocation(line: 45, column: 48, scope: !7)
!41 = !DILocation(line: 45, column: 4, scope: !7)
