@INPROCEEDINGS{4700557, 
author={A. Meixner and A. Kakizawa and B. Provost and S. Bedwani}, 
booktitle={2008 IEEE International Test Conference}, 
title={External Loopback Testing Experiences with High Speed Serial Interfaces}, 
year={2008}, 
volume={}, 
number={}, 
pages={1-10}, 
keywords={circuit testing;design for testability;external loopback testing;high speed serial interfaces;data eye margin test;loopback configuration;design for test;high speed links;DFT circuitry;no-touch test methods;Circuit testing;Silicon;Relays;Timing;Voltage;Costs;Design for testability;Pulp manufacturing;Clocks;Test pattern generators}, 
doi={10.1109/TEST.2008.4700557}, 
ISSN={1089-3539}, 
month={Oct},}

@INPROCEEDINGS{5419875, 
author={J. H. Chun and J. W. Lee and J. A. Abraham}, 
booktitle={2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
title={A novel characterization technique for high speed I/O mixed signal circuit components using random jitter injection}, 
year={2010}, 
volume={}, 
number={}, 
pages={312-317}, 
keywords={circuit noise;high-speed integrated circuits;integrated circuit testing;jitter;mixed analogue-digital integrated circuits;random noise;high speed I/O mixed signal circuit;random jitter injection;timing problem;high-speed serial communication;phase-interpolator circuitry;linearity testing;high speed I/O architecture;PI linearity measurement;jitter distribution;data channel;differential nonlinearity;Linearity;Velocity measurement;Automatic testing;Logic testing;Circuit testing;Costs;Timing jitter;Phase measurement;Integrated circuit interconnections;Voltage}, 
doi={10.1109/ASPDAC.2010.5419875}, 
ISSN={2153-6961}, 
month={Jan},}

@INPROCEEDINGS{5280777, 
author={K. Cheng and H. Chang}, 
booktitle={2009 IEEE Custom Integrated Circuits Conference}, 
title={Test strategies for adaptive equalizers}, 
year={2009}, 
volume={}, 
number={}, 
pages={597-604}, 
keywords={adaptive equalisers;continuous time systems;digital signatures;fault location;adaptive equalizers;continuous-time equalizers;digitally-assisted equalizers;explicit measurement;eye diagram;digital signatures;digital adaptation unit;fault detection;Adaptive equalizers;Circuit testing;Production;Length measurement;Time measurement;Signal analysis;Design for testability;Circuit optimization;Digital signatures;Electrical fault detection}, 
doi={10.1109/CICC.2009.5280777}, 
ISSN={0886-5930}, 
month={Sept},}

@INPROCEEDINGS{5617604, 
author={D. Dunwell and A. Chan Carusone}, 
booktitle={IEEE Custom Integrated Circuits Conference 2010}, 
title={Gain and equalization adaptation to optimize the vertical eye opening in a wireline receiver}, 
year={2010}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={amplifiers;CMOS analogue integrated circuits;equalisers;probability;gain adaptation;equalization adaptation;vertical eye opening;wireline receiver;variable gain amplifier;probability density function;PDF;CMOS technology;size 65 nm;Receivers;Equalizers;CMOS integrated circuits;Monitoring;Voltage measurement;Gain;Bit error rate}, 
doi={10.1109/CICC.2010.5617604}, 
ISSN={2152-3630}, 
month={Sept},}

@INPROCEEDINGS{7519317, 
author={S. Abdennadher and S. A. Shaikh}, 
booktitle={2016 21th IEEE European Test Symposium (ETS)}, 
title={Practices in High-Speed IO testing}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-8}, 
keywords={design for testability;high-speed integrated circuits;integrated circuit testing;system-on-chip;VLSI;high-speed IO testing;VLSI technology;SoC dies;design marginalities;manufacturing flaws;customer returns;high-speed IO circuits;DFT-based test methods;specification-based tests;Jitter;Timing;Clocks;Discrete Fourier transforms;Built-in self-test;Manufacturing;I/O;DFT;BIST;ATE;Jitter;IO Loopback;Eye-Margining;PCIe;DDR}, 
doi={10.1109/ETS.2016.7519317}, 
ISSN={1558-1780}, 
month={May},}

@INPROCEEDINGS{8349690, 
author={S. Abdennadher and M. Altmann and B. Xue}, 
booktitle={2018 IEEE 19th Latin-American Test Symposium (LATS)}, 
title={Challenges and emerging solutions in testing HBM IO amp;amp; systems}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={design for testability;high-speed integrated circuits;integrated circuit design;integrated circuit interconnections;integrated circuit packaging;integrated circuit testing;system-on-chip;three-dimensional integrated circuits;VLSI;modern VLSI systems;complex manufacturing process;High Bandwidth Memory;high density substrate;interposer-like technologies;Production Manufacturing Tests;VLSI technology;SoC;2.5D IC test;HBM IO & systems;System on a Chip;High Speed I/O circuits;embedded DRAM interconnection;2.5D packaging;DFT methodologies;Design for Test;Random access memory;Built-in self-test;Pins;Integrated circuits;Maintenance engineering;Discrete Fourier transforms;EMIB;HBM PHY;HBM DRAM;3D;2.5D}, 
doi={10.1109/LATW.2018.8349690}, 
ISSN={}, 
month={March},}

@INPROCEEDINGS{5783745, 
author={S. Shaikh}, 
booktitle={29th VLSI Test Symposium}, 
title={Test and characterization of high-speed circuits}, 
year={2011}, 
volume={}, 
number={}, 
pages={38-38}, 
keywords={high-speed integrated circuits;integrated circuit design;integrated circuit testing;phase locked loops;high-speed circuits;packaged components;interconnect design;customer board designs;PLL;SERDES;industrial test}, 
doi={10.1109/VTS.2011.5783745}, 
ISSN={2375-1053}, 
month={May},}

@INPROCEEDINGS{7805841, 
author={S. Arora and A. Aflaki and S. Biswas and M. Shimanouchi}, 
booktitle={2016 IEEE International Test Conference (ITC)}, 
title={SERDES external loopback test using production parametric-test hardware}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-7}, 
keywords={error statistics;random sequences;resistors;SERDES external loopback test;production parametric-test hardware;serializer-deserializer interfaces;SERDES interfaces;at-speed defects;analog transmission buffer;analog reception buffer;pseudorandom bit sequence;PRBS;load-board;bit error rate;BER;parametric coverage;SERDES pins;on-board component;channel insertion;return loss;parametric-DC testing;AC-at-speed testing;external loopback;parametric test capability;Production;Insertion loss;Resistors;Microstrip;Pins;Bit error rate;SERDES;High-speed I/O;External loopback;analog AC test}, 
doi={10.1109/TEST.2016.7805841}, 
ISSN={2378-2250}, 
month={Nov},}

@INPROCEEDINGS{6231092, 
author={J. H. Chun and Siew Mooi Lim and Shao Chee Ong and J. W. Lee and J. A. Abraham}, 
booktitle={2012 IEEE 30th VLSI Test Symposium (VTS)}, 
title={Test of phase interpolators in high speed I/Os using a sliding window search}, 
year={2012}, 
volume={}, 
number={}, 
pages={134-139}, 
keywords={error statistics;logic testing;peripheral interfaces;phase interpolators test;high speed I/O;sliding window search;high speed serial links;test equipment;bit error rate;BER;timing margining loop-back tests;phase interpolator circuitry;differential nonlinearity;integral nonlinearity;jitter distribution;high volume manufacturing tester platform;Jitter;Clocks;Bit error rate;Timing;Hardware;Estimation error;Linearity;High Speed I/O;Phase Interpolator;Mixed Signal Test;HVM}, 
doi={10.1109/VTS.2012.6231092}, 
ISSN={2375-1053}, 
month={April},}

@INPROCEEDINGS{6651882, 
author={Y. Cai and L. Fang and I. Chan and M. Olsen and K. Richter}, 
booktitle={2013 IEEE International Test Conference (ITC)}, 
title={12Gbps SerDes Jitter Tolerance BIST in production loopback testing with enhanced spread spectrum clock generation circuit}, 
year={2013}, 
volume={}, 
number={}, 
pages={1-8}, 
keywords={built-in self test;clock and data recovery circuits;integrated circuit design;integrated circuit testing;jitter;SerDes jitter tolerance BIST;production loopback testing;enhanced spread spectrum clock generation circuit;on-chip BIST test;high speed SerDes devices;jitter tolerance testing;SerDes receivers;jitter free loopback test;jitter injection technique;out-of-band jitter;in-band jitter;receiver clock and data recovery circuits testing;CDR testing;jitter frequency generation;receiver CDR loop bandwidth;multigigabit serializer and deserializer devices;bit rate 12 Gbit/s;Jitter;Frequency modulation;Clocks;Receivers;Production;Bandwidth}, 
doi={10.1109/TEST.2013.6651882}, 
ISSN={1089-3539}, 
month={Sept},}

@INPROCEEDINGS{5340167, 
author={Y. Fan and Z. Zilic}, 
booktitle={2009 IEEE International High Level Design Validation and Test Workshop}, 
title={A versatile scheme for the validation, testing and debugging of High Speed Serial Interfaces}, 
year={2009}, 
volume={}, 
number={}, 
pages={114-121}, 
keywords={error statistics;field programmable gate arrays;high-speed integrated circuits;integrated circuit testing;jitter;HSSI validation;HSSI testing;debugging;high speed serial interfaces;post-silicon validation;jitter injection method;FPGA-based bit error rate tester;BERT;Testing;Debugging;Jitter;Field programmable gate arrays;Phase locked loops;Voltage-controlled oscillators;Timing;Bit error rate;Clocks;Instruments}, 
doi={10.1109/HLDVT.2009.5340167}, 
ISSN={1552-6674}, 
month={Nov},}

@INPROCEEDINGS{8357259, 
author={H. Abu and S. Abdennadher and B. Provost and H. Muljono}, 
booktitle={2018 19th International Symposium on Quality Electronic Design (ISQED)}, 
title={Augmenting ESD and EOS physical analysis with per pin ESD and leakage DFT}, 
year={2018}, 
volume={}, 
number={}, 
pages={20-24}, 
keywords={electrostatic discharge;failure analysis;integrated circuit reliability;integrated circuit testing;ESD failures;Test techniques;EOS physical analysis;pin ESD;technical evaluation;functional evaluation;high volume products;Electrostatic Discharge;Electrical Overstress induced damages;ESD diodes;protection device;on-die test structures;high EOS failure rate;test methods;EOS events;IC Input/Output pin;leakage DFT;IC robustness;Electrostatic discharges;Discrete Fourier transforms;Earth Observing System;Pins;Clocks;Capacitors;Integrated circuits;ESD;EOS;Leakage;Diode;Charge pump;DFT}, 
doi={10.1109/ISQED.2018.8357259}, 
ISSN={}, 
month={March},}

@INPROCEEDINGS{6643578, 
author={S. S. Lee}, 
booktitle={Fifth Asia Symposium on Quality Electronic Design (ASQED 2013)}, 
title={External loopback testing on high speed serial interface}, 
year={2013}, 
volume={}, 
number={}, 
pages={148-154}, 
keywords={design for testability;field programmable gate arrays;peripheral interfaces;external loopback testing;high speed serial interface;high speed links;performance testing;analog fault models;feature diversity;transceiver protocols;specification testing;design-for-testability;DFT;HSSI testing;external loopback engagement;external loopback circuitry;device-under-test;DUT;HSSI buffer level testing;transceiver based FPGA product;Receivers;Testing;Transmitters;Current measurement;Resistors;Sensitivity;Industries;External loopback;HSSI;PMA;DFT;AC-coupling}, 
doi={10.1109/ASQED.2013.6643578}, 
ISSN={}, 
month={Aug},}

@INPROCEEDINGS{8465872, 
author={W. Lyu and F. Yang and C. Yan and D. Zhou and X. Zeng}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={Multi-objective Bayesian Optimization for Analog/RF Circuit Synthesis}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Optimization;Bayes methods;Uncertainty;Integrated circuit modeling;Computational modeling;Predictive models;Circuit simulation}, 
doi={10.1109/DAC.2018.8465872}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465700, 
author={H. Sim and S. Kenzhegulov and J. Lee}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={DPS: Dynamic Precision Scaling for Stochastic Computing-based Deep Neural Networks*}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Registers;Hardware;Computer architecture;Design methodology;Optimization;Neural networks;Image recognition}, 
doi={10.1109/DAC.2018.8465700}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465873, 
author={M. Putic and A. Buyuktosunoglu and S. Venkataramani and P. Bose and S. Eldridge and M. Stan}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={DyHard-DNN: Even More DNN Acceleration with Dynamic Hardware Reconfiguration}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Fuses;Nickel;Measurement;Logic gates;Indium phosphide;III-V semiconductor materials;Field programmable gate arrays}, 
doi={10.1109/DAC.2018.8465873}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465847, 
author={S. F. Yitbarek and T. Austin}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={Reducing the Overhead of Authenticated Memory Encryption Using Delta Encoding and ECC Memory}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Error correction codes;Encryption;Random access memory;Error correction;Elliptic curve cryptography;Memory management}, 
doi={10.1109/DAC.2018.8465847}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465871, 
author={A. B. Kahng}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={INVITED: Reducing Time and Effort in IC Implementation: A Roadmap of Challenges and Solutions}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Tools;Optimization;Schedules;Productivity;Integrated circuit modeling;Technological innovation}, 
doi={10.1109/DAC.2018.8465871}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465874, 
author={S. Sadasivam and J. Lee and Z. Chen and R. Jain}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={Invited: Efficient Reinforcement Learning for Automating Human Decision-Making in SoC Design}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Tools;Task analysis;Learning (artificial intelligence);Tuning;Games;Decision making;Design automation}, 
doi={10.1109/DAC.2018.8465874}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465899, 
author={C. Lu and I. H. Jiang}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={COSAT: Congestion, Obstacle, and Slew Aware Tree Construction for Multiple Power Domain Design*}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Loading;Diamond;Wires;Load modeling;Routing;Iris;Electronic mail}, 
doi={10.1109/DAC.2018.8465899}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465835, 
author={A. F. Tabrizi and L. Rakai and N. K. Darav and I. Bustany and L. Behjat and S. Xu and A. Kennings}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={A Machine Learning Framework to Identify Detailed Routing Short Violations from a Placed Netlist}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Routing;Feature extraction;Machine learning;Pins;Estimation;Physical design;Measurement;Design automation;physical design;routing;placement;data mining;machine learning;imbalanced data}, 
doi={10.1109/DAC.2018.8465835}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465913, 
author={C. Yu and H. Xiao and G. De Micheli}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={Developing Synthesis Flows Without Human Knowledge}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Training;Delays;Optimization;Markov processes;Tools;Hardware design languages}, 
doi={10.1109/DAC.2018.8465913}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465898, 
author={A. Q. Dao and N. Lee and L. Chen and M. P. Lin and J. R. Jiang and A. Mishchenko and R. Brayton}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={Efficient Computation of ECO Patch Functions}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Boolean functions;Task analysis;Computational efficiency;Computer bugs;Heuristic algorithms;Interpolation;Hardware}, 
doi={10.1109/DAC.2018.8465898}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465888, 
author={W. Haaswijk and M. Soeken and A. Mishchenko and G. De Micheli}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={SAT Based Exact Synthesis using DAG Topology Families}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Topology;Runtime;Labeling;Boolean functions;Optimization;Proposals;Standards}, 
doi={10.1109/DAC.2018.8465888}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465790, 
author={A. Wang and P. Rigge and A. Izraelevitz and C. Markley and J. Bachrach and B. NikoliÄ‡}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={ACED: A Hardware Library for Generating DSP Systems}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Hardware;Generators;Libraries;Optimization;Finite impulse response filters;Signal processing algorithms;Tools;DSP;Chisel;FIRRTL;Hardware Generators;Scala;Range Analysis}, 
doi={10.1109/DAC.2018.8465790}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465909, 
author={M. B. Taylor}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={INVITED: BaseJump STL: SystemVerilog Needs a Standard Template Library for Hardware Design}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Hardware;Libraries;Standards;Field programmable gate arrays;Random access memory;Computer bugs;C++ languages;Hardware Design}, 
doi={10.1109/DAC.2018.8465909}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465897, 
author={B. Khailany and E. Krimer and R. Venkatesan and J. Clemons and J. S. Emer and M. Fojtik and A. Klinefelter and M. Pellauer and N. Pinckney and Y. S. Shao and S. Srinath and C. Torng and S. L. Xi and Y. Zhang and B. Zimmer}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={INVITED: A Modular Digital VLSI Flow for High-Productivity SoC Design}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={C++ languages;Tools;Object oriented modeling;Libraries;Hardware;Biological system modeling;Pipeline processing;High-Level Synthesis;VLSI Design;SoC Design;Machine Learning}, 
doi={10.1109/DAC.2018.8465897}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465826, 
author={H. Hu and Q. Zheng and Y. Wang and P. Li}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={HFMV: Hybridizing Formal Methods and Machine Learning for Verification of Analog and Mixed-Signal Circuits}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Uncertainty;Predictive models;Machine learning;Probabilistic logic;Integrated circuit modeling;Complexity theory;Robustness}, 
doi={10.1109/DAC.2018.8465826}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8465860, 
author={S. Angizi and Z. He and A. S. Rakin and D. Fan}, 
booktitle={2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)}, 
title={CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Convolution;Kernel;Feature extraction;Hardware;Integrated circuits;Magnetic tunneling;Random access memory}, 
doi={10.1109/DAC.2018.8465860}, 
ISSN={}, 
month={June},}

@ARTICLE{7123607, 
author={B. Querbach and R. Khanna and S. Puligundla and D. Blankenbeckler and J. Crop and P. Y. Chiang}, 
journal={IEEE Design Test}, 
title={Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC}, 
year={2016}, 
volume={33}, 
number={1}, 
pages={59-67}, 
keywords={built-in self test;circuit optimisation;failure analysis;fault diagnosis;integrated circuit reliability;integrated circuit testing;software architecture;system-on-chip;reusable BIST engine architecture;memory failure detection;memory failure autocorrection;IO debug;link training;power optimization;3D stacked SoC;software architecture;hardware architecture;software-assisted autorepair;memory cell defect repair;size 14 nm;Computer architecture;Built-in self-test;System-on-chip;Maintenance engineering;Microprocessors;Random access memory;March;gallop;I-BIST;MBIST;CPGC;DFT;validation;post package repair}, 
doi={10.1109/MDAT.2015.2445053}, 
ISSN={2168-2356}, 
month={Feb},}

@INPROCEEDINGS{7035340, 
author={B. Querbach and R. Khanna and D. Blankenbeckler and Y. Zhang and R. T. Anderson and D. G. Ellis and Z. T. Schoenborn and S. Deyati and P. Chiang}, 
booktitle={2014 International Test Conference}, 
title={A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time}, 
year={2014}, 
volume={}, 
number={}, 
pages={1-10}, 
keywords={built-in self test;DRAM chips;elemental semiconductors;logic testing;silicon;system-on-chip;three-dimensional integrated circuits;BIST;built-in self test;software assisted repair technology;IO debug;3D stacking;through-silicon-via;TSV;Intel SOC;converged-pattern-generator-checker;memory cell defects;wide-IO DRAM;size 14 nm;Si;Maintenance engineering;IP networks;Computer architecture;Software;Built-in self-test;Random access memory;Circuit faults;High speed IO;Memory IO;Memory Interface Training;Post Package Repair;Memory Array Test Engine;hardware/software calibration}, 
doi={10.1109/TEST.2014.7035340}, 
ISSN={1089-3539}, 
month={Oct},}