Day 0: Important Links
VSD-IAT

nickson-jose/vsdstdcelldesign: This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. (github.com)

To continue working on a particular run folder, <desired_tage> is the folder name:

prep -design <design_name> -tag <desired_tag>
Workshop Github material https://github.com/google/skywater-pdk https://github.com/nickson-jose/vsdstdcelldesign ttps://sourceforge.net/projects/ngspice/ https://github.com/ https://www.vlsisystemdesign.com/wp-content/uploads/2017/07/Introduction-to-Industrial-Physical-Design-Flow.pdf

Day 1
open lane directory structure

![image](https://github.com/user-attachments/assets/f781a17e-b9e8-461f-b77a-8454d8a0ff67)

![image](https://github.com/user-attachments/assets/ea4fe63a-768a-455c-ab1d-4c7d8f2fd657)

![image](https://github.com/user-attachments/assets/460962a4-1633-45fc-8f22-3bf55ac8ebcc)

![image](https://github.com/user-attachments/assets/2e24fea1-633d-4267-bb3d-467f649e1f7d)

![image](https://github.com/user-attachments/assets/fd2709db-b9bf-438d-a52a-fc00ab790c80)



