Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Narayanan, V., Datta, S., Cauwenberghs, G., Chiarulli, D., Levitan, S., Wong, P.","Video analytics using beyond CMOS devices",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800558,"","",,8,10.7873/DATE2014.357,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903842142&doi=10.7873%2fDATE2014.357&partnerID=40&md5=87cfd1f2e544957ec4a1df20854070f8",Conference Paper,Scopus,2-s2.0-84903842142
"Lee, H.W., Yoon, Y., Park, S., Oh, J.H., Hong, S., Liyanage, L.S., Wang, H., Morishita, S., Patil, N., Park, Y.J., Park, J.J., Spakowitz, A., Galli, G., Gygi, F., Wong, P.H.-S., Tok, J.B.-H., Kim, J.M., Bao, Z.","Selective dispersion of high purity semiconducting single-walled carbon nanotubes with regioregular poly(3-alkylthiophene)s",2011,"Nature Communications","2","1", 541,"","",,185,10.1038/ncomms1545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82555193248&doi=10.1038%2fncomms1545&partnerID=40&md5=282c332f20c352f68a28d90f10e247f9",Article,Scopus,2-s2.0-82555193248
"Wu, Y., Yu, S., Lee, B., Wong, P.","Low-power TiN/Al<inf>2</inf>O<inf>3</inf>/Pt resistive switching device with sub-20 A switching current and gradual resistance modulation",2011,"Journal of Applied Physics","110","9", 094104,"","",,38,10.1063/1.3657938,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81355132314&doi=10.1063%2f1.3657938&partnerID=40&md5=09bc8e07ea4a4a115867a9b958a49023",Article,Scopus,2-s2.0-81355132314
"Patil, N., Lin, A., Zhang, J.J., Wei, H., Anderson, K., Wong, P.H.-S., Mitra, S.","Scalable carbon nanotube computational and storage circuits immune to metallic and mispositioned carbon nanotubes",2011,"IEEE Transactions on Nanotechnology","10","4", 5570974,"744","750",,34,10.1109/TNANO.2010.2076323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960281144&doi=10.1109%2fTNANO.2010.2076323&partnerID=40&md5=abf7217388cffa92bcbab988d864cc21",Article,Scopus,2-s2.0-79960281144
"Zeng, X., Liu, B., Cao, Z., Tao, J., Wong, P.H.-S., Tang, P.","Intel LVS logic in CNT technology",2010,"Midwest Symposium on Circuits and Systems",,, 5548549,"13","16",,1,10.1109/MWSCAS.2010.5548549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956592892&doi=10.1109%2fMWSCAS.2010.5548549&partnerID=40&md5=867b9e6dd617ab73e9260448c61ad3a2",Conference Paper,Scopus,2-s2.0-77956592892
"Liu, B., Cao, Z., Tao, J., Zeng, X., Tang, P., Wong, P.H.-S.","Intel LVS logic as a combinational logic paradigm in CNT technology",2010,"Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2010",,, 5510922,"77","81",,1,10.1109/NANOARCH.2010.5510922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955736005&doi=10.1109%2fNANOARCH.2010.5510922&partnerID=40&md5=fd82981114be46798ddeb1afa4ec938f",Conference Paper,Scopus,2-s2.0-77955736005
"Krishnamohan, T., Jungemann, C., Kim, D., Ungersboeck, E., Selberherr, S., Pham, A.-T., Meinerzhagen, B., Wong, P., Nishi, Y., Saraswat, K.C.","High performance, uniaxially-strained, silicon and germanium, double-gate p-MOSFETs",2007,"Microelectronic Engineering","84","9-10",,"2063","2066",,26,10.1016/j.mee.2007.04.085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249090522&doi=10.1016%2fj.mee.2007.04.085&partnerID=40&md5=b08adceb3ae1dd304368683cf9372ba5",Article,Scopus,2-s2.0-34249090522
"Krishnamohan, T., Jungemann, C., Kim, D., Ungersboeck, E., Selberherr, S., Wong, P., Nishi, Y., Saraswat, K.","Theoretical investigation of performance in uniaxially- and biaxially-strained Si, SiGe and Ge double-gate p-MOSFETs",2006,"Technical Digest - International Electron Devices Meeting, IEDM",,, 4154373,"","",,8,10.1109/IEDM.2006.346938,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46049111464&doi=10.1109%2fIEDM.2006.346938&partnerID=40&md5=f8c10e090504faf49bbde8a88ae5c6c3",Conference Paper,Scopus,2-s2.0-46049111464
