// Seed: 3161624609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
  generate
    if (1) assign id_9 = id_8++;
  endgenerate
  wire id_11;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  tri1  id_5
);
  tri0 id_7 = 1;
  xnor (id_1, id_5, id_7, id_4, id_0, id_2);
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
