[2025-09-16 21:27:56] START suite=cs trace=streaming_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2736493 heartbeat IPC: 3.654 cumulative IPC: 3.654 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5246820 heartbeat IPC: 3.984 cumulative IPC: 3.812 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5246820 cumulative IPC: 3.812 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5246820 cumulative IPC: 3.812 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 18788024 heartbeat IPC: 0.7385 cumulative IPC: 0.7385 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 33722777 heartbeat IPC: 0.6696 cumulative IPC: 0.7023 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 49660718 heartbeat IPC: 0.6274 cumulative IPC: 0.6755 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 66744483 heartbeat IPC: 0.5854 cumulative IPC: 0.6504 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 82857195 heartbeat IPC: 0.6206 cumulative IPC: 0.6442 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 100742057 heartbeat IPC: 0.5591 cumulative IPC: 0.6283 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 119300907 heartbeat IPC: 0.5388 cumulative IPC: 0.6137 (Simulation time: 00 hr 11 min 43 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 138375721 heartbeat IPC: 0.5243 cumulative IPC: 0.6009 (Simulation time: 00 hr 13 min 32 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 157174783 heartbeat IPC: 0.5319 cumulative IPC: 0.5924 (Simulation time: 00 hr 15 min 20 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 170487175 cumulative IPC: 0.5866 (Simulation time: 00 hr 16 min 48 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 170487175 cumulative IPC: 0.5866 (Simulation time: 00 hr 16 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5866 instructions: 100000003 cycles: 170487175
CPU 0 Branch Prediction Accuracy: 99.62% MPKI: 0.06831 Average ROB Occupancy at Mispredict: 1.391e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0058
BRANCH_INDIRECT: 0.04855
BRANCH_CONDITIONAL: 0.01396
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 343476
LQ_STALL: 49368
SQ_STALL: 43414


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 220.90294
REPLAY_LOAD: 112.7461
NON_REPLAY_LOAD: 48.991447

== Total ==
ADDR_TRANS: 97860
REPLAY_LOAD: 79486
NON_REPLAY_LOAD: 166130

== Counts ==
ADDR_TRANS: 443
REPLAY_LOAD: 705
NON_REPLAY_LOAD: 3391

cpu0->cpu0_STLB TOTAL        ACCESS:    1606625 HIT:    1582597 MISS:      24028 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1606625 HIT:    1582597 MISS:      24028 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 401 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5207724 HIT:    4691291 MISS:     516433 MSHR_MERGE:         10
cpu0->cpu0_L2C LOAD         ACCESS:    4552394 HIT:    4249335 MISS:     303059 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:     249052 HIT:      86086 MISS:     162966 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     353876 HIT:     352187 MISS:       1689 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      52402 HIT:       3683 MISS:      48719 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12992689 HIT:    8232538 MISS:    4760151 MSHR_MERGE:     760949
cpu0->cpu0_L1I LOAD         ACCESS:   12992689 HIT:    8232538 MISS:    4760151 MSHR_MERGE:     760949
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23138759 HIT:   20637969 MISS:    2500790 MSHR_MERGE:    1646125
cpu0->cpu0_L1D LOAD         ACCESS:   14309125 HIT:   13118659 MISS:    1190466 MSHR_MERGE:     637271
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8771730 HIT:    7514330 MISS:    1257400 MSHR_MERGE:    1008332
cpu0->cpu0_L1D TRANSLATION  ACCESS:      57904 HIT:       4980 MISS:      52924 MSHR_MERGE:        522
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 67.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10658596 HIT:    9811035 MISS:     847561 MSHR_MERGE:     312270
cpu0->cpu0_ITLB LOAD         ACCESS:   10658596 HIT:    9811035 MISS:     847561 MSHR_MERGE:     312270
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.434 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22357195 HIT:   20995412 MISS:    1361783 MSHR_MERGE:     290449
cpu0->cpu0_DTLB LOAD         ACCESS:   22357195 HIT:   20995412 MISS:    1361783 MSHR_MERGE:     290449
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.74 cycles
cpu0->LLC TOTAL        ACCESS:     714239 HIT:     356392 MISS:     357847 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     303051 HIT:      63720 MISS:     239331 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     162962 HIT:      84370 MISS:      78592 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     199507 HIT:     198517 MISS:        990 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48719 HIT:       9785 MISS:      38934 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.09 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10344
  ROW_BUFFER_MISS:     346512
  AVG DBUS CONGESTED CYCLE: 5.486
Channel 0 WQ ROW_BUFFER_HIT:      16136
  ROW_BUFFER_MISS:      82090
  FULL:          0
Channel 0 REFRESHES ISSUED:      14207

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       946562       125617        19599        19868
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           32          177          704         7386
  STLB miss resolved @ L2C                0           36          318         1354         4133
  STLB miss resolved @ LLC                0           57          586         3641         7154
  STLB miss resolved @ MEM                0           40         1955         7593        29814

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146020        27498       566480         3793         1212
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            5           41          138          254
  STLB miss resolved @ L2C                1            6           52           99          100
  STLB miss resolved @ LLC                2            6           91          435          216
  STLB miss resolved @ MEM                4            5          157          636          962
[2025-09-16 21:44:44] END   suite=cs trace=streaming_phase1_core1 (rc=0)
