// Seed: 1581572820
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  assign id_0 = 1;
  reg id_3;
  reg id_4, id_5;
  reg id_6;
  logic id_7, id_8;
  assign id_5 = 1;
  type_15(
      1, 1'b0 - id_4 + 1'b0 ? 1 : 1, 1
  ); type_16(
      1
  );
  reg id_9, id_10;
  assign id_2 = 1;
  always begin
    id_9 <= id_6;
    @(posedge 1)
    if (1) begin
      id_3 <= 1 - 1;
    end
  end
  logic id_11 = id_1[1];
  always if (id_4) id_2 <= id_5;
endmodule
`define pp_3 0
