verilog work "../../Asgn3_P1/half_adder.v"
verilog work "../../Asgn3_P1/full_adder.v"
