$date
	Tue Jan  6 18:33:01 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bell_state $end
$var wire 32 ! state_11 [31:0] $end
$var wire 32 " state_10 [31:0] $end
$var wire 32 # state_01 [31:0] $end
$var wire 32 $ state_00 [31:0] $end
$var wire 2 % state [1:0] $end
$var wire 32 & prob_11 [31:0] $end
$var wire 32 ' prob_00 [31:0] $end
$var wire 1 ( done $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 1 + start $end
$var integer 32 , log_file [31:0] $end
$scope function fp_to_real $end
$var reg 32 - fp [31:0] $end
$upscope $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * rst_n $end
$var wire 1 + start $end
$var wire 2 . state [1:0] $end
$var wire 32 / state_00 [31:0] $end
$var wire 32 0 state_01 [31:0] $end
$var wire 32 1 state_10 [31:0] $end
$var wire 32 2 state_11 [31:0] $end
$var wire 32 3 qreg_11_out [31:0] $end
$var wire 32 4 qreg_11_in [31:0] $end
$var wire 32 5 qreg_10_out [31:0] $end
$var wire 32 6 qreg_10_in [31:0] $end
$var wire 32 7 qreg_01_out [31:0] $end
$var wire 32 8 qreg_01_in [31:0] $end
$var wire 32 9 qreg_00_out [31:0] $end
$var wire 32 : qreg_00_in [31:0] $end
$var wire 32 ; prob_11 [31:0] $end
$var wire 32 < prob_00 [31:0] $end
$var wire 1 = ov_prob_11 $end
$var wire 1 > ov_prob_00 $end
$var wire 1 ? h_overflow $end
$var wire 32 @ h_beta_out [31:0] $end
$var wire 32 A h_alpha_out [31:0] $end
$var wire 1 ( done $end
$var wire 32 B cnot_11_out [31:0] $end
$var wire 32 C cnot_10_out [31:0] $end
$var wire 32 D cnot_01_out [31:0] $end
$var wire 32 E cnot_00_out [31:0] $end
$var parameter 2 F APPLY_CNOT $end
$var parameter 2 G APPLY_H $end
$var parameter 2 H DONE $end
$var parameter 32 I FIXED_ONE $end
$var parameter 32 J FIXED_ZERO $end
$var parameter 2 K IDLE $end
$var reg 2 L current_state [1:0] $end
$var reg 2 M next_state [1:0] $end
$var reg 1 N qreg_load $end
$scope module cnot $end
$var wire 32 O state_00_out [31:0] $end
$var wire 32 P state_01_out [31:0] $end
$var wire 32 Q state_10_out [31:0] $end
$var wire 32 R state_11_out [31:0] $end
$var wire 32 S state_11_in [31:0] $end
$var wire 32 T state_10_in [31:0] $end
$var wire 32 U state_01_in [31:0] $end
$var wire 32 V state_00_in [31:0] $end
$upscope $end
$scope module h_gate $end
$var wire 1 ? overflow $end
$var wire 32 W sum [31:0] $end
$var wire 1 X overflow_sum $end
$var wire 1 Y overflow_mult_beta $end
$var wire 1 Z overflow_mult_alpha $end
$var wire 1 [ overflow_diff $end
$var wire 32 \ neg_beta [31:0] $end
$var wire 32 ] diff [31:0] $end
$var wire 32 ^ beta_out [31:0] $end
$var wire 32 _ beta_in [31:0] $end
$var wire 32 ` alpha_out [31:0] $end
$var wire 32 a alpha_in [31:0] $end
$var parameter 32 b INV_SQRT2 $end
$scope module add_inst $end
$var wire 33 c temp_sum [32:0] $end
$var wire 32 d b [31:0] $end
$var wire 32 e a [31:0] $end
$var reg 1 X overflow $end
$var reg 32 f sum [31:0] $end
$upscope $end
$scope module mult_alpha $end
$var wire 32 g a [31:0] $end
$var wire 32 h b [31:0] $end
$var wire 1 Z overflow $end
$var wire 64 i temp_product [63:0] $end
$var wire 32 j product [31:0] $end
$upscope $end
$scope module mult_beta $end
$var wire 32 k b [31:0] $end
$var wire 1 Y overflow $end
$var wire 64 l temp_product [63:0] $end
$var wire 32 m product [31:0] $end
$var wire 32 n a [31:0] $end
$upscope $end
$scope module sub_inst $end
$var wire 32 o b [31:0] $end
$var wire 33 p temp_sum [32:0] $end
$var wire 32 q a [31:0] $end
$var reg 1 [ overflow $end
$var reg 32 r sum [31:0] $end
$upscope $end
$upscope $end
$scope module prob_00_calc $end
$var wire 1 > overflow $end
$var wire 64 s temp_product [63:0] $end
$var wire 32 t product [31:0] $end
$var wire 32 u b [31:0] $end
$var wire 32 v a [31:0] $end
$upscope $end
$scope module prob_11_calc $end
$var wire 1 = overflow $end
$var wire 64 w temp_product [63:0] $end
$var wire 32 x product [31:0] $end
$var wire 32 y b [31:0] $end
$var wire 32 z a [31:0] $end
$upscope $end
$scope module qreg $end
$var wire 1 ) clk $end
$var wire 1 N load $end
$var wire 1 * rst_n $end
$var wire 32 { state_00_in [31:0] $end
$var wire 32 | state_01_in [31:0] $end
$var wire 32 } state_10_in [31:0] $end
$var wire 32 ~ state_11_in [31:0] $end
$var parameter 32 !" FIXED_ONE $end
$var parameter 32 "" FIXED_ZERO $end
$var reg 32 #" state_00_out [31:0] $end
$var reg 32 $" state_01_out [31:0] $end
$var reg 32 %" state_10_out [31:0] $end
$var reg 32 &" state_11_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 ""
b10000000000000000 !"
b1011010100000101 b
b0 K
b0 J
b10000000000000000 I
b11 H
b1 G
b10 F
$end
#0
$dumpvars
b0 &"
b0 %"
b0 $"
b10000000000000000 #"
b0 ~
b0 }
b0 |
b10000000000000000 {
b0 z
b0 y
b0 x
b0 w
b10000000000000000 v
b10000000000000000 u
b10000000000000000 t
b100000000000000000000000000000000 s
b10000000000000000 r
b10000000000000000 q
b10000000000000000 p
b0 o
b10000000000000000 n
b1011010100000101 m
b10110101000001010000000000000000 l
b1011010100000101 k
b1011010100000101 j
b10110101000001010000000000000000 i
b1011010100000101 h
b10000000000000000 g
b10000000000000000 f
b10000000000000000 e
b0 d
b10000000000000000 c
b10000000000000000 a
b1011010100000101 `
b0 _
b1011010100000101 ^
b10000000000000000 ]
b0 \
0[
0Z
0Y
0X
b10000000000000000 W
b10000000000000000 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b10000000000000000 O
0N
b0 M
b0 L
b10000000000000000 E
b0 D
b0 C
b0 B
b1011010100000101 A
b1011010100000101 @
0?
0>
0=
b10000000000000000 <
b0 ;
b10000000000000000 :
b10000000000000000 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b10000000000000000 /
b0 .
bx -
b10000000000000000000000000000011 ,
0+
0*
0)
0(
b10000000000000000 '
b0 &
b0 %
b10000000000000000 $
b0 #
b0 "
b0 !
$end
#5000
1)
#10000
0)
#15000
1)
#20000
0)
1*
#25000
1)
#30000
0)
#35000
1)
#40000
b1 M
0)
1+
b0 -
#45000
b10 M
1N
b1011010100000101 :
b1011010100000101 {
b1011010100000101 6
b1011010100000101 }
b1 %
b1 .
b1 L
1)
#50000
1N
b10 M
0)
0+
#55000
0?
b0 @
b0 ^
b0 m
b10000000000000000 A
b10000000000000000 `
b10000000000000000 j
b1000000000000000 '
b1000000000000000 <
b1000000000000000 t
b0 l
b0 ]
b0 n
b0 r
0[
b100000000000000000010010000110010 i
b10110101000001010 W
b10110101000001010 f
b10110101000001010 g
b11 M
1N
b0 6
b0 }
b1011010100000101 4
b1011010100000101 ~
b11111111111111110100101011111011 \
b11111111111111110100101011111011 o
b1011010100000101 B
b1011010100000101 R
b1011010100000101 "
b1011010100000101 1
b1011010100000101 5
b1011010100000101 T
b1011010100000101 _
b1011010100000101 d
b1011010100000101 %"
b10000000000000000001001000011001 s
b0 p
b10110101000001010 c
b1011010100000101 E
b1011010100000101 O
b1011010100000101 $
b1011010100000101 /
b1011010100000101 9
b1011010100000101 V
b1011010100000101 a
b1011010100000101 e
b1011010100000101 q
b1011010100000101 u
b1011010100000101 v
b1011010100000101 #"
b10 %
b10 .
b10 L
1)
#56000
b0 -
#60000
0)
#65000
0?
b1000000000000000 A
b1000000000000000 `
b1000000000000000 j
b1000000000000000 @
b1000000000000000 ^
b1000000000000000 m
0N
b1000000000000000 &
b1000000000000000 ;
b1000000000000000 x
b1011010100000101 6
b1011010100000101 }
b10000000000000000001001000011001 i
b1011010100000101 W
b1011010100000101 f
b1011010100000101 g
b10000000000000000001001000011001 l
b1011010100000101 ]
b1011010100000101 n
b1011010100000101 r
0[
b0 4
b0 ~
1(
b11 %
b11 .
b11 L
b10000000000000000001001000011001 w
b1011010100000101 C
b1011010100000101 Q
b1011010100000101 !
b1011010100000101 2
b1011010100000101 3
b1011010100000101 S
b1011010100000101 y
b1011010100000101 z
b1011010100000101 &"
b1011010100000101 c
b1011010100000101 p
b0 \
b0 o
b0 B
b0 R
b0 "
b0 1
b0 5
b0 T
b0 _
b0 d
b0 %"
1)
#66000
b1011010100000101 -
#70000
0)
#75000
1)
#80000
0)
#85000
1)
#90000
0)
#95000
1)
#100000
0)
#105000
1)
#110000
0)
#115000
b0 -
1)
