![Language](https://img.shields.io/badge/Language-Verilog-blue)
![Topics](https://img.shields.io/badge/Topic-VLSI-orange)
# 4-bit-Counter-Register

Simple synchronous 4-bit counter and minimal register file example.

Files:
- `counter_register.v`
- `counter_register_tb.v`

Simulate and synthesize on FPGA for practice.
