{"Source Block": ["hdl/projects/usdrx1/zc706/system_top.v@123:133@HdlIdDef", "  inout                   prc_sdo_i,\n  inout                   prc_sdo_q);\n\n  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], "Clone Blocks": [["hdl/projects/usdrx1/zc706/system_top.v@125:135", "\n  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@124:134", "  inout                   prc_sdo_q);\n\n  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"]], "Diff Content": {"Delete": [[128, "  wire    [ 4:0]  spi_csn;\n"]], "Add": []}}