// Seed: 3385583748
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    input wor id_5,
    output tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wire id_9,
    input wand id_10,
    output tri0 id_11,
    input wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    output tri id_17,
    output supply1 id_18,
    output uwire id_19,
    input tri1 id_20,
    output tri id_21,
    output uwire id_22,
    input supply0 id_23,
    input tri id_24,
    input tri id_25,
    input tri0 id_26,
    input supply1 id_27
);
  wire id_29;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1
    , id_10,
    input tri0 id_2,
    output wire id_3,
    output tri1 id_4,
    input wire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8
);
  assign id_10 = id_5;
  module_0(
      id_10,
      id_10,
      id_1,
      id_4,
      id_8,
      id_5,
      id_10,
      id_1,
      id_10,
      id_10,
      id_1,
      id_4,
      id_2,
      id_1,
      id_10,
      id_2,
      id_7,
      id_3,
      id_3,
      id_10,
      id_6,
      id_10,
      id_10,
      id_0,
      id_8,
      id_8,
      id_0,
      id_1
  );
endmodule
