Analysis & Synthesis report for a2dv2
Wed Jun 29 15:50:50 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |a2dv2|state_f
 12. State Machine - |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 21. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst
 22. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core
 23. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated
 24. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_4in3:auto_generated
 25. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem|altsyncram_uks3:auto_generated
 26. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem|altsyncram_vks3:auto_generated
 27. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem|altsyncram_0ls3:auto_generated
 28. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem|altsyncram_1ls3:auto_generated
 29. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem|altsyncram_2ls3:auto_generated
 30. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem|altsyncram_3ls3:auto_generated
 31. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem|altsyncram_4ls3:auto_generated
 32. Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem|altsyncram_5ls3:auto_generated
 33. Source assignments for sld_signaltap:auto_signaltap_0
 34. Source assignments for sld_signaltap:auto_signaltap_1
 35. Source assignments for sld_signaltap:auto_signaltap_2
 36. Source assignments for nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated
 37. Parameter Settings for User Entity Instance: Top-level Entity: |a2dv2
 38. Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
 39. Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst
 41. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 42. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 43. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_writedata_11
 44. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem
 45. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_read_12
 46. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_rblookup_h_12
 47. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 48. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 49. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 50. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18
 51. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19
 52. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14
 53. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14
 54. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14
 55. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 56. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem
 57. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
 58. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1
 59. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem
 60. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
 61. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2
 62. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem
 63. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
 64. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3
 65. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem
 66. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
 67. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4
 68. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem
 69. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
 70. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5
 71. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem
 72. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
 73. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6
 74. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem
 75. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
 76. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7
 77. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem
 78. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 79. Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 80. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 81. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 82. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2
 83. Parameter Settings for Inferred Entity Instance: nco:abc_inst|altsyncram:Mux11_rtl_0
 84. altpll Parameter Settings by Entity Instance
 85. altsyncram Parameter Settings by Entity Instance
 86. lpm_mult Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14"
 88. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14"
 89. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14"
 90. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19"
 91. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18"
 92. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14"
 93. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
 94. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
 95. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_rblookup_h_12"
 96. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_read_12"
 97. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_writedata_11"
 98. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core"
 99. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
100. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst"
101. Port Connectivity Checks: "fir_IP_0002:fir_ip_inst"
102. Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst"
103. Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"
104. SignalTap II Logic Analyzer Settings
105. Post-Synthesis Netlist Statistics for Top Partition
106. Elapsed Time Per Partition
107. Connections to In-System Debugging Instance "auto_signaltap_2"
108. Connections to In-System Debugging Instance "auto_signaltap_1"
109. Connections to In-System Debugging Instance "auto_signaltap_0"
110. Analysis & Synthesis Messages
111. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 29 15:50:50 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; a2dv2                                       ;
; Top-level Entity Name              ; a2dv2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,751                                       ;
;     Total combinational functions  ; 2,269                                       ;
;     Dedicated logic registers      ; 4,934                                       ;
; Total registers                    ; 4934                                        ;
; Total pins                         ; 332                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 64,816                                      ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; a2dv2              ; a2dv2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; nco.vhd                                                            ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd                                                            ;             ;
; a2d_data_a.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v                                                       ;             ;
; a2dv2.v                                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v                                                            ;             ;
; fir_IP/dspba_library_package.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd                                   ; fir_IP      ;
; fir_IP/dspba_library.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd                                           ; fir_IP      ;
; fir_IP/auk_dspip_math_pkg_hpfir.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd                                ; fir_IP      ;
; fir_IP/auk_dspip_lib_pkg_hpfir.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd                                 ; fir_IP      ;
; fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd             ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd             ; fir_IP      ;
; fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd                   ; fir_IP      ;
; fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd                 ; fir_IP      ;
; fir_IP/auk_dspip_roundsat_hpfir.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd                                ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_rm.hex                                 ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_rm.hex                                 ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm0.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm0.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm1.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm1.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm2.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm2.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm3.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm3.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm4.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm4.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm5.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm5.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm6.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm6.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm7.hex                      ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core_u0_m0_wo0_cm7.hex                      ; fir_IP      ;
; fir_IP/fir_IP_0002_rtl_core.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd                                    ; fir_IP      ;
; fir_IP/fir_IP_0002_ast.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd                                         ; fir_IP      ;
; fir_IP/fir_IP_0002.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd                                             ; fir_IP      ;
; debouncer.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd                                                      ;             ;
; PLL_200MHz.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v                                                       ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                      ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                  ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;             ;
; db/pll_200mhz_altpll.v                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_mdq3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_mdq3.tdf                                             ;             ;
; db/altsyncram_4in3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_4in3.tdf                                             ;             ;
; db/altsyncram_uks3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_uks3.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mult_6eu.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_6eu.tdf                                                    ;             ;
; db/altsyncram_vks3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_vks3.tdf                                             ;             ;
; db/altsyncram_0ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0ls3.tdf                                             ;             ;
; db/altsyncram_1ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ls3.tdf                                             ;             ;
; db/altsyncram_2ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_2ls3.tdf                                             ;             ;
; db/altsyncram_3ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_3ls3.tdf                                             ;             ;
; db/altsyncram_4ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_4ls3.tdf                                             ;             ;
; db/altsyncram_5ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ls3.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; db/altsyncram_cu14.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cu14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf                                                    ;             ;
; db/altsyncram_j124.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j124.tdf                                             ;             ;
; db/mux_1tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_1tc.tdf                                                     ;             ;
; db/cntr_thi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_thi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_1hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_1hi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf                                                    ;             ;
; db/altsyncram_au14.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_au14.tdf                                             ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_0tc.tdf                                                     ;             ;
; db/cntr_ugi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ugi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_0hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0hi.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld56d4e773/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; db/altsyncram_vvu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_vvu.tdf                                              ;             ;
; a2dv2.a2dv20.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a2dv2.a2dv20.rtl.mif                                            ;             ;
; db/altsyncram_ein3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ein3.tdf                                             ;             ;
; db/altsyncram_8ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_8ls3.tdf                                             ;             ;
; db/altsyncram_qln3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_qln3.tdf                                             ;             ;
; db/altsyncram_9ls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ls3.tdf                                             ;             ;
; db/altsyncram_als3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_als3.tdf                                             ;             ;
; db/altsyncram_bls3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_bls3.tdf                                             ;             ;
; db/altsyncram_lu14.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_lu14.tdf                                             ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_vsc.tdf                                                     ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_kgi.tdf                                                    ;             ;
; db/cntr_l6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_l6j.tdf                                                    ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_hgi.tdf                                                    ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                     ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                            ;             ;
; db/altsyncram_3124.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_3124.tdf                                             ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf                                                     ;             ;
; db/cntr_vgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_vgi.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf                                                    ;             ;
; db/altsyncram_fu14.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_fu14.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,751                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 2269                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 967                                                                                                  ;
;     -- 3 input functions                    ; 821                                                                                                  ;
;     -- <=2 input functions                  ; 481                                                                                                  ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 1719                                                                                                 ;
;     -- arithmetic mode                      ; 550                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 4934                                                                                                 ;
;     -- Dedicated logic registers            ; 4934                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 332                                                                                                  ;
; Total memory bits                           ; 64816                                                                                                ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 16                                                                                                   ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3586                                                                                                 ;
; Total fan-out                               ; 28629                                                                                                ;
; Average fan-out                             ; 3.47                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |a2dv2                                                                                                                                  ; 2269 (195)        ; 4934 (124)   ; 64816       ; 16           ; 0       ; 8         ; 332  ; 0            ; |a2dv2                                                                                                                                                                                                                                                                                                                                            ; a2dv2                                   ; work         ;
;    |PLL_200MHz:PLL_200MHz_inst|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                                                                                                 ; PLL_200MHz                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                                  ; work         ;
;          |PLL_200MHz_altpll:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated                                                                                                                                                                                                                                                        ; PLL_200MHz_altpll                       ; work         ;
;    |a2d_data_a:a2d_data_a_inst|                                                                                                         ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                                                                                                 ; a2d_data_a                              ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                       ; altsource_probe                         ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                        ; altsource_probe_body                    ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 40 (21)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                 ; altsource_probe_impl                    ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                       ; sld_rom_sr                              ; work         ;
;    |debouncer:debounce_sw17|                                                                                                            ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|debouncer:debounce_sw17                                                                                                                                                                                                                                                                                                                    ; debouncer                               ; work         ;
;    |fir_IP_0002:fir_ip_inst|                                                                                                            ; 287 (0)           ; 1746 (0)     ; 1072        ; 16           ; 0       ; 8         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst                                                                                                                                                                                                                                                                                                                    ; fir_IP_0002                             ; fir_ip       ;
;       |fir_IP_0002_ast:fir_IP_0002_ast_inst|                                                                                            ; 287 (0)           ; 1746 (0)     ; 1072        ; 16           ; 0       ; 8         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst                                                                                                                                                                                                                                                                               ; fir_IP_0002_ast                         ; fir_ip       ;
;          |auk_dspip_avalon_streaming_source_hpfir:source|                                                                               ; 0 (0)             ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                ; auk_dspip_avalon_streaming_source_hpfir ; fir_ip       ;
;          |fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                        ; 287 (286)         ; 1712 (287)   ; 1072        ; 16           ; 0       ; 8         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                         ; fir_IP_0002_rtl_core                    ; fir_ip       ;
;             |altsyncram:rm_dmem|                                                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem                                                                                                                                                                                                      ; altsyncram                              ; work         ;
;                |altsyncram_mdq3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated                                                                                                                                                                       ; altsyncram_mdq3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm0_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_uks3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem|altsyncram_uks3:auto_generated                                                                                                                                                            ; altsyncram_uks3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm1_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_vks3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem|altsyncram_vks3:auto_generated                                                                                                                                                            ; altsyncram_vks3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm2_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_0ls3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem|altsyncram_0ls3:auto_generated                                                                                                                                                            ; altsyncram_0ls3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm3_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_1ls3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem|altsyncram_1ls3:auto_generated                                                                                                                                                            ; altsyncram_1ls3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm4_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_2ls3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem|altsyncram_2ls3:auto_generated                                                                                                                                                            ; altsyncram_2ls3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm5_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_3ls3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem|altsyncram_3ls3:auto_generated                                                                                                                                                            ; altsyncram_3ls3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm6_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_4ls3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem|altsyncram_4ls3:auto_generated                                                                                                                                                            ; altsyncram_4ls3                         ; work         ;
;             |altsyncram:u0_m0_wo0_cm7_dmem|                                                                                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_5ls3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem|altsyncram_5ls3:auto_generated                                                                                                                                                            ; altsyncram_5ls3                         ; work         ;
;             |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                    ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                                                  ; altsyncram                              ; work         ;
;                |altsyncram_4in3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_4in3:auto_generated                                                                                                                                                   ; altsyncram_4in3                         ; work         ;
;             |dspba_delay:d_busIn_read_12|                                                                                               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_read_12                                                                                                                                                                                             ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_busIn_writedata_11|                                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_writedata_11                                                                                                                                                                                        ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14                                                                                                                                                                            ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_rblookup_h_12|                                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_rblookup_h_12                                                                                                                                                                                             ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_18|                                                                                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_19|                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:d_xIn_0_14|                                                                                                    ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14                                                                                                                                                                                                  ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_memread|                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                           ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr2|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr3|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr4|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr5|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr6|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                      ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                                                                                    ; dspba_delay                             ; fir_ip       ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_2_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_2_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_3_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_3_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_5_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_5_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_6_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_6_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                |mult_6eu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_6eu:auto_generated                                                                                                                                                      ; mult_6eu                                ; work         ;
;    |nco:abc_inst|                                                                                                                       ; 21 (21)           ; 21 (21)      ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|nco:abc_inst                                                                                                                                                                                                                                                                                                                               ; nco                                     ; work         ;
;       |altsyncram:Mux11_rtl_0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|nco:abc_inst|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                                                        ; altsyncram                              ; work         ;
;          |altsyncram_vvu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_vvu                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 253 (1)           ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 252 (0)           ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 252 (0)           ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 252 (1)           ; 154 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 251 (0)           ; 146 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 251 (207)         ; 146 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 340 (2)           ; 451 (30)     ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 338 (0)           ; 421 (0)      ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 338 (88)          ; 421 (134)    ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_cu14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated                                                                                                                                                 ; altsyncram_cu14                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 37 (1)            ; 91 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)            ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 76 (9)            ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
;    |sld_signaltap:auto_signaltap_1|                                                                                                     ; 691 (2)           ; 1633 (220)   ; 56320       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 689 (0)           ; 1413 (0)     ; 56320       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 689 (88)          ; 1413 (518)   ; 56320       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 56320       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_j124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 56320       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j124:auto_generated                                                                                                                                                 ; altsyncram_j124                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 259 (1)           ; 566 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 220 (0)           ; 550 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 330 (330)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 220 (0)           ; 220 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 38 (38)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 186 (10)          ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_thi:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_thi:auto_generated                                                             ; cntr_thi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_1hi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated                                                                            ; cntr_1hi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 110 (110)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
;    |sld_signaltap:auto_signaltap_2|                                                                                                     ; 416 (2)           ; 758 (84)     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 414 (0)           ; 674 (0)      ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 414 (88)          ; 674 (240)    ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)            ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_au14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                                 ; altsyncram_au14                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 50 (50)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 100 (1)           ; 226 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 84 (0)            ; 210 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 84 (0)            ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (15)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 100 (9)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_ugi:auto_generated|                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ugi:auto_generated                                                             ; cntr_ugi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; cntr_05j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_0hi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_0hi:auto_generated                                                                            ; cntr_0hi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 42 (42)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|ALTSYNCRAM                       ; M9K  ; Single Port      ; 32           ; 16           ; --           ; --           ; 512   ; fir_IP_0002_rtl_core_rm.hex            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem|altsyncram_uks3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm0.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem|altsyncram_vks3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm1.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem|altsyncram_0ls3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm2.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem|altsyncram_1ls3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm3.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem|altsyncram_2ls3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm4.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem|altsyncram_3ls3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm5.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem|altsyncram_4ls3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm6.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem|altsyncram_5ls3:auto_generated|ALTSYNCRAM            ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; fir_IP_0002_rtl_core_u0_m0_wo0_cm7.hex ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_4in3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 4            ; 12           ; 4            ; 12           ; 48    ; None                                   ;
; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; ROM              ; 256          ; 11           ; --           ; --           ; 2816  ; a2dv2.a2dv20.rtl.mif                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920  ; None                                   ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 110          ; 512          ; 110          ; 56320 ; None                                   ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 42           ; 64           ; 42           ; 2688  ; None                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL                       ; 16.0    ; N/A          ; N/A          ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                          ; PLL_200MHz.v    ;
; Altera ; In-System Sources and Probes ; 16.0    ; N/A          ; N/A          ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                          ; a2d_data_a.v    ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |a2dv2|state_f                                            ;
+---------------------+------------+---------------------+------------------+
; Name                ; state_f.00 ; state_f.WRITE_COEFF ; state_f.COUNT_ON ;
+---------------------+------------+---------------------+------------------+
; state_f.00          ; 0          ; 0                   ; 0                ;
; state_f.COUNT_ON    ; 1          ; 0                   ; 1                ;
; state_f.WRITE_COEFF ; 1          ; 1                   ; 0                ;
+---------------------+------------+---------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |a2dv2|fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca7_i[0]               ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca7_i[1]               ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]        ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]        ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2] ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0] ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1] ; yes                                                              ; yes                                        ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3] ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a2da_data[13]                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[13]                                                                                                                                                       ; Lost fanout                                                                                                                                                                             ;
; a2da_data[12]                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[12]                                                                                                                                                       ; Lost fanout                                                                                                                                                                             ;
; a2da_data[11]                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[11]                                                                                                                                                       ; Lost fanout                                                                                                                                                                             ;
; a2da_data[10]                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[10]                                                                                                                                                       ; Lost fanout                                                                                                                                                                             ;
; a2da_data[9]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[9]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[8]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[8]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[7]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[7]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[6]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[6]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[5]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[5]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[4]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[4]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[3]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[3]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[2]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[1]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; a2da_data[0]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                    ;
; per_a2da_d[0]                                                                                                                                                        ; Lost fanout                                                                                                                                                                             ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec0_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[1]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec1_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[1]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec2_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[1]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec5_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[1]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec6_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[1]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec7_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[1]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec0_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[0]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec1_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[0]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec3_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[0]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec5_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[0]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec6_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_q[0]                                            ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]              ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec4_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec2_q[0]                                      ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec7_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec2_q[0]                                      ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec4_q[1]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_dec3_q[1]                                      ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                               ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]              ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0] ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[1][0] ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0] ; Merged with fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0] ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]  ; Lost fanout                                                                                                                                                                             ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                             ; Lost fanout                                                                                                                                                                             ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                             ; Lost fanout                                                                                                                                                                             ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                              ; Lost fanout                                                                                                                                                                             ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                            ; Lost fanout                                                                                                                                                                             ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                              ; Lost fanout                                                                                                                                                                             ;
; temp[20..31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                             ;
; Total Number of Removed Registers = 67                                                                                                                               ;                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; temp[31]                                                                                                                  ; Lost Fanouts              ; temp[30], temp[29], temp[28], temp[27], temp[26], temp[25], temp[24], temp[23], temp[22], temp[21],                              ;
;                                                                                                                           ;                           ; temp[20]                                                                                                                         ;
; a2da_data[13]                                                                                                             ; Stuck at GND              ; per_a2da_d[13]                                                                                                                   ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[12]                                                                                                             ; Stuck at GND              ; per_a2da_d[12]                                                                                                                   ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[11]                                                                                                             ; Stuck at GND              ; per_a2da_d[11]                                                                                                                   ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[10]                                                                                                             ; Stuck at GND              ; per_a2da_d[10]                                                                                                                   ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[9]                                                                                                              ; Stuck at GND              ; per_a2da_d[9]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[8]                                                                                                              ; Stuck at GND              ; per_a2da_d[8]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[7]                                                                                                              ; Stuck at GND              ; per_a2da_d[7]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[6]                                                                                                              ; Stuck at GND              ; per_a2da_d[6]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[5]                                                                                                              ; Stuck at GND              ; per_a2da_d[5]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[4]                                                                                                              ; Stuck at GND              ; per_a2da_d[4]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[3]                                                                                                              ; Stuck at GND              ; per_a2da_d[3]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[2]                                                                                                              ; Stuck at GND              ; per_a2da_d[2]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[1]                                                                                                              ; Stuck at GND              ; per_a2da_d[1]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; a2da_data[0]                                                                                                              ; Stuck at GND              ; per_a2da_d[0]                                                                                                                    ;
;                                                                                                                           ; due to stuck port clock   ;                                                                                                                                  ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0] ; Stuck at GND              ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0] ;
;                                                                                                                           ; due to stuck port data_in ;                                                                                                                                  ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1          ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4934  ;
; Number of registers using Synchronous Clear  ; 147   ;
; Number of registers using Synchronous Load   ; 209   ;
; Number of registers using Asynchronous Clear ; 2811  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2766  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                                                                                                                                  ; 2       ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                                                                                                                                                                  ; 2       ;
; temp[0]                                                                                                                                                                                                                                                                                                                         ; 2       ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                                                                    ; 3       ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                                                                    ; 2       ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                                                                             ; 6       ;
; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 34                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                  ;
+-----------------------------+--------------------------+------+
; Register Name               ; Megafunction             ; Type ;
+-----------------------------+--------------------------+------+
; nco:abc_inst|cos_out[0..10] ; nco:abc_inst|Mux11_rtl_0 ; ROM  ;
+-----------------------------+--------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |a2dv2|debouncer:debounce_sw17|count[4]                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |a2dv2|async_counter[4]                                                                                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |a2dv2|i[2]                                                                                                                                                                                                                                 ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |a2dv2|Selector2                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                  ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                  ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                              ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca7_i[1]                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca7_i[0]                                                              ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_4in3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem|altsyncram_uks3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem|altsyncram_vks3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem|altsyncram_0ls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem|altsyncram_1ls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem|altsyncram_2ls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem|altsyncram_3ls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem|altsyncram_4ls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem|altsyncram_5ls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_2 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |a2dv2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                              ;
; COUNT_ON       ; 01    ; Unsigned Binary                              ;
; WRITE_COEFF    ; 10    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; a2da            ; String                                                                ;
; probe_width             ; 14              ; Signed Integer                                                        ;
; source_width            ; 1               ; Signed Integer                                                        ;
; source_initial_value    ;  0              ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_200MHz ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 4                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_200MHz_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                 ;
+---------------------+--------------+----------------------------------------------------------------------+
; INWIDTH             ; 12           ; Signed Integer                                                       ;
; OUT_WIDTH_UNTRIMMED ; 33           ; Signed Integer                                                       ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                       ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                       ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                               ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                       ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                               ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                       ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                       ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                       ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                       ;
; OUTPUTFIFODEPTH     ; 8            ; Signed Integer                                                       ;
; USE_PACKETS         ; 0            ; Signed Integer                                                       ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                       ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                           ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                       ;
; NUMCHANS            ; 1            ; Signed Integer                                                       ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                               ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                       ;
+---------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 12    ; Signed Integer                                                                                                             ;
; data_width      ; 12    ; Signed Integer                                                                                                             ;
; data_port_count ; 1     ; Signed Integer                                                                                                             ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 33    ; Signed Integer                                                                                                           ;
; data_width            ; 33    ; Signed Integer                                                                                                           ;
; data_port_count       ; 1     ; Signed Integer                                                                                                           ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                           ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                           ;
; have_counter_g        ; false ; Enumerated                                                                                                               ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                           ;
; use_packets           ; 0     ; Signed Integer                                                                                                           ;
; enable_backpressure_g ; false ; Enumerated                                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_writedata_11 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                            ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                          ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                                         ;
; WIDTH_B                            ; 1                           ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 1                           ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 0                           ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                         ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_rm.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_mdq3             ; Untyped                                                                                                         ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_read_12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_rblookup_h_12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                              ;
; depth          ; 4     ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                      ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4in3      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm0.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_uks3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm1.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_vks3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm2.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0ls3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm3.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_1ls3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm4.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2ls3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm5.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_3ls3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm6.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_4ls3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                              ;
; depth          ; 16    ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                     ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 2                                      ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4                                      ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                         ;
; INIT_FILE                          ; fir_IP_0002_rtl_core_u0_m0_wo0_cm7.hex ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                                 ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5ls3                        ; Untyped                                                                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 33    ; Signed Integer                                                                                                                                      ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                      ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                              ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                      ;
; rem_msb_type_g ; trunc ; String                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 15                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 15                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                  ; Untyped        ;
; sld_sample_depth                                ; 128                                                                ; Untyped        ;
; sld_segment_size                                ; 128                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                               ; String         ;
; sld_inversion_mask_length                       ; 66                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 15                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 110                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 110                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 353                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 110                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334530                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 42                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 146                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 42                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nco:abc_inst|altsyncram:Mux11_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 11                   ; Untyped                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; a2dv2.a2dv20.rtl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_vvu       ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                        ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 12                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 12                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
; Entity Instance                           ; nco:abc_inst|altsyncram:Mux11_rtl_0                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                       ;
;     -- WIDTH_A                            ; 11                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                                                                                             ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_rblookup_h_12" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_read_12" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_writedata_11" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; xout_c[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                            ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst"                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_sink_sop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_sink_eop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_ready   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_source_sop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_eop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_IP_0002:fir_ip_inst"                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_error  ; Input  ; Info     ; Stuck at GND                                                                        ;
; coeff_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; coeff_out_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst" ;
+--------+--------+----------+---------------------------+
; Port   ; Type   ; Severity ; Details                   ;
+--------+--------+----------+---------------------------+
; locked ; Output ; Info     ; Explicitly unconnected    ;
+--------+--------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst" ;
+--------+--------+----------+---------------------------+
; Port   ; Type   ; Severity ; Details                   ;
+--------+--------+----------+---------------------------+
; source ; Output ; Info     ; Explicitly unconnected    ;
+--------+--------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 15                  ; 15               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 110                 ; 110              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; auto_signaltap_2 ; 42                  ; 42               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 455                         ;
; cycloneiii_ff         ; 1938                        ;
;     CLR               ; 353                         ;
;     ENA               ; 79                          ;
;     ENA CLR           ; 1375                        ;
;     ENA CLR SLD       ; 33                          ;
;     ENA SCLR          ; 26                          ;
;     plain             ; 72                          ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 569                         ;
;     arith             ; 341                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 275                         ;
;     normal            ; 228                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 139                         ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 167                         ;
;                       ;                             ;
; Max LUT depth         ; 4.90                        ;
; Average LUT depth     ; 1.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_2"                                                                                                                                                                                                                                                       ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                            ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_200                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0]                                                                         ; N/A     ;
; coeff_in_address[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[0]                                                                                                                                                          ; N/A     ;
; coeff_in_address[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[0]                                                                                                                                                          ; N/A     ;
; coeff_in_address[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[1]                                                                                                                                                          ; N/A     ;
; coeff_in_address[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[1]                                                                                                                                                          ; N/A     ;
; coeff_in_address[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[2]                                                                                                                                                          ; N/A     ;
; coeff_in_address[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[2]                                                                                                                                                          ; N/A     ;
; coeff_in_address[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[3]                                                                                                                                                          ; N/A     ;
; coeff_in_address[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[3]                                                                                                                                                          ; N/A     ;
; coeff_in_address[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[4]                                                                                                                                                          ; N/A     ;
; coeff_in_address[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_address[4]                                                                                                                                                          ; N/A     ;
; coeff_in_areset                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_areset                                                                                                                                                              ; N/A     ;
; coeff_in_areset                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_areset                                                                                                                                                              ; N/A     ;
; coeff_in_data[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[0]                                                                                                                                                             ; N/A     ;
; coeff_in_data[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[0]                                                                                                                                                             ; N/A     ;
; coeff_in_data[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[10]                                                                                                                                                            ; N/A     ;
; coeff_in_data[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[10]                                                                                                                                                            ; N/A     ;
; coeff_in_data[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[11]                                                                                                                                                            ; N/A     ;
; coeff_in_data[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[11]                                                                                                                                                            ; N/A     ;
; coeff_in_data[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[12]                                                                                                                                                            ; N/A     ;
; coeff_in_data[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[12]                                                                                                                                                            ; N/A     ;
; coeff_in_data[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[13]                                                                                                                                                            ; N/A     ;
; coeff_in_data[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[13]                                                                                                                                                            ; N/A     ;
; coeff_in_data[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[14]                                                                                                                                                            ; N/A     ;
; coeff_in_data[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[14]                                                                                                                                                            ; N/A     ;
; coeff_in_data[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[15]                                                                                                                                                            ; N/A     ;
; coeff_in_data[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[15]                                                                                                                                                            ; N/A     ;
; coeff_in_data[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[1]                                                                                                                                                             ; N/A     ;
; coeff_in_data[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[1]                                                                                                                                                             ; N/A     ;
; coeff_in_data[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[2]                                                                                                                                                             ; N/A     ;
; coeff_in_data[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[2]                                                                                                                                                             ; N/A     ;
; coeff_in_data[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[3]                                                                                                                                                             ; N/A     ;
; coeff_in_data[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[3]                                                                                                                                                             ; N/A     ;
; coeff_in_data[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[4]                                                                                                                                                             ; N/A     ;
; coeff_in_data[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[4]                                                                                                                                                             ; N/A     ;
; coeff_in_data[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[5]                                                                                                                                                             ; N/A     ;
; coeff_in_data[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[5]                                                                                                                                                             ; N/A     ;
; coeff_in_data[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[6]                                                                                                                                                             ; N/A     ;
; coeff_in_data[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[6]                                                                                                                                                             ; N/A     ;
; coeff_in_data[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[7]                                                                                                                                                             ; N/A     ;
; coeff_in_data[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[7]                                                                                                                                                             ; N/A     ;
; coeff_in_data[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[8]                                                                                                                                                             ; N/A     ;
; coeff_in_data[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[8]                                                                                                                                                             ; N/A     ;
; coeff_in_data[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[9]                                                                                                                                                             ; N/A     ;
; coeff_in_data[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_data[9]                                                                                                                                                             ; N/A     ;
; debouncer:debounce_sw17|o                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debouncer:debounce_sw17|o                                                                                                                                                    ; N/A     ;
; debouncer:debounce_sw17|o                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debouncer:debounce_sw17|o                                                                                                                                                    ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_in_we[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_we[0]                                                                                                                                                               ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_in_we[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_in_we[0]                                                                                                                                                               ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[0]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[0]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[10] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[10] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[11] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[11] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[12] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[12] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[13] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[13] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[14] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[14] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[15] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[15] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[1]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[1]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[2]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[2]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[3]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[3]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[4]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[4]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[5]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[5]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[6]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[6]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[7]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[7]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[8]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[8]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[9]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated|q_a[9]  ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_valid[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_valid_q[0]                                       ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_valid[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_valid_q[0]                                       ; N/A     ;
; switch_prev                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch_prev                                                                                                                                                                  ; N/A     ;
; switch_prev                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch_prev                                                                                                                                                                  ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
; auto_signaltap_2|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                          ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                                 ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                      ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_200                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0]                                   ; N/A     ;
; CLOCK_50                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                               ; N/A     ;
; CLOCK_50                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                               ; N/A     ;
; DFF_ast_source_data[0]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[0]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[0]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[0]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[10]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[10]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[10]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[10]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[11]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[11]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[11]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[11]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[12]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[12]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[12]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[12]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[13]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[13]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[13]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[13]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[14]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[14]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[14]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[14]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[15]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[15]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[15]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[15]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[16]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[16]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[16]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[16]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[17]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[17]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[17]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[17]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[18]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[18]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[18]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[18]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[19]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[19]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[19]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[19]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[1]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[1]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[1]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[1]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[20]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[20]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[20]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[20]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[21]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[21]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[21]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[21]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[22]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[22]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[22]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[22]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[23]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[23]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[23]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[23]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[24]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[24]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[24]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[24]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[25]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[25]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[25]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[25]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[26]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[26]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[26]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[26]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[27]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[27]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[27]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[27]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[28]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[28]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[28]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[28]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[29]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[29]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[29]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[29]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[2]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[2]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[2]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[2]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[30]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[30]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[30]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[30]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[31]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[31]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[31]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[31]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[32]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[32]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[32]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[32]~reg0                                                                                                           ; N/A     ;
; DFF_ast_source_data[3]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[3]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[3]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[3]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[4]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[4]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[4]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[4]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[5]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[5]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[5]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[5]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[6]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[6]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[6]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[6]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[7]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[7]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[7]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[7]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[8]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[8]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[8]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[8]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[9]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[9]~reg0                                                                                                            ; N/A     ;
; DFF_ast_source_data[9]~reg0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DFF_ast_source_data[9]~reg0                                                                                                            ; N/A     ;
; NCO_OUT[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a0                                                         ; N/A     ;
; NCO_OUT[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a0                                                         ; N/A     ;
; NCO_OUT[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a10                                                        ; N/A     ;
; NCO_OUT[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a10                                                        ; N/A     ;
; NCO_OUT[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|cos_out[11]                                                                                                               ; N/A     ;
; NCO_OUT[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|cos_out[11]                                                                                                               ; N/A     ;
; NCO_OUT[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a1                                                         ; N/A     ;
; NCO_OUT[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a1                                                         ; N/A     ;
; NCO_OUT[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a2                                                         ; N/A     ;
; NCO_OUT[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a2                                                         ; N/A     ;
; NCO_OUT[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a3                                                         ; N/A     ;
; NCO_OUT[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a3                                                         ; N/A     ;
; NCO_OUT[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a4                                                         ; N/A     ;
; NCO_OUT[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a4                                                         ; N/A     ;
; NCO_OUT[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a5                                                         ; N/A     ;
; NCO_OUT[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a5                                                         ; N/A     ;
; NCO_OUT[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a6                                                         ; N/A     ;
; NCO_OUT[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a6                                                         ; N/A     ;
; NCO_OUT[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a7                                                         ; N/A     ;
; NCO_OUT[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a7                                                         ; N/A     ;
; NCO_OUT[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a8                                                         ; N/A     ;
; NCO_OUT[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a8                                                         ; N/A     ;
; NCO_OUT[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a9                                                         ; N/A     ;
; NCO_OUT[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a9                                                         ; N/A     ;
; ast_source_data[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                ; N/A     ;
; ast_source_data[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                ; N/A     ;
; ast_source_data[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]               ; N/A     ;
; ast_source_data[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]               ; N/A     ;
; ast_source_data[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]               ; N/A     ;
; ast_source_data[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]               ; N/A     ;
; ast_source_data[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]               ; N/A     ;
; ast_source_data[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]               ; N/A     ;
; ast_source_data[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]               ; N/A     ;
; ast_source_data[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]               ; N/A     ;
; ast_source_data[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]               ; N/A     ;
; ast_source_data[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]               ; N/A     ;
; ast_source_data[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]               ; N/A     ;
; ast_source_data[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]               ; N/A     ;
; ast_source_data[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]               ; N/A     ;
; ast_source_data[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]               ; N/A     ;
; ast_source_data[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]               ; N/A     ;
; ast_source_data[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]               ; N/A     ;
; ast_source_data[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]               ; N/A     ;
; ast_source_data[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]               ; N/A     ;
; ast_source_data[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]               ; N/A     ;
; ast_source_data[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]               ; N/A     ;
; ast_source_data[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                ; N/A     ;
; ast_source_data[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                ; N/A     ;
; ast_source_data[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]               ; N/A     ;
; ast_source_data[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]               ; N/A     ;
; ast_source_data[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]               ; N/A     ;
; ast_source_data[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]               ; N/A     ;
; ast_source_data[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]               ; N/A     ;
; ast_source_data[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]               ; N/A     ;
; ast_source_data[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]               ; N/A     ;
; ast_source_data[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]               ; N/A     ;
; ast_source_data[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]               ; N/A     ;
; ast_source_data[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]               ; N/A     ;
; ast_source_data[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]               ; N/A     ;
; ast_source_data[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]               ; N/A     ;
; ast_source_data[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]               ; N/A     ;
; ast_source_data[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]               ; N/A     ;
; ast_source_data[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]               ; N/A     ;
; ast_source_data[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]               ; N/A     ;
; ast_source_data[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]               ; N/A     ;
; ast_source_data[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]               ; N/A     ;
; ast_source_data[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]               ; N/A     ;
; ast_source_data[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]               ; N/A     ;
; ast_source_data[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                ; N/A     ;
; ast_source_data[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                ; N/A     ;
; ast_source_data[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]               ; N/A     ;
; ast_source_data[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]               ; N/A     ;
; ast_source_data[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]               ; N/A     ;
; ast_source_data[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]               ; N/A     ;
; ast_source_data[32]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[32]               ; N/A     ;
; ast_source_data[32]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[32]               ; N/A     ;
; ast_source_data[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                ; N/A     ;
; ast_source_data[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                ; N/A     ;
; ast_source_data[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                ; N/A     ;
; ast_source_data[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                ; N/A     ;
; ast_source_data[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                ; N/A     ;
; ast_source_data[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                ; N/A     ;
; ast_source_data[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                ; N/A     ;
; ast_source_data[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                ; N/A     ;
; ast_source_data[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                ; N/A     ;
; ast_source_data[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                ; N/A     ;
; ast_source_data[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                ; N/A     ;
; ast_source_data[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                ; N/A     ;
; ast_source_data[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                ; N/A     ;
; ast_source_data[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                ; N/A     ;
; ast_source_error[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; ast_source_error[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; ast_source_error[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; ast_source_error[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; ast_source_valid                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                 ; N/A     ;
; ast_source_valid                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                 ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[0]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[0]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[10]                                                                                                                          ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[10]                                                                                                                          ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[11]                                                                                                                          ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[11]                                                                                                                          ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[1]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[1]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[2]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[2]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[3]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[3]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[4]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[4]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[5]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[5]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[6]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[6]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[7]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[7]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[8]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[8]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[9]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[9]                                                                                                                           ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_error[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                    ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_error[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                    ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_error[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                    ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_error[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                    ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_valid     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ast_sink_valid                                                                                                                         ; N/A     ;
; fir_IP_0002:fir_ip_inst|ast_sink_valid     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ast_sink_valid                                                                                                                         ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_valid[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_valid_q[0] ; N/A     ;
; fir_IP_0002:fir_ip_inst|coeff_out_valid[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|rblookup_valid_q[0] ; N/A     ;
; l_NCO_OUT[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[0]                                                                                                                           ; N/A     ;
; l_NCO_OUT[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[0]                                                                                                                           ; N/A     ;
; l_NCO_OUT[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[10]                                                                                                                          ; N/A     ;
; l_NCO_OUT[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[10]                                                                                                                          ; N/A     ;
; l_NCO_OUT[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[11]                                                                                                                          ; N/A     ;
; l_NCO_OUT[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[11]                                                                                                                          ; N/A     ;
; l_NCO_OUT[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[1]                                                                                                                           ; N/A     ;
; l_NCO_OUT[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[1]                                                                                                                           ; N/A     ;
; l_NCO_OUT[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[2]                                                                                                                           ; N/A     ;
; l_NCO_OUT[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[2]                                                                                                                           ; N/A     ;
; l_NCO_OUT[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[3]                                                                                                                           ; N/A     ;
; l_NCO_OUT[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[3]                                                                                                                           ; N/A     ;
; l_NCO_OUT[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[4]                                                                                                                           ; N/A     ;
; l_NCO_OUT[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[4]                                                                                                                           ; N/A     ;
; l_NCO_OUT[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[5]                                                                                                                           ; N/A     ;
; l_NCO_OUT[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[5]                                                                                                                           ; N/A     ;
; l_NCO_OUT[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[6]                                                                                                                           ; N/A     ;
; l_NCO_OUT[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[6]                                                                                                                           ; N/A     ;
; l_NCO_OUT[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[7]                                                                                                                           ; N/A     ;
; l_NCO_OUT[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[7]                                                                                                                           ; N/A     ;
; l_NCO_OUT[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[8]                                                                                                                           ; N/A     ;
; l_NCO_OUT[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[8]                                                                                                                           ; N/A     ;
; l_NCO_OUT[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[9]                                                                                                                           ; N/A     ;
; l_NCO_OUT[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; l_NCO_OUT[9]                                                                                                                           ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_1|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                    ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                               ; Details                                                                                  ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; NCO_OUT[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a0  ; N/A                                                                                      ;
; NCO_OUT[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a0  ; N/A                                                                                      ;
; NCO_OUT[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a10 ; N/A                                                                                      ;
; NCO_OUT[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a10 ; N/A                                                                                      ;
; NCO_OUT[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|cos_out[11]                                                        ; N/A                                                                                      ;
; NCO_OUT[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|cos_out[11]                                                        ; N/A                                                                                      ;
; NCO_OUT[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a1  ; N/A                                                                                      ;
; NCO_OUT[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a1  ; N/A                                                                                      ;
; NCO_OUT[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a2  ; N/A                                                                                      ;
; NCO_OUT[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a2  ; N/A                                                                                      ;
; NCO_OUT[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a3  ; N/A                                                                                      ;
; NCO_OUT[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a3  ; N/A                                                                                      ;
; NCO_OUT[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a4  ; N/A                                                                                      ;
; NCO_OUT[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a4  ; N/A                                                                                      ;
; NCO_OUT[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a5  ; N/A                                                                                      ;
; NCO_OUT[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a5  ; N/A                                                                                      ;
; NCO_OUT[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a6  ; N/A                                                                                      ;
; NCO_OUT[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a6  ; N/A                                                                                      ;
; NCO_OUT[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a7  ; N/A                                                                                      ;
; NCO_OUT[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a7  ; N/A                                                                                      ;
; NCO_OUT[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a8  ; N/A                                                                                      ;
; NCO_OUT[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a8  ; N/A                                                                                      ;
; NCO_OUT[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a9  ; N/A                                                                                      ;
; NCO_OUT[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ram_block1a9  ; N/A                                                                                      ;
; clk_1khz             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_1khz~reg0                                                                   ; N/A                                                                                      ;
; clk_1khz             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_1khz~reg0                                                                   ; N/A                                                                                      ;
; CLOCK_50             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                        ; N/A                                                                                      ;
; NCO_FREQ_DOWN        ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; NCO_FREQ_DOWN        ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; NCO_FREQ_UP          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; NCO_FREQ_UP          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A                                                                                      ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Jun 29 15:50:15 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file nco.vhd
    Info (12022): Found design unit 1: nco-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 18
    Info (12023): Found entity 1: nco File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file a2dv2.v
    Info (12023): Found entity 1: a2dv2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip.v
    Info (12023): Found entity 1: fir_IP File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_IP_0002_rtl_core-normal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 55
    Info (12023): Found entity 1: fir_IP_0002_rtl_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd
    Info (12022): Found design unit 1: fir_IP_0002_ast-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 63
    Info (12023): Found entity 1: fir_IP_0002_ast File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd
    Info (12022): Found design unit 1: fir_IP_0002-syn File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 41
    Info (12023): Found entity 1: fir_IP_0002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 19
    Info (12023): Found entity 1: debouncer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file pll_200mhz.v
    Info (12023): Found entity 1: PLL_200MHz File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 40
Info (12127): Elaborating entity "a2dv2" for the top level hierarchy
Warning (10858): Verilog HDL warning at a2dv2.v(201): object sys_clk used but never assigned File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 201
Warning (10230): Verilog HDL assignment warning at a2dv2.v(218): truncated value with size 32 to match size of target (20) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
Warning (10230): Verilog HDL assignment warning at a2dv2.v(383): truncated value with size 32 to match size of target (16) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 383
Warning (10230): Verilog HDL assignment warning at a2dv2.v(502): truncated value with size 32 to match size of target (6) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 502
Warning (10230): Verilog HDL assignment warning at a2dv2.v(520): truncated value with size 6 to match size of target (5) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 520
Warning (10230): Verilog HDL assignment warning at a2dv2.v(522): truncated value with size 32 to match size of target (6) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 522
Warning (10230): Verilog HDL assignment warning at a2dv2.v(526): truncated value with size 6 to match size of target (5) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 526
Warning (10230): Verilog HDL assignment warning at a2dv2.v(528): truncated value with size 32 to match size of target (6) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 528
Warning (10030): Net "mem.data_a" at a2dv2.v(239) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 239
Warning (10030): Net "mem.waddr_a" at a2dv2.v(239) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 239
Warning (10030): Net "mem1.data_a" at a2dv2.v(240) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 240
Warning (10030): Net "mem1.waddr_a" at a2dv2.v(240) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 240
Warning (10030): Net "sys_clk" at a2dv2.v(201) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 201
Warning (10030): Net "mem.we_a" at a2dv2.v(239) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 239
Warning (10030): Net "mem1.we_a" at a2dv2.v(240) has no driver or initial value, using a default initial value '0' File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 240
Warning (10034): Output port "LEDG" at a2dv2.v(116) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
Warning (10034): Output port "LEDR" at a2dv2.v(117) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
Warning (10034): Output port "HEX0" at a2dv2.v(126) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
Warning (10034): Output port "HEX1" at a2dv2.v(127) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
Warning (10034): Output port "HEX2" at a2dv2.v(128) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
Warning (10034): Output port "HEX3" at a2dv2.v(129) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
Warning (10034): Output port "HEX4" at a2dv2.v(130) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
Warning (10034): Output port "HEX5" at a2dv2.v(131) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
Warning (10034): Output port "HEX6" at a2dv2.v(132) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
Warning (10034): Output port "HEX7" at a2dv2.v(133) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
Warning (10034): Output port "FL_ADDR" at a2dv2.v(154) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
Warning (10034): Output port "DA" at a2dv2.v(185) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
Warning (10034): Output port "DB" at a2dv2.v(186) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
Warning (10034): Output port "LCD_BLON" at a2dv2.v(136) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
Warning (10034): Output port "LCD_EN" at a2dv2.v(138) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 138
Warning (10034): Output port "LCD_ON" at a2dv2.v(139) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 139
Warning (10034): Output port "LCD_RS" at a2dv2.v(140) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 140
Warning (10034): Output port "LCD_RW" at a2dv2.v(141) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
Warning (10034): Output port "SD_CLK" at a2dv2.v(144) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 144
Warning (10034): Output port "I2C_SCLK" at a2dv2.v(150) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
Warning (10034): Output port "FL_CE_N" at a2dv2.v(155) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
Warning (10034): Output port "FL_OE_N" at a2dv2.v(157) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 157
Warning (10034): Output port "FL_RST_N" at a2dv2.v(158) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (10034): Output port "FL_WE_N" at a2dv2.v(160) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
Warning (10034): Output port "FL_WP_N" at a2dv2.v(161) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
Warning (10034): Output port "ADB_OE" at a2dv2.v(173) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
Warning (10034): Output port "ADB_SPI_CS" at a2dv2.v(175) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
Warning (10034): Output port "AIC_DIN" at a2dv2.v(177) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
Warning (10034): Output port "AIC_SPI_CS" at a2dv2.v(181) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
Warning (10034): Output port "AIC_XCLK" at a2dv2.v(182) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
Warning (10034): Output port "CLKOUT0" at a2dv2.v(184) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 184
Info (12128): Elaborating entity "a2d_data_a" for hierarchy "a2d_data_a:a2d_data_a_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 364
Info (12128): Elaborating entity "altsource_probe" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
Info (12130): Elaborated megafunction instantiation "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
Info (12133): Instantiated megafunction "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "a2da"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "nco" for hierarchy "nco:abc_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 368
Info (12128): Elaborating entity "PLL_200MHz" for hierarchy "PLL_200MHz:PLL_200MHz_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 372
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 95
Info (12130): Elaborated megafunction instantiation "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 95
Info (12133): Instantiated megafunction "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_200MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v
    Info (12023): Found entity 1: PLL_200MHz_altpll File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_200MHz_altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "fir_IP_0002" for hierarchy "fir_IP_0002:fir_ip_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 431
Info (12128): Elaborating entity "fir_IP_0002_ast" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at fir_IP_0002_ast.vhd(232): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 232
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 117
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 145
Info (12128): Elaborating entity "fir_IP_0002_rtl_core" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 242
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_writedata_11" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 286
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 407
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 407
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 407
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_rm.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mdq3.tdf
    Info (12023): Found entity 1: altsyncram_mdq3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_mdq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mdq3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:rm_dmem|altsyncram_mdq3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_busIn_read_12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 439
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_rblookup_h_12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 444
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 524
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 617
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 644
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 644
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 644
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4in3.tdf
    Info (12023): Found entity 1: altsyncram_4in3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_4in3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4in3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_4in3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 723
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 723
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 723
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm0.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uks3.tdf
    Info (12023): Found entity 1: altsyncram_uks3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_uks3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uks3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_dmem|altsyncram_uks3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 768
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 768
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 768
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6eu.tdf
    Info (12023): Found entity 1: mult_6eu File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_6eu.tdf Line: 29
Info (12128): Elaborating entity "mult_6eu" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component|mult_6eu:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 790
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 821
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 821
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 821
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vks3.tdf
    Info (12023): Found entity 1: altsyncram_vks3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_vks3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vks3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm1_dmem|altsyncram_vks3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 932
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 932
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 932
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ls3.tdf
    Info (12023): Found entity 1: altsyncram_0ls3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0ls3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm2_dmem|altsyncram_0ls3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1030
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1030
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1030
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm3.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ls3.tdf
    Info (12023): Found entity 1: altsyncram_1ls3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ls3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm3_dmem|altsyncram_1ls3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1154
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1154
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1154
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm4.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ls3.tdf
    Info (12023): Found entity 1: altsyncram_2ls3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_2ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2ls3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm4_dmem|altsyncram_2ls3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1252
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1252
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1252
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm5.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ls3.tdf
    Info (12023): Found entity 1: altsyncram_3ls3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_3ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ls3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm5_dmem|altsyncram_3ls3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1363
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1363
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1363
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm6.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ls3.tdf
    Info (12023): Found entity 1: altsyncram_4ls3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_4ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ls3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm6_dmem|altsyncram_4ls3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1461
Info (12130): Elaborated megafunction instantiation "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1461
Info (12133): Instantiated megafunction "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 1461
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_IP_0002_rtl_core_u0_m0_wo0_cm7.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ls3.tdf
    Info (12023): Found entity 1: altsyncram_5ls3 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ls3" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|fir_IP_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm7_dmem|altsyncram_5ls3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "fir_IP_0002:fir_ip_inst|fir_IP_0002_ast:fir_IP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 284
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:debounce_sw17" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 482
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf
    Info (12023): Found entity 1: altsyncram_cu14 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cu14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j124.tdf
    Info (12023): Found entity 1: altsyncram_j124 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thi.tdf
    Info (12023): Found entity 1: cntr_thi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_thi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf
    Info (12023): Found entity 1: cntr_1hi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_1hi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf
    Info (12023): Found entity 1: altsyncram_au14 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_au14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf
    Info (12023): Found entity 1: cntr_ugi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ugi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_05j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0hi.tdf
    Info (12023): Found entity 1: cntr_0hi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0hi.tdf Line: 28
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_1"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_2"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.06.29.15:50:35 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 204
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "mem1" is uninferred due to inappropriate RAM size File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 240
    Info (276004): RAM logic "mem" is uninferred due to inappropriate RAM size File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 239
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "nco:abc_inst|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to a2dv2.a2dv20.rtl.mif
Info (12130): Elaborated megafunction instantiation "nco:abc_inst|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "nco:abc_inst|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "a2dv2.a2dv20.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vvu.tdf
    Info (12023): Found entity 1: altsyncram_vvu File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_vvu.tdf Line: 28
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SCLK" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SDIO" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 145
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 146
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 146
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 146
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 146
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 151
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 156
    Warning (13040): bidirectional pin "AIC_BCLK" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 176
    Warning (13040): bidirectional pin "AIC_LRCIN" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "AIC_LRCOUT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 180
    Warning (13040): bidirectional pin "FPGA_CLK_B_N" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 189
    Warning (13040): bidirectional pin "FPGA_CLK_B_P" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13040): bidirectional pin "J1_152" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 191
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "FPGA_CLK_A_N" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 187
    Warning (13033): The pin "FPGA_CLK_A_P" is fed by GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
Info (13000): Registers with preset signals will power-up high File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 630
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 187
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 128
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 138
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 139
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 140
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 144
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 157
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "ADB_SPI_CS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "AIC_DIN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
    Warning (13410): Pin "AIC_XCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13410): Pin "CLKOUT0" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 184
    Warning (13410): Pin "DA[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DA[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "DB[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "DB[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "ast_source_error[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 231
    Warning (13410): Pin "ast_source_error[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 231
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Info (144001): Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_2" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_1" to all 253 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 59 of its 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 112
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 113
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (15610): No output dependent on input pin "ADA_D[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_D[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (15610): No output dependent on input pin "ADA_DCO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 167
    Warning (15610): No output dependent on input pin "ADA_OR" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (15610): No output dependent on input pin "ADB_D[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_D[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "ADB_DCO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (15610): No output dependent on input pin "ADB_OR" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (15610): No output dependent on input pin "AIC_DOUT" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (15610): No output dependent on input pin "CLKIN1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 183
    Warning (15610): No output dependent on input pin "XT_IN_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (15610): No output dependent on input pin "XT_IN_P" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 193
Info (21057): Implemented 6473 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 238 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 5785 logic cells
    Info (21064): Implemented 334 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings
    Info: Peak virtual memory: 968 megabytes
    Info: Processing ended: Wed Jun 29 15:50:50 2016
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg.


