strict digraph "" {
	node [label="\N"];
	"1919:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326e3d0>",
		fillcolor=firebrick,
		label="1919:NS
error_passive_irq <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326e3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1914:AL"	 [def_var="['error_passive_irq']",
		label="Leaf_1914:AL"];
	"1919:NS" -> "Leaf_1914:AL"	 [cond="[]",
		lineno=None];
	"1917:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326e5d0>",
		fillcolor=firebrick,
		label="1917:NS
error_passive_irq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326e5d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1917:NS" -> "Leaf_1914:AL"	 [cond="[]",
		lineno=None];
	"1914:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd7732770d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1914:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['read_irq_reg', 'error_passive_irq_en', 'node_error_active', 'reset_mode', 'node_error_passive_q', 'node_error_passive', 'rst']"];
	"1915:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd77326efd0>",
		fillcolor=turquoise,
		label="1915:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1914:AL" -> "1915:BL"	 [cond="[]",
		lineno=None];
	"1920:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326e990>",
		fillcolor=springgreen,
		label="1920:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1921:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326e7d0>",
		fillcolor=firebrick,
		label="1921:NS
error_passive_irq <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326e7d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1920:IF" -> "1921:NS"	 [cond="['reset_mode', 'read_irq_reg']",
		label="(reset_mode || read_irq_reg)",
		lineno=1920];
	"1918:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326ead0>",
		fillcolor=springgreen,
		label="1918:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1918:IF" -> "1919:NS"	 [cond="['node_error_passive', 'node_error_passive_q', 'node_error_passive', 'node_error_passive_q', 'node_error_active', 'error_passive_\
irq_en']",
		label="((node_error_passive & ~node_error_passive_q | ~node_error_passive & node_error_passive_q & node_error_active) & error_passive_irq_\
en)",
		lineno=1918];
	"1918:IF" -> "1920:IF"	 [cond="['node_error_passive', 'node_error_passive_q', 'node_error_passive', 'node_error_passive_q', 'node_error_active', 'error_passive_\
irq_en']",
		label="!(((node_error_passive & ~node_error_passive_q | ~node_error_passive & node_error_passive_q & node_error_active) & error_passive_\
irq_en))",
		lineno=1918];
	"1921:NS" -> "Leaf_1914:AL"	 [cond="[]",
		lineno=None];
	"1916:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd773277050>",
		fillcolor=springgreen,
		label="1916:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1916:IF" -> "1917:NS"	 [cond="['rst']",
		label=rst,
		lineno=1916];
	"1916:IF" -> "1918:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1916];
	"1915:BL" -> "1916:IF"	 [cond="[]",
		lineno=None];
}
