module clkDivider(clkout,clk,reset);
input clk,reset;
output reg clkout;
reg [25:0] count;//an internal register, just like a variable always (negedge clk)//responding to the positive edge of clock
always @(posedge clk or posedge reset)
 begin
    if(reset==1) begin
        count<=0;
        clkout<=0;
    end
    else if (count==10000000) 
        begin
            count<=0;
            clkout<=~clkout;
        end
    else 
        count<=count + 1;
 end
endmodule