Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan  2 21:59:28 2021
| Host         : VirtualBox-Ubuntu-20 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (9004)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9004)
---------------------------------
 There are 9004 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.697    -2138.272                   2003                27314        0.023        0.000                      0                27314        3.000        0.000                       0                  9010  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.697    -2138.272                   2003                27251        0.098        0.000                      0                27251        3.750        0.000                       0                  9006  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.696    -2136.563                   2000                27251        0.098        0.000                      0                27251        3.750        0.000                       0                  9006  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.697    -2138.272                   2003                27251        0.023        0.000                      0                27251  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.697    -2138.272                   2003                27251        0.023        0.000                      0                27251  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          3.259        0.000                      0                   63        1.061        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.259        0.000                      0                   63        0.987        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.259        0.000                      0                   63        0.987        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.260        0.000                      0                   63        1.061        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2003  Failing Endpoints,  Worst Slack       -2.697ns,  Total Violation    -2138.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.614ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 3.224ns (25.629%)  route 9.356ns (74.371%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.632     5.764    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.310     6.074 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_31/O
                         net (fo=3, routed)           0.755     6.829    cpu0/ROB/lbuffer_rob_h_out[3]_i_31_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.953 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=3, routed)           1.031     7.983    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_21/O
                         net (fo=1, routed)           0.433     8.540    cpu0/ROB/lbuffer_rob_result_out[15]_i_21_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.664 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_17/O
                         net (fo=1, routed)           0.721     9.385    cpu0/ROB/lbuffer_rob_result_out[15]_i_17_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=1, routed)           0.781    10.290    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_5_comp/O
                         net (fo=2, routed)           0.172    10.587    cpu0/lbuffer/lbuffer_rob_result_out_reg[15]_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.711 r  cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2/O
                         net (fo=7, routed)           0.778    11.489    cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.613 r  cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.613    cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.079     8.999    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 -2.614    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[14]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 2.994ns (24.406%)  route 9.274ns (75.594%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.775    11.301    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.427     8.431    cpu0/lbuffer/clk_out1
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.714    cpu0/lbuffer/lbuffer_rob_result_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 3.224ns (25.788%)  route 9.278ns (74.212%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.669     5.801    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.310     6.111 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_149/O
                         net (fo=2, routed)           0.164     6.274    cpu0/ROB/opcode_reg[6][4]_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.398 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_35/O
                         net (fo=64, routed)          1.128     7.526    cpu0/ROB/lbuffer_rob_result_out[14]_i_35_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.650 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_32/O
                         net (fo=1, routed)           0.670     8.320    cpu0/ROB/lbuffer_rob_result_out[8]_i_32_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_25/O
                         net (fo=1, routed)           0.574     9.018    cpu0/ROB/lbuffer_rob_result_out[8]_i_25_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.142 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_20/O
                         net (fo=1, routed)           0.592     9.734    cpu0/ROB/lbuffer_rob_result_out[8]_i_20_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_14/O
                         net (fo=1, routed)           1.133    10.991    cpu0/ROB/lbuffer_rob_result_out[8]_i_14_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.115 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_4_comp/O
                         net (fo=1, routed)           0.296    11.411    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.535 r  cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1/O
                         net (fo=1, routed)           0.000    11.535    cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.029     8.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 2.994ns (24.430%)  route 9.262ns (75.570%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.763    11.289    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.434     8.438    cpu0/lbuffer/clk_out1
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.721    cpu0/lbuffer/lbuffer_rob_result_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 -2.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.248ns (53.063%)  route 0.219ns (46.937%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.558    -0.623    cpu0/instqueue/clk_out1
    SLICE_X29Y87         FDRE                                         r  cpu0/instqueue/inst_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cpu0/instqueue/inst_reg[2][10]/Q
                         net (fo=1, routed)           0.219    -0.263    cpu0/instqueue/inst_reg[2]_221[10]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2_n_0
    SLICE_X36Y88         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    cpu0/instqueue/inst[10]
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.827    -0.862    cpu0/instqueue/clk_out1
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.105    -0.253    cpu0/instqueue/instqueue_decoder_inst_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.260ns (55.440%)  route 0.209ns (44.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X39Y95         FDRE                                         r  cpu0/instqueue/pc_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/pc_reg[4][19]/Q
                         net (fo=1, routed)           0.209    -0.270    cpu0/instqueue/pc_reg[4]_227[19]
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3_n_0
    SLICE_X33Y96         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.151 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    cpu0/instqueue/pc_0[19]
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105    -0.251    cpu0/instqueue/instqueue_decoder_pc_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.190%)  route 0.258ns (66.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.548    -0.633    cpu0/ram_controller/clk_out1
    SLICE_X33Y75         FDRE                                         r  cpu0/ram_controller/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  cpu0/ram_controller/data_reg[6]/Q
                         net (fo=2, routed)           0.258    -0.248    cpu0/ram_controller/p_1_in[6]
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.814    -0.875    cpu0/ram_controller/clk_out1
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.023    -0.348    cpu0/ram_controller/inst_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.260ns (54.285%)  route 0.219ns (45.715%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.560    -0.621    cpu0/instqueue/clk_out1
    SLICE_X33Y91         FDRE                                         r  cpu0/instqueue/pc_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cpu0/instqueue/pc_reg[6][7]/Q
                         net (fo=1, routed)           0.219    -0.261    cpu0/instqueue/pc_reg[6]_225[7]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.142 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    cpu0/instqueue/pc_0[7]
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.828    -0.861    cpu0/instqueue/clk_out1
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.105    -0.252    cpu0/instqueue/instqueue_decoder_pc_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.956%)  route 0.125ns (47.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.557    -0.624    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X55Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.358    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.826    -0.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    -0.588    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.468    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.134    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.820    -0.870    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.255    -0.615    
    SLICE_X46Y71         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.469    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.257ns (52.767%)  route 0.230ns (47.233%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X41Y94         FDRE                                         r  cpu0/instqueue/inst_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/inst_reg[2][21]/Q
                         net (fo=1, routed)           0.230    -0.249    cpu0/instqueue/inst_reg[2]_221[21]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.133 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    cpu0/instqueue/inst[21]
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.105    -0.251    cpu0/instqueue/instqueue_decoder_inst_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.447%)  route 0.139ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.139    -0.349    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/D
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.818    -0.871    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism              0.255    -0.616    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.470    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.138    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/DIC
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.821    -0.869    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/WCLK
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X46Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.470    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/DIB
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.613    
    SLICE_X46Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.467    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6      ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16     ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9      ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7      ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5      ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y61     hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y61     hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y61     hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y94     cpu0/icache/value_reg_384_447_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y94     cpu0/icache/value_reg_384_447_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y94     cpu0/icache/value_reg_384_447_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      cpu0/icache/tag_reg_192_255_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      cpu0/icache/tag_reg_192_255_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y100    cpu0/icache/value_reg_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y100    cpu0/icache/value_reg_384_447_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y100    cpu0/icache/value_reg_384_447_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2000  Failing Endpoints,  Worst Slack       -2.696ns,  Total Violation    -2136.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.696ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.755    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.696    

Slack (VIOLATED) :        -2.696ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.755    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.696    

Slack (VIOLATED) :        -2.696ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.755    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.696    

Slack (VIOLATED) :        -2.613ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 3.224ns (25.629%)  route 9.356ns (74.371%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.632     5.764    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.310     6.074 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_31/O
                         net (fo=3, routed)           0.755     6.829    cpu0/ROB/lbuffer_rob_h_out[3]_i_31_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.953 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=3, routed)           1.031     7.983    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_21/O
                         net (fo=1, routed)           0.433     8.540    cpu0/ROB/lbuffer_rob_result_out[15]_i_21_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.664 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_17/O
                         net (fo=1, routed)           0.721     9.385    cpu0/ROB/lbuffer_rob_result_out[15]_i_17_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=1, routed)           0.781    10.290    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_5_comp/O
                         net (fo=2, routed)           0.172    10.587    cpu0/lbuffer/lbuffer_rob_result_out_reg[15]_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.711 r  cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2/O
                         net (fo=7, routed)           0.778    11.489    cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.613 r  cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.613    cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.921    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.079     9.000    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 -2.613    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.921    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.752    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.921    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.752    cpu0/lbuffer/lbuffer_rob_result_out_reg[14]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.921    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.752    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 2.994ns (24.406%)  route 9.274ns (75.594%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.775    11.301    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.427     8.431    cpu0/lbuffer/clk_out1
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.920    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.715    cpu0/lbuffer/lbuffer_rob_result_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 -2.586    

Slack (VIOLATED) :        -2.582ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 3.224ns (25.788%)  route 9.278ns (74.212%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.669     5.801    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.310     6.111 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_149/O
                         net (fo=2, routed)           0.164     6.274    cpu0/ROB/opcode_reg[6][4]_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.398 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_35/O
                         net (fo=64, routed)          1.128     7.526    cpu0/ROB/lbuffer_rob_result_out[14]_i_35_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.650 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_32/O
                         net (fo=1, routed)           0.670     8.320    cpu0/ROB/lbuffer_rob_result_out[8]_i_32_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_25/O
                         net (fo=1, routed)           0.574     9.018    cpu0/ROB/lbuffer_rob_result_out[8]_i_25_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.142 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_20/O
                         net (fo=1, routed)           0.592     9.734    cpu0/ROB/lbuffer_rob_result_out[8]_i_20_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_14/O
                         net (fo=1, routed)           1.133    10.991    cpu0/ROB/lbuffer_rob_result_out[8]_i_14_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.115 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_4_comp/O
                         net (fo=1, routed)           0.296    11.411    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.535 r  cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1/O
                         net (fo=1, routed)           0.000    11.535    cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.924    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.029     8.953    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                 -2.582    

Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 2.994ns (24.430%)  route 9.262ns (75.570%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.763    11.289    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.434     8.438    cpu0/lbuffer/clk_out1
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.722    cpu0/lbuffer/lbuffer_rob_result_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 -2.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.248ns (53.063%)  route 0.219ns (46.937%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.558    -0.623    cpu0/instqueue/clk_out1
    SLICE_X29Y87         FDRE                                         r  cpu0/instqueue/inst_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cpu0/instqueue/inst_reg[2][10]/Q
                         net (fo=1, routed)           0.219    -0.263    cpu0/instqueue/inst_reg[2]_221[10]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2_n_0
    SLICE_X36Y88         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    cpu0/instqueue/inst[10]
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.827    -0.862    cpu0/instqueue/clk_out1
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.105    -0.253    cpu0/instqueue/instqueue_decoder_inst_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.260ns (55.440%)  route 0.209ns (44.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X39Y95         FDRE                                         r  cpu0/instqueue/pc_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/pc_reg[4][19]/Q
                         net (fo=1, routed)           0.209    -0.270    cpu0/instqueue/pc_reg[4]_227[19]
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3_n_0
    SLICE_X33Y96         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.151 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    cpu0/instqueue/pc_0[19]
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105    -0.251    cpu0/instqueue/instqueue_decoder_pc_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.190%)  route 0.258ns (66.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.548    -0.633    cpu0/ram_controller/clk_out1
    SLICE_X33Y75         FDRE                                         r  cpu0/ram_controller/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  cpu0/ram_controller/data_reg[6]/Q
                         net (fo=2, routed)           0.258    -0.248    cpu0/ram_controller/p_1_in[6]
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.814    -0.875    cpu0/ram_controller/clk_out1
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.023    -0.348    cpu0/ram_controller/inst_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.260ns (54.285%)  route 0.219ns (45.715%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.560    -0.621    cpu0/instqueue/clk_out1
    SLICE_X33Y91         FDRE                                         r  cpu0/instqueue/pc_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cpu0/instqueue/pc_reg[6][7]/Q
                         net (fo=1, routed)           0.219    -0.261    cpu0/instqueue/pc_reg[6]_225[7]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.142 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    cpu0/instqueue/pc_0[7]
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.828    -0.861    cpu0/instqueue/clk_out1
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.105    -0.252    cpu0/instqueue/instqueue_decoder_pc_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.956%)  route 0.125ns (47.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.557    -0.624    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X55Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.358    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.826    -0.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    -0.588    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.468    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.134    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.820    -0.870    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.255    -0.615    
    SLICE_X46Y71         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.469    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.257ns (52.767%)  route 0.230ns (47.233%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X41Y94         FDRE                                         r  cpu0/instqueue/inst_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/inst_reg[2][21]/Q
                         net (fo=1, routed)           0.230    -0.249    cpu0/instqueue/inst_reg[2]_221[21]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.133 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    cpu0/instqueue/inst[21]
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.105    -0.251    cpu0/instqueue/instqueue_decoder_inst_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.447%)  route 0.139ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.139    -0.349    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/D
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.818    -0.871    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism              0.255    -0.616    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.470    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.138    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/DIC
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.821    -0.869    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/WCLK
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X46Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.470    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/DIB
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.613    
    SLICE_X46Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.467    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6      ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16     ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9      ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7      ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5      ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y81     cpu0/icache/tag_reg_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y61     hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y61     hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y61     hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y94     cpu0/icache/value_reg_384_447_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y94     cpu0/icache/value_reg_384_447_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y94     cpu0/icache/value_reg_384_447_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      cpu0/icache/tag_reg_192_255_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      cpu0/icache/tag_reg_192_255_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y100    cpu0/icache/value_reg_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y100    cpu0/icache/value_reg_384_447_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y100    cpu0/icache/value_reg_384_447_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y83     cpu0/icache/value_reg_384_447_12_14/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2003  Failing Endpoints,  Worst Slack       -2.697ns,  Total Violation    -2138.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.614ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 3.224ns (25.629%)  route 9.356ns (74.371%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.632     5.764    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.310     6.074 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_31/O
                         net (fo=3, routed)           0.755     6.829    cpu0/ROB/lbuffer_rob_h_out[3]_i_31_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.953 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=3, routed)           1.031     7.983    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_21/O
                         net (fo=1, routed)           0.433     8.540    cpu0/ROB/lbuffer_rob_result_out[15]_i_21_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.664 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_17/O
                         net (fo=1, routed)           0.721     9.385    cpu0/ROB/lbuffer_rob_result_out[15]_i_17_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=1, routed)           0.781    10.290    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_5_comp/O
                         net (fo=2, routed)           0.172    10.587    cpu0/lbuffer/lbuffer_rob_result_out_reg[15]_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.711 r  cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2/O
                         net (fo=7, routed)           0.778    11.489    cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.613 r  cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.613    cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.079     8.999    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 -2.614    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[14]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 2.994ns (24.406%)  route 9.274ns (75.594%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.775    11.301    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.427     8.431    cpu0/lbuffer/clk_out1
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.714    cpu0/lbuffer/lbuffer_rob_result_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 3.224ns (25.788%)  route 9.278ns (74.212%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.669     5.801    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.310     6.111 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_149/O
                         net (fo=2, routed)           0.164     6.274    cpu0/ROB/opcode_reg[6][4]_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.398 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_35/O
                         net (fo=64, routed)          1.128     7.526    cpu0/ROB/lbuffer_rob_result_out[14]_i_35_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.650 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_32/O
                         net (fo=1, routed)           0.670     8.320    cpu0/ROB/lbuffer_rob_result_out[8]_i_32_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_25/O
                         net (fo=1, routed)           0.574     9.018    cpu0/ROB/lbuffer_rob_result_out[8]_i_25_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.142 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_20/O
                         net (fo=1, routed)           0.592     9.734    cpu0/ROB/lbuffer_rob_result_out[8]_i_20_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_14/O
                         net (fo=1, routed)           1.133    10.991    cpu0/ROB/lbuffer_rob_result_out[8]_i_14_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.115 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_4_comp/O
                         net (fo=1, routed)           0.296    11.411    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.535 r  cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1/O
                         net (fo=1, routed)           0.000    11.535    cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.029     8.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 2.994ns (24.430%)  route 9.262ns (75.570%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.763    11.289    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.434     8.438    cpu0/lbuffer/clk_out1
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.721    cpu0/lbuffer/lbuffer_rob_result_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 -2.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.248ns (53.063%)  route 0.219ns (46.937%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.558    -0.623    cpu0/instqueue/clk_out1
    SLICE_X29Y87         FDRE                                         r  cpu0/instqueue/inst_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cpu0/instqueue/inst_reg[2][10]/Q
                         net (fo=1, routed)           0.219    -0.263    cpu0/instqueue/inst_reg[2]_221[10]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2_n_0
    SLICE_X36Y88         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    cpu0/instqueue/inst[10]
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.827    -0.862    cpu0/instqueue/clk_out1
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/C
                         clock pessimism              0.503    -0.358    
                         clock uncertainty            0.074    -0.284    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.105    -0.179    cpu0/instqueue/instqueue_decoder_inst_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.260ns (55.440%)  route 0.209ns (44.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X39Y95         FDRE                                         r  cpu0/instqueue/pc_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/pc_reg[4][19]/Q
                         net (fo=1, routed)           0.209    -0.270    cpu0/instqueue/pc_reg[4]_227[19]
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3_n_0
    SLICE_X33Y96         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.151 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    cpu0/instqueue/pc_0[19]
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.074    -0.282    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu0/instqueue/instqueue_decoder_pc_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.190%)  route 0.258ns (66.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.548    -0.633    cpu0/ram_controller/clk_out1
    SLICE_X33Y75         FDRE                                         r  cpu0/ram_controller/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  cpu0/ram_controller/data_reg[6]/Q
                         net (fo=2, routed)           0.258    -0.248    cpu0/ram_controller/p_1_in[6]
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.814    -0.875    cpu0/ram_controller/clk_out1
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/C
                         clock pessimism              0.503    -0.371    
                         clock uncertainty            0.074    -0.297    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.023    -0.274    cpu0/ram_controller/inst_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.260ns (54.285%)  route 0.219ns (45.715%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.560    -0.621    cpu0/instqueue/clk_out1
    SLICE_X33Y91         FDRE                                         r  cpu0/instqueue/pc_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cpu0/instqueue/pc_reg[6][7]/Q
                         net (fo=1, routed)           0.219    -0.261    cpu0/instqueue/pc_reg[6]_225[7]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.142 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    cpu0/instqueue/pc_0[7]
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.828    -0.861    cpu0/instqueue/clk_out1
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/C
                         clock pessimism              0.503    -0.357    
                         clock uncertainty            0.074    -0.283    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.105    -0.178    cpu0/instqueue/instqueue_decoder_pc_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.956%)  route 0.125ns (47.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.557    -0.624    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X55Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.358    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.826    -0.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.394    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.134    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.820    -0.870    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X46Y71         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.395    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.257ns (52.767%)  route 0.230ns (47.233%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X41Y94         FDRE                                         r  cpu0/instqueue/inst_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/inst_reg[2][21]/Q
                         net (fo=1, routed)           0.230    -0.249    cpu0/instqueue/inst_reg[2]_221[21]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.133 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    cpu0/instqueue/inst[21]
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.074    -0.282    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu0/instqueue/instqueue_decoder_inst_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.447%)  route 0.139ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.139    -0.349    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/D
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.818    -0.871    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.396    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.138    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/DIC
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.821    -0.869    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/WCLK
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X46Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.396    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/DIB
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X46Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.393    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2003  Failing Endpoints,  Worst Slack       -2.697ns,  Total Violation    -2138.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.994ns (24.111%)  route 9.423ns (75.889%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.715    10.638    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.762 r  cpu0/lbuffer/head[0]_i_1__1_comp/O
                         net (fo=4, routed)           0.689    11.451    cpu0/lbuffer/head__0
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.598     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.754    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.614ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 3.224ns (25.629%)  route 9.356ns (74.371%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.632     5.764    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.310     6.074 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_31/O
                         net (fo=3, routed)           0.755     6.829    cpu0/ROB/lbuffer_rob_h_out[3]_i_31_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.953 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=3, routed)           1.031     7.983    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_21/O
                         net (fo=1, routed)           0.433     8.540    cpu0/ROB/lbuffer_rob_result_out[15]_i_21_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.664 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_17/O
                         net (fo=1, routed)           0.721     9.385    cpu0/ROB/lbuffer_rob_result_out[15]_i_17_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=1, routed)           0.781    10.290    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_5_comp/O
                         net (fo=2, routed)           0.172    10.587    cpu0/lbuffer/lbuffer_rob_result_out_reg[15]_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.711 r  cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2/O
                         net (fo=7, routed)           0.778    11.489    cpu0/lbuffer/lbuffer_rob_result_out[15]_i_2_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.613 r  cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.613    cpu0/lbuffer/lbuffer_rob_result_out[10]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.079     8.999    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 -2.614    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[10]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[14]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[14]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 2.994ns (24.328%)  route 9.313ns (75.672%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.814    11.340    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.428     8.432    cpu0/lbuffer/clk_out1
    SLICE_X46Y81         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X46Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.751    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 2.994ns (24.406%)  route 9.274ns (75.594%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.775    11.301    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.427     8.431    cpu0/lbuffer/clk_out1
    SLICE_X39Y82         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[2]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.714    cpu0/lbuffer/lbuffer_rob_result_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 3.224ns (25.788%)  route 9.278ns (74.212%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     0.898 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.054     1.952    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328     2.280 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_378/O
                         net (fo=1, routed)           0.803     3.083    cpu0/ROB/lbuffer_rob_h_out[3]_i_378_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_247/O
                         net (fo=16, routed)          1.075     4.282    cpu0/ROB/lbuffer_rob_h_out[3]_i_247_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.406 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_409/O
                         net (fo=1, routed)           0.000     4.406    cpu0/ROB/lbuffer_rob_h_out[3]_i_409_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.786 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     4.786    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_278_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.903    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_162_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.132 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_78/CO[2]
                         net (fo=2, routed)           0.669     5.801    cpu0/ROB/rob_lbuffer_disambiguation_out15_out
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.310     6.111 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_149/O
                         net (fo=2, routed)           0.164     6.274    cpu0/ROB/opcode_reg[6][4]_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.398 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_35/O
                         net (fo=64, routed)          1.128     7.526    cpu0/ROB/lbuffer_rob_result_out[14]_i_35_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.650 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_32/O
                         net (fo=1, routed)           0.670     8.320    cpu0/ROB/lbuffer_rob_result_out[8]_i_32_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_25/O
                         net (fo=1, routed)           0.574     9.018    cpu0/ROB/lbuffer_rob_result_out[8]_i_25_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.142 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_20/O
                         net (fo=1, routed)           0.592     9.734    cpu0/ROB/lbuffer_rob_result_out[8]_i_20_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_14/O
                         net (fo=1, routed)           1.133    10.991    cpu0/ROB/lbuffer_rob_result_out[8]_i_14_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.115 r  cpu0/ROB/lbuffer_rob_result_out[8]_i_4_comp/O
                         net (fo=1, routed)           0.296    11.411    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.535 r  cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1/O
                         net (fo=1, routed)           0.000    11.535    cpu0/lbuffer/lbuffer_rob_result_out[8]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.431     8.435    cpu0/lbuffer/clk_out1
    SLICE_X47Y83         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.029     8.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 2.994ns (24.430%)  route 9.262ns (75.570%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.545    -0.967    cpu0/lbuffer/clk_out1
    SLICE_X57Y78         FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=35, routed)          1.121     0.573    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X56Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     0.872 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.374     2.246    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.370 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_372/O
                         net (fo=1, routed)           0.582     2.952    cpu0/ROB/lbuffer_rob_h_out[3]_i_372_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.076 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_246/O
                         net (fo=16, routed)          1.154     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_246_n_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_417/O
                         net (fo=1, routed)           0.000     4.353    cpu0/ROB/lbuffer_rob_h_out[3]_i_417_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.733 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.000     4.733    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_288_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.850 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     4.850    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_172_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.079 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_89/CO[2]
                         net (fo=4, routed)           0.485     5.564    cpu0/ROB/address_reg[4][30]_0[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.310     5.874 f  cpu0/ROB/lbuffer_rob_result_out[15]_i_28/O
                         net (fo=33, routed)          0.844     6.718    cpu0/ROB/lbuffer_rob_result_out[15]_i_28_n_0
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_394/O
                         net (fo=1, routed)           0.638     7.481    cpu0/ROB/lbuffer_rob_h_out[3]_i_394_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_259/O
                         net (fo=1, routed)           0.590     8.195    cpu0/ROB/lbuffer_rob_h_out[3]_i_259_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.319 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_145/O
                         net (fo=1, routed)           0.306     8.625    cpu0/ROB/lbuffer_rob_h_out[3]_i_145_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.749 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_58/O
                         net (fo=1, routed)           0.416     9.164    cpu0/ROB/lbuffer_rob_h_out[3]_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.288 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_20/O
                         net (fo=1, routed)           0.510     9.799    cpu0/ROB/lbuffer_rob_h_out[3]_i_20_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.923 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=4, routed)           0.479    10.402    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_9_n_0_alias
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_comp/O
                         net (fo=32, routed)          0.763    11.289    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.434     8.438    cpu0/lbuffer/clk_out1
    SLICE_X43Y88         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[21]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.721    cpu0/lbuffer/lbuffer_rob_result_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 -2.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.248ns (53.063%)  route 0.219ns (46.937%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.558    -0.623    cpu0/instqueue/clk_out1
    SLICE_X29Y87         FDRE                                         r  cpu0/instqueue/inst_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cpu0/instqueue/inst_reg[2][10]/Q
                         net (fo=1, routed)           0.219    -0.263    cpu0/instqueue/inst_reg[2]_221[10]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    cpu0/instqueue/instqueue_decoder_inst_out[10]_i_2_n_0
    SLICE_X36Y88         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    cpu0/instqueue/inst[10]
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.827    -0.862    cpu0/instqueue/clk_out1
    SLICE_X36Y88         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[10]/C
                         clock pessimism              0.503    -0.358    
                         clock uncertainty            0.074    -0.284    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.105    -0.179    cpu0/instqueue/instqueue_decoder_inst_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.260ns (55.440%)  route 0.209ns (44.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X39Y95         FDRE                                         r  cpu0/instqueue/pc_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/pc_reg[4][19]/Q
                         net (fo=1, routed)           0.209    -0.270    cpu0/instqueue/pc_reg[4]_227[19]
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    cpu0/instqueue/instqueue_decoder_pc_out[19]_i_3_n_0
    SLICE_X33Y96         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.151 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    cpu0/instqueue/pc_0[19]
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X33Y96         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[19]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.074    -0.282    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu0/instqueue/instqueue_decoder_pc_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.190%)  route 0.258ns (66.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.548    -0.633    cpu0/ram_controller/clk_out1
    SLICE_X33Y75         FDRE                                         r  cpu0/ram_controller/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  cpu0/ram_controller/data_reg[6]/Q
                         net (fo=2, routed)           0.258    -0.248    cpu0/ram_controller/p_1_in[6]
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.814    -0.875    cpu0/ram_controller/clk_out1
    SLICE_X39Y76         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[6]/C
                         clock pessimism              0.503    -0.371    
                         clock uncertainty            0.074    -0.297    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.023    -0.274    cpu0/ram_controller/inst_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.260ns (54.285%)  route 0.219ns (45.715%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.560    -0.621    cpu0/instqueue/clk_out1
    SLICE_X33Y91         FDRE                                         r  cpu0/instqueue/pc_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cpu0/instqueue/pc_reg[6][7]/Q
                         net (fo=1, routed)           0.219    -0.261    cpu0/instqueue/pc_reg[6]_225[7]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    cpu0/instqueue/instqueue_decoder_pc_out[7]_i_3_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.142 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    cpu0/instqueue/pc_0[7]
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.828    -0.861    cpu0/instqueue/clk_out1
    SLICE_X36Y90         FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[7]/C
                         clock pessimism              0.503    -0.357    
                         clock uncertainty            0.074    -0.283    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.105    -0.178    cpu0/instqueue/instqueue_decoder_pc_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.956%)  route 0.125ns (47.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.557    -0.624    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X55Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.358    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.826    -0.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.394    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.134    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.820    -0.870    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X46Y71         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X46Y71         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.395    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.257ns (52.767%)  route 0.230ns (47.233%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.561    -0.620    cpu0/instqueue/clk_out1
    SLICE_X41Y94         FDRE                                         r  cpu0/instqueue/inst_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu0/instqueue/inst_reg[2][21]/Q
                         net (fo=1, routed)           0.230    -0.249    cpu0/instqueue/inst_reg[2]_221[21]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    cpu0/instqueue/instqueue_decoder_inst_out[21]_i_2_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.133 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    cpu0/instqueue/inst[21]
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.829    -0.860    cpu0/instqueue/clk_out1
    SLICE_X35Y97         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[21]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.074    -0.282    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu0/instqueue/instqueue_decoder_inst_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.447%)  route 0.139ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.553    -0.628    hci0/clk_out1
    SLICE_X47Y70         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.139    -0.349    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/D
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.818    -0.871    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X46Y72         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.396    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.138    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/DIC
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.821    -0.869    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/WCLK
    SLICE_X46Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X46Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.396    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.555    -0.626    hci0/clk_out1
    SLICE_X47Y68         FDRE                                         r  hci0/q_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  hci0/q_tx_data_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/DIB
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X46Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X46Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.393    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.918    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.918    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.745%)  route 5.432ns (92.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.432     5.111    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X63Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.456ns (7.955%)  route 5.276ns (92.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.276     4.956    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X63Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  3.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.310%)  route 1.004ns (87.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.004     0.607    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X45Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.823    -0.866    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X45Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X45Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.918    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.918    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.745%)  route 5.432ns (92.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.432     5.111    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X63Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.456ns (7.955%)  route 5.276ns (92.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.276     4.956    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X63Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  3.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.310%)  route 1.004ns (87.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.004     0.607    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X45Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.823    -0.866    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X45Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.503    -0.362    
                         clock uncertainty            0.074    -0.288    
    SLICE_X45Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.380    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.058    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.918    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.918    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.745%)  route 5.432ns (92.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.432     5.111    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.919    
    SLICE_X63Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.456ns (7.955%)  route 5.276ns (92.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.276     4.956    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X63Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.516    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  3.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.310%)  route 1.004ns (87.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.004     0.607    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X45Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.823    -0.866    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X45Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.503    -0.362    
                         clock uncertainty            0.074    -0.288    
    SLICE_X45Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.380    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.381    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.058    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.456ns (7.561%)  route 5.575ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.575     5.254    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.498     8.502    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.491     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X62Y69         FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.515    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.456ns (7.739%)  route 5.436ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.436     5.116    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X62Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X62Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X62Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.515    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.745%)  route 5.432ns (92.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.432     5.111    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.499     8.503    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X63Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.515    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.517    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.517    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.517    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.456ns (7.949%)  route 5.281ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.281     4.960    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X62Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X62Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.517    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.456ns (7.955%)  route 5.276ns (92.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.735    -0.777    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.456    -0.321 f  rst_reg/Q
                         net (fo=203, routed)         5.276     4.956    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        1.501     8.505    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X63Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X63Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.517    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  3.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.310%)  route 1.004ns (87.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.004     0.607    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X45Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.823    -0.866    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X45Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X45Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.036     0.638    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.825    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.141ns (11.640%)  route 1.070ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.070     0.672    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.599%)  route 1.075ns (88.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.642    -0.539    clk
    SLICE_X36Y104        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  rst_reg/Q
                         net (fo=203, routed)         1.075     0.677    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=9004, routed)        0.822    -0.867    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.132    





