{
  "module_name": "hwio.h",
  "hash_id": "7ac1215554c8a0ccd7531209fb968961bcaaf477146027cf67f82376cece3fd6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/st/cw1200/hwio.h",
  "human_readable_source": " \n \n\n#ifndef CW1200_HWIO_H_INCLUDED\n#define CW1200_HWIO_H_INCLUDED\n\n  struct cw1200_common;\n\n#define CW1200_CUT_11_ID_STR\t\t(0x302E3830)\n#define CW1200_CUT_22_ID_STR1\t\t(0x302e3132)\n#define CW1200_CUT_22_ID_STR2\t\t(0x32302e30)\n#define CW1200_CUT_22_ID_STR3\t\t(0x3335)\n#define CW1200_CUT_ID_ADDR\t\t(0xFFF17F90)\n#define CW1200_CUT2_ID_ADDR\t\t(0xFFF1FF90)\n\n \n \n#define DOWNLOAD_BOOT_LOADER_OFFSET\t(0x00000000)\n \n#define DOWNLOAD_FIFO_OFFSET\t\t(0x00004000)\n \n#define DOWNLOAD_FIFO_SIZE\t\t(0x00008000)\n \n#define DOWNLOAD_CTRL_OFFSET\t\t(0x0000FF80)\n#define DOWNLOAD_CTRL_DATA_DWORDS\t(32-6)\n\nstruct download_cntl_t {\n\t \n\tu32 image_size;\n\t \n\tu32 flags;\n\t \n\tu32 put;\n\t \n\tu32 trace_pc;\n\t \n\tu32 get;\n\t \n\tu32 status;\n\t \n\tu32 debug_data[DOWNLOAD_CTRL_DATA_DWORDS];\n};\n\n#define\tDOWNLOAD_IMAGE_SIZE_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, image_size))\n#define\tDOWNLOAD_FLAGS_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, flags))\n#define DOWNLOAD_PUT_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, put))\n#define DOWNLOAD_TRACE_PC_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, trace_pc))\n#define\tDOWNLOAD_GET_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, get))\n#define\tDOWNLOAD_STATUS_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, status))\n#define DOWNLOAD_DEBUG_DATA_REG\t\t\\\n\t(DOWNLOAD_CTRL_OFFSET + offsetof(struct download_cntl_t, debug_data))\n#define DOWNLOAD_DEBUG_DATA_LEN\t\t(108)\n\n#define DOWNLOAD_BLOCK_SIZE\t\t(1024)\n\n \n#define DOWNLOAD_ARE_YOU_HERE\t\t(0x87654321)\n#define DOWNLOAD_I_AM_HERE\t\t(0x12345678)\n\n \n#define DOWNLOAD_PENDING\t\t(0xFFFFFFFF)\n#define DOWNLOAD_SUCCESS\t\t(0)\n#define DOWNLOAD_EXCEPTION\t\t(1)\n#define DOWNLOAD_ERR_MEM_1\t\t(2)\n#define DOWNLOAD_ERR_MEM_2\t\t(3)\n#define DOWNLOAD_ERR_SOFTWARE\t\t(4)\n#define DOWNLOAD_ERR_FILE_SIZE\t\t(5)\n#define DOWNLOAD_ERR_CHECKSUM\t\t(6)\n#define DOWNLOAD_ERR_OVERFLOW\t\t(7)\n#define DOWNLOAD_ERR_IMAGE\t\t(8)\n#define DOWNLOAD_ERR_HOST\t\t(9)\n#define DOWNLOAD_ERR_ABORT\t\t(10)\n\n\n#define SYS_BASE_ADDR_SILICON\t\t(0)\n#define PAC_BASE_ADDRESS_SILICON\t(SYS_BASE_ADDR_SILICON + 0x09000000)\n#define PAC_SHARED_MEMORY_SILICON\t(PAC_BASE_ADDRESS_SILICON)\n\n#define CW1200_APB(addr)\t\t(PAC_SHARED_MEMORY_SILICON + (addr))\n\n \n\n \n#define ST90TDS_ADDR_ID_BASE\t\t(0x0000)\n \n#define ST90TDS_CONFIG_REG_ID\t\t(0x0000)\n \n#define ST90TDS_CONTROL_REG_ID\t\t(0x0001)\n \n#define ST90TDS_IN_OUT_QUEUE_REG_ID\t(0x0002)\n \n#define ST90TDS_AHB_DPORT_REG_ID\t(0x0003)\n \n#define ST90TDS_SRAM_BASE_ADDR_REG_ID   (0x0004)\n \n#define ST90TDS_SRAM_DPORT_REG_ID\t(0x0005)\n \n#define ST90TDS_TSET_GEN_R_W_REG_ID\t(0x0006)\n \n#define ST90TDS_FRAME_OUT_REG_ID\t(0x0007)\n#define ST90TDS_ADDR_ID_MAX\t\t(ST90TDS_FRAME_OUT_REG_ID)\n\n \n \n#define ST90TDS_CONT_NEXT_LEN_MASK\t(0x0FFF)\n#define ST90TDS_CONT_WUP_BIT\t\t(BIT(12))\n#define ST90TDS_CONT_RDY_BIT\t\t(BIT(13))\n#define ST90TDS_CONT_IRQ_ENABLE\t\t(BIT(14))\n#define ST90TDS_CONT_RDY_ENABLE\t\t(BIT(15))\n#define ST90TDS_CONT_IRQ_RDY_ENABLE\t(BIT(14)|BIT(15))\n\n \n#define ST90TDS_CONFIG_FRAME_BIT\t(BIT(2))\n#define ST90TDS_CONFIG_WORD_MODE_BITS\t(BIT(3)|BIT(4))\n#define ST90TDS_CONFIG_WORD_MODE_1\t(BIT(3))\n#define ST90TDS_CONFIG_WORD_MODE_2\t(BIT(4))\n#define ST90TDS_CONFIG_ERROR_0_BIT\t(BIT(5))\n#define ST90TDS_CONFIG_ERROR_1_BIT\t(BIT(6))\n#define ST90TDS_CONFIG_ERROR_2_BIT\t(BIT(7))\n \n#define ST90TDS_CONFIG_CSN_FRAME_BIT\t(BIT(7))\n#define ST90TDS_CONFIG_ERROR_3_BIT\t(BIT(8))\n#define ST90TDS_CONFIG_ERROR_4_BIT\t(BIT(9))\n \n#define ST90TDS_CONFIG_ACCESS_MODE_BIT\t(BIT(10))\n \n#define ST90TDS_CONFIG_AHB_PRFETCH_BIT\t(BIT(11))\n#define ST90TDS_CONFIG_CPU_CLK_DIS_BIT\t(BIT(12))\n \n#define ST90TDS_CONFIG_PRFETCH_BIT\t(BIT(13))\n \n#define ST90TDS_CONFIG_CPU_RESET_BIT\t(BIT(14))\n#define ST90TDS_CONFIG_CLEAR_INT_BIT\t(BIT(15))\n\n \n#define ST90TDS_CONF_IRQ_ENABLE\t\t(BIT(16))\n#define ST90TDS_CONF_RDY_ENABLE\t\t(BIT(17))\n#define ST90TDS_CONF_IRQ_RDY_ENABLE\t(BIT(16)|BIT(17))\n\nint cw1200_data_read(struct cw1200_common *priv,\n\t\t     void *buf, size_t buf_len);\nint cw1200_data_write(struct cw1200_common *priv,\n\t\t      const void *buf, size_t buf_len);\n\nint cw1200_reg_read(struct cw1200_common *priv, u16 addr,\n\t\t    void *buf, size_t buf_len);\nint cw1200_reg_write(struct cw1200_common *priv, u16 addr,\n\t\t     const void *buf, size_t buf_len);\n\nstatic inline int cw1200_reg_read_16(struct cw1200_common *priv,\n\t\t\t\t     u16 addr, u16 *val)\n{\n\t__le32 tmp;\n\tint i;\n\ti = cw1200_reg_read(priv, addr, &tmp, sizeof(tmp));\n\t*val = le32_to_cpu(tmp) & 0xfffff;\n\treturn i;\n}\n\nstatic inline int cw1200_reg_write_16(struct cw1200_common *priv,\n\t\t\t\t      u16 addr, u16 val)\n{\n\t__le32 tmp = cpu_to_le32((u32)val);\n\treturn cw1200_reg_write(priv, addr, &tmp, sizeof(tmp));\n}\n\nstatic inline int cw1200_reg_read_32(struct cw1200_common *priv,\n\t\t\t\t     u16 addr, u32 *val)\n{\n\t__le32 tmp;\n\tint i = cw1200_reg_read(priv, addr, &tmp, sizeof(tmp));\n\t*val = le32_to_cpu(tmp);\n\treturn i;\n}\n\nstatic inline int cw1200_reg_write_32(struct cw1200_common *priv,\n\t\t\t\t      u16 addr, u32 val)\n{\n\t__le32 tmp = cpu_to_le32(val);\n\treturn cw1200_reg_write(priv, addr, &tmp, sizeof(val));\n}\n\nint cw1200_indirect_read(struct cw1200_common *priv, u32 addr, void *buf,\n\t\t\t size_t buf_len, u32 prefetch, u16 port_addr);\nint cw1200_apb_write(struct cw1200_common *priv, u32 addr, const void *buf,\n\t\t     size_t buf_len);\n\nstatic inline int cw1200_apb_read(struct cw1200_common *priv, u32 addr,\n\t\t\t\t  void *buf, size_t buf_len)\n{\n\treturn cw1200_indirect_read(priv, addr, buf, buf_len,\n\t\t\t\t    ST90TDS_CONFIG_PRFETCH_BIT,\n\t\t\t\t    ST90TDS_SRAM_DPORT_REG_ID);\n}\n\nstatic inline int cw1200_ahb_read(struct cw1200_common *priv, u32 addr,\n\t\t\t\t  void *buf, size_t buf_len)\n{\n\treturn cw1200_indirect_read(priv, addr, buf, buf_len,\n\t\t\t\t    ST90TDS_CONFIG_AHB_PRFETCH_BIT,\n\t\t\t\t    ST90TDS_AHB_DPORT_REG_ID);\n}\n\nstatic inline int cw1200_apb_read_32(struct cw1200_common *priv,\n\t\t\t\t     u32 addr, u32 *val)\n{\n\t__le32 tmp;\n\tint i = cw1200_apb_read(priv, addr, &tmp, sizeof(tmp));\n\t*val = le32_to_cpu(tmp);\n\treturn i;\n}\n\nstatic inline int cw1200_apb_write_32(struct cw1200_common *priv,\n\t\t\t\t      u32 addr, u32 val)\n{\n\t__le32 tmp = cpu_to_le32(val);\n\treturn cw1200_apb_write(priv, addr, &tmp, sizeof(val));\n}\nstatic inline int cw1200_ahb_read_32(struct cw1200_common *priv,\n\t\t\t\t     u32 addr, u32 *val)\n{\n\t__le32 tmp;\n\tint i = cw1200_ahb_read(priv, addr, &tmp, sizeof(tmp));\n\t*val = le32_to_cpu(tmp);\n\treturn i;\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}