<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: RISC-V-main/rtl/as_rv32i_writeback.v Source File</title>
<link href="tabs.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.vss" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__writeback_8v_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">as_rv32i_writeback.v</div></div>
</div><!--header-->
<div class="contents">
<a href="as__rv32i__writeback_8v.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span>//////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span>// Company: UQAC</div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span>// Engineer: SHACHA</div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span>// </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span>// Create Date: 09/07/2023 01:48:15 PM</div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span>// Design Name: </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span>// Module Name: as_rv32i_writeback</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span>// Project Name: </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span>// Target Devices: </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span>// Tool Versions: </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span>// Description: Pipeline Stage 5, logic controller for the next PC and rd value [WRITEBACK STAGE]</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>/* </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>   The pipelined processor&#39;s writeback stage is handled by the as_rv32i_writeback module. This stage is in charge of determining the next programme counter (PC) value, writing data back to the destination register, and dealing with trap-related operations (interrupts and exceptions). Furthermore, the module is in charge of pipeline control, such as halting and flushing prior stages. </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>   The as_rv32i_writeback module&#39;s key features are as follows:</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> - Determining the next programme counter (PC) value and updating the o_next_pc register: If the module detects an interrupt or exception, it sets the PC to the trap address (i_trap_address) and asserts the o_change_pc signal. When the processor exits a trap, the module sets the PC to the return address (i_return_address) and asserts the o_change_pc signal. In normal operation, the preceding stage&#39;s PC value (i_pc) is passed across.</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> - Handling destination register writeback: Based on the instruction&#39;s opcode and funct3 fields, the module writes data back to the target register: If the instruction is a load operation, memory data (i_data_load) is written back. The CSR value (i_csr_out) is written back if the instruction is a CSR write operation. In other circumstances, the data is computed and written back at the ALU stage (i_rd). The i_wr_rd input and the current pipeline control state (i_ce and o_stall) are used to determine the o_wr_rd signal. The i_rd_addr input is used to send over the destination register address (o_rd_addr).</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> - Trap-handler control: The module handles interrupts and exceptions by checking the i_go_to_trap and i_return_from_trap input signals. When the processor enters a trap, it sets the o_next_pc register to the trap address (i_trap_address) and flushes the pipeline. When the processor exits a trap, it sets the o_next_pc register to the return address (i_return_address) and flushes the pipeline.</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> - Pipeline control: When necessary, the module can stall the pipeline by asserting the o_stall signal. Based on the condition of the pipeline and trap-related activities, it can additionally flush the current and prior stages by asserting the o_flush signal.</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>*/</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>// Dependencies: </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>// </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>// Revision:</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>// Revision 0.01 - File Created</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>// Additional Comments:</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>// </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>////////////////////////////////////////////////////////////////////////////////// </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>`timescale 1ns / 1ps</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>`default_nettype none</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>`include &quot;as_rv32i_header.vh&quot;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>module as_rv32i_writeback (</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    input wire[2:0] i_funct3, //function type </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    input wire[31:0] i_data_load, //data to be loaded to base reg</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    input wire[31:0] i_csr_out, //CSR value to be loaded to basereg</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    input wire i_opcode_load,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    input wire i_opcode_system, </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    /// Basereg Control ///</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    input wire i_wr_rd,         //write rd to basereg if enabled (from previous stage)</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    output reg o_wr_rd,         //write rd to the base reg if enabled</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    input wire[4:0] i_rd_addr,  //address for destination register (from previous stage)</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    output reg[4:0] o_rd_addr,  //address for destination register</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    input wire[31:0] i_rd,      //value to be written back to destination register (from previous stage)</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    output reg[31:0] o_rd,      //value to be written back to destination register</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    /// PC Control ///</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    input wire[31:0] i_pc,      //pc value (from previous stage)</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    output reg[31:0] o_next_pc, //new pc value</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    output reg o_change_pc,     //high if PC needs to jump</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    /// Trap-Handler ///</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    input wire i_go_to_trap,            //high before going to trap (if exception/interrupt detected)</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    input wire i_return_from_trap,      //high before returning from trap (via mret)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    input wire[31:0] i_return_address,  //mepc CSR</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    input wire[31:0] i_trap_address,    //mtvec CSR</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    /// Pipeline Control ///</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    input wire i_ce,    //input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    output reg o_stall, //informs pipeline to stall</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    output reg o_flush  //flush previous stages</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>//</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    //determine next value of pc and o_rd</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    always @* begin</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        o_stall = 0; //stall when this stage needs wait time</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        o_flush = 0; //flush this stage along with previous stages when changing PC</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        o_wr_rd = i_wr_rd &amp;&amp; i_ce &amp;&amp; !o_stall;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>        o_rd_addr = i_rd_addr;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>        o_rd = 0;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        o_next_pc = 0;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        o_change_pc = 0;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        if(i_go_to_trap) begin</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            o_change_pc = 1;            //change PC only when ce of this stage is high (o_change_pc is valid)</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>            o_next_pc = i_trap_address; //interrupt or exception detected so go to trap address (mtvec value)</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            o_flush = i_ce;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            o_wr_rd = 0;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        end</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        else if(i_return_from_trap) begin</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            o_change_pc = 1;                //change PC only when ce of this stage is high (o_change_pc is valid)</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>             o_next_pc = i_return_address;  //return from trap via mret (mepc value)</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>             o_flush = i_ce;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>             o_wr_rd = 0;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        end</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>        else begin //normal operation</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>            if(i_opcode_load) o_rd = i_data_load; //load data from memory to basereg</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>            else if(i_opcode_system &amp;&amp; i_funct3!=0) begin //CSR write</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                o_rd = i_csr_out; </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>            end</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            else o_rd = i_rd; //rd value is already computed at ALU stage</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        end</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>        </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    end</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>endmodule</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_2820ad9171bf05546b333ebb8bc9bb96.html">rtl</a></li><li class="navelem"><a class="el" href="as__rv32i__writeback_8v.html">as_rv32i_writeback.v</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
