,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/shared/patmos-chip/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow completed,3h47m23s0ms,1h48m16s0ms,13577.664487339147,10.2784,4073.299346201744,4.34,30207.82,41867,0,0,0,0,0,0,-1,110,29309,-1,-1,3520838,397535,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,2880019814.0,0.0,9.18,11.08,3.01,6.58,-1,37528,64012,2131,28601,0,0,0,41776,1787,250,941,1906,7704,2703,1478,10274,5362,5284,40,3498,136424,0,139922,10.0,100.0,100,AREA 0,5,30,1,180,180,0.25,0.3,sky130_fd_sc_hd,2,4
