Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date             : Wed Oct 21 14:55:14 2020
| Host             : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.691        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.410        |
| Device Static (W)        | 1.280        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.0         |
| Junction Temperature (C) | 29.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.065 |       12 |       --- |             --- |
| CLB Logic                |     0.030 |    18770 |       --- |             --- |
|   LUT as Logic           |     0.025 |     6255 |    425280 |            1.47 |
|   Register               |     0.003 |     9637 |    850560 |            1.13 |
|   LUT as Shift Register  |     0.001 |      189 |    213600 |            0.09 |
|   LUT as Distributed RAM |    <0.001 |      336 |    213600 |            0.16 |
|   CARRY8                 |    <0.001 |      122 |     53160 |            0.23 |
|   Others                 |     0.000 |      691 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       72 |    425280 |            0.02 |
| Signals                  |     0.032 |    15256 |       --- |             --- |
| Block RAM                |     0.019 |     12.5 |      1080 |            1.16 |
| MMCM                     |     0.189 |        0 |       --- |             --- |
| DSPs                     |    <0.001 |        1 |      4272 |            0.02 |
| I/O                      |     0.009 |        4 |       347 |            1.15 |
| GTY                      |     0.375 |        1 |        16 |            6.25 |
| PS8                      |     2.691 |        1 |       --- |             --- |
| Static Power             |     1.280 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     1.181 |          |           |                 |
| Total                    |     4.691 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.524 |       0.213 |      0.310 |
| Vccint_io       |       0.850 |     0.073 |       0.002 |      0.071 |
| Vccbram         |       0.850 |     0.005 |       0.001 |      0.004 |
| Vccaux          |       1.800 |     0.384 |       0.105 |      0.279 |
| Vccaux_io       |       1.800 |     0.062 |       0.004 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.067 |       1.032 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.010 |       0.000 |      0.010 |
| DACAVCC         |       0.925 |     0.008 |       0.000 |      0.008 |
| DACAVCCAUX      |       1.800 |     0.000 |       0.000 |      0.000 |
| DACAVTT         |       2.500 |     0.005 |       0.000 |      0.005 |
| ADCAVCC         |       0.925 |     0.012 |       0.000 |      0.012 |
| ADCAVCCAUX      |       1.800 |     0.049 |       0.000 |      0.049 |
| VCCSDFEC        |       0.850 |     0.030 |       0.000 |      0.030 |
| MGTYAVcc        |       0.900 |     0.122 |       0.073 |      0.049 |
| MGTYAVtt        |       1.200 |     0.222 |       0.199 |      0.024 |
| MGTYVccaux      |       1.800 |     0.022 |       0.019 |      0.003 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                                                                                                                                                                                                   | Constraint (ns) |
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100_p          | clk_100_p                                                                                                                                                                                                                                                |             7.8 |
| clk_pl_0           | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                                                                                                                                                                                                    |            10.0 |
| dclk_buf           | tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf                                                                                                                                                                                         |            12.8 |
| ethclk0            | ref_clk_p0                                                                                                                                                                                                                                               |             6.4 |
| qpll0clk_in[0]     | tengbaser_infra0_inst/i_xxv_ethernet_1_common_wrapper/xxv_ethernet_1_gt_gtye4_common_wrapper_i/common_inst/qpll0clk_in[0]                                                                                                                                |             0.2 |
| qpll0refclk_in[0]  | tengbaser_infra0_inst/i_xxv_ethernet_1_common_wrapper/xxv_ethernet_1_gt_gtye4_common_wrapper_i/common_inst/qpll0refclk_in[0]                                                                                                                             |             6.4 |
| rxoutclk_out[0]    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]    |             6.4 |
| txoutclk_out[0]    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]    |             6.4 |
| txoutclkpcs_out[0] | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |             6.2 |
| user_clk_mmcm      | zcu111_infr_inst/user_clk_mmcm                                                                                                                                                                                                                           |             3.9 |
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------+-----------+
| Name                                                                   | Power (W) |
+------------------------------------------------------------------------+-----------+
| top                                                                    |     3.410 |
|   axi4lite_interconnect                                                |     0.007 |
|     axi4lite_sw_reg_inst                                               |     0.002 |
|     axi4lite_tx_snapshot_ss_bram_inst                                  |     0.004 |
|       ipb_tx_snapshot_ss_bram_dp_ram_inst                              |     0.004 |
|   tengbaser_infra0_inst                                                |     0.108 |
|     i_xxv_ethernet_1_clocking_wrapper                                  |     0.108 |
|   tengbaser_phy1                                                       |     0.417 |
|     inst                                                               |     0.417 |
|       i_tengbaser_phy_ultrascale_gt                                    |     0.378 |
|       i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0 |     0.001 |
|       i_tengbaser_phy_ultrascale_top_0                                 |     0.034 |
|       i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0 |     0.003 |
|   tengbe_test_gbe0                                                     |     0.055 |
|     ten_gig_eth_mac_inst                                               |     0.017 |
|     tge_rx_inst                                                        |     0.010 |
|       rx_cpu_enabled.cpu_rx_buffer                                     |     0.003 |
|       rx_packet_ctrl_fifo_inst                                         |     0.001 |
|       use_bram.rx_packet_fifo_bram_inst                                |     0.003 |
|     tge_tx_inst                                                        |     0.026 |
|       arp_cache_inst                                                   |     0.004 |
|       large_packet_gen.tx_ctrl_fifo_ext                                |     0.002 |
|       large_packet_gen.tx_data_fifo_ext                                |     0.002 |
|       tx_cpu_enabled.cpu_tx_buffer                                     |     0.005 |
|       tx_packet_ctrl_fifo_inst                                         |     0.003 |
|       tx_packet_fifo_inst                                              |     0.005 |
|     wb_attach_inst                                                     |     0.001 |
|   tengbe_test_gbe0_wb2axi4lite                                         |     0.001 |
|   tengbe_test_inst                                                     |     0.015 |
|     tengbe_test_struct                                                 |     0.015 |
|       gbe0                                                             |     0.009 |
|       pkt_sim                                                          |     0.003 |
|       tx_snapshot                                                      |     0.002 |
|   zcu111_infr_inst                                                     |     0.092 |
|     i_clk                                                              |     0.002 |
|   zcu111_inst                                                          |     2.712 |
|     axi_interconnect_0                                                 |     0.015 |
|       m00_couplers                                                     |     0.003 |
|       m01_couplers                                                     |     0.005 |
|       xbar                                                             |     0.007 |
|     axi_protocol_convert_2                                             |     0.004 |
|       inst                                                             |     0.004 |
|     zynq_ultra_ps_e_0                                                  |     2.693 |
|       U0                                                               |     2.693 |
+------------------------------------------------------------------------+-----------+


