<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_f_s_m_c___bank2___type_def" xml:lang="en-US">
<title>FSMC_Bank2_TypeDef Struct Reference</title>
<indexterm><primary>FSMC_Bank2_TypeDef</primary></indexterm>
<para>

<para>Flexible Static Memory Controller Bank2. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2___type_def_1ab0cb1d704ee64c62ad5be55522a2683a">PCR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2___type_def_1a89623ee198737b29dc0a803310605a83">SR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2___type_def_1a2e5a7a96de68a6612affa6df8c309c3d">PMEM2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2___type_def_1a9c1bc909ec5ed32df45444488ea6668b">PATT2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_f_s_m_c___bank2___type_def_1af86c61a5d38a4fc9cef942a12744486b">RESERVED0</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2___type_def_1a05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Flexible Static Memory Controller Bank2. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_f_s_m_c___bank2___type_def_1a05a47a1664adc7a3db3fa3e83fe883b4"/><section>
    <title>ECCR2</title>
<indexterm><primary>ECCR2</primary><secondary>FSMC_Bank2_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_TypeDef</primary><secondary>ECCR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ECCR2</computeroutput></para>
<para>NAND Flash ECC result registers 2, Address offset: 0x74 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2___type_def_1a9c1bc909ec5ed32df45444488ea6668b"/><section>
    <title>PATT2</title>
<indexterm><primary>PATT2</primary><secondary>FSMC_Bank2_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_TypeDef</primary><secondary>PATT2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PATT2</computeroutput></para>
<para>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2___type_def_1ab0cb1d704ee64c62ad5be55522a2683a"/><section>
    <title>PCR2</title>
<indexterm><primary>PCR2</primary><secondary>FSMC_Bank2_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_TypeDef</primary><secondary>PCR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PCR2</computeroutput></para>
<para>NAND Flash control register 2, Address offset: 0x60 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2___type_def_1a2e5a7a96de68a6612affa6df8c309c3d"/><section>
    <title>PMEM2</title>
<indexterm><primary>PMEM2</primary><secondary>FSMC_Bank2_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_TypeDef</primary><secondary>PMEM2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PMEM2</computeroutput></para>
<para>NAND Flash Common memory space timing register 2, Address offset: 0x68 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2___type_def_1af86c61a5d38a4fc9cef942a12744486b"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>FSMC_Bank2_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para>
<para>Reserved, 0x70 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2___type_def_1a89623ee198737b29dc0a803310605a83"/><section>
    <title>SR2</title>
<indexterm><primary>SR2</primary><secondary>FSMC_Bank2_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_TypeDef</primary><secondary>SR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR2</computeroutput></para>
<para>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
