{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-465,-171",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 930 -y 80 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 930 -y 60 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 930 -y 100 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 930 -y 120 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 500 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 56 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 36 57 58 59 60 61 62 69 66 67 65 64 68 63 70 71 72 73} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 120R -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 0L -pinDir sys_clk_gt left -pinY sys_clk_gt 20L -pinDir sys_rst_n left -pinY sys_rst_n 120L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 180R -pinDir user_lnk_up right -pinY user_lnk_up 200R -pinDir axi_aclk right -pinY axi_aclk 160R -pinDir axi_aresetn right -pinY axi_aresetn 140R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 220R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 40L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 240R -pinDir msi_enable right -pinY msi_enable 260R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 280R -pinDir interrupt_out right -pinY interrupt_out 300R
preplace inst clock_buffer -pg 1 -lvl 1 -x 170 -y 60 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst one -pg 1 -lvl 1 -x 170 -y 180 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi4_master_plug -pg 1 -lvl 3 -x 800 -y 180 -defaultsOSRD -pinDir AXI left -pinY AXI 0L -pinDir clk left -pinY clk 20L
preplace netloc clock_buffer_IBUF_DS_ODIV2 1 1 1 N 60
preplace netloc clock_buffer_IBUF_OUT 1 1 1 N 80
preplace netloc one_dout 1 1 1 N 180
preplace netloc pcie_bridge_axi_aresetn 1 2 2 670J 100 N
preplace netloc pcie_bridge_axi_aclk 1 2 2 690 120 N
preplace netloc CLK_IN_D_0_1 1 0 1 N 60
preplace netloc Conn1 1 2 2 NJ 80 N
preplace netloc pcie_bridge_M_AXI_B 1 2 2 NJ 60 N
preplace netloc axi4_master_plug_0_AXI 1 2 1 N 180
levelinfo -pg 1 0 170 500 800 930
pagesize -pg 1 -db -bbox -sgen -160 0 1070 420
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-271,-132",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIE_REFCLK0 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 460 -y 150 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 1 -x 160 -y 120 -defaultsOSRD
preplace netloc clock_buffer_IBUF_DS_ODIV2 1 1 1 N 130
preplace netloc clock_buffer_IBUF_OUT 1 1 1 300 110n
preplace netloc CLK_IN_D_0_1 1 0 1 N 120
levelinfo -pg 1 0 160 460 630
pagesize -pg 1 -db -bbox -sgen -140 0 630 300
"
}

