Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 18 23:39:32 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rs232_reciver_control_sets_placed.rpt
| Design       : rs232_reciver
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              22 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+---------------------+------------------+----------------+--------------+
|           Clock Signal          | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------+---------------------+------------------+----------------+--------------+
|  clk_o_BUFG                     | bit_buffer[0] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[4] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[6] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[2] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[3] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[7] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[1] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     | bit_buffer[5] |                     |                1 |              1 |         1.00 |
|  clk_o_BUFG                     |               | clock_16[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_o_BUFG                     |               |                     |                3 |              6 |         2.00 |
|  display_comp/clock_divider/CLK |               | rst_i_IBUF          |                2 |             14 |         7.00 |
|  clk_o_BUFG                     | digit_i[23]   |                     |                3 |             14 |         4.67 |
|  clk_i_IBUF_BUFG                |               | rst_i_IBUF          |               10 |             28 |         2.80 |
+---------------------------------+---------------+---------------------+------------------+----------------+--------------+


