

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Thu Jan 31 14:03:38 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        SubSample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1775780|  1775780|  1775780|  1775780|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |        2|        2|         1|          -|          -|     3|    no    |
        |- loop_height  |  1775776|  1775776|      1688|          -|          -|  1052|    no    |
        | + loop_width  |     1685|     1685|         5|          1|          1|  1682|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_7)
	3  / (tmp_7)
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	9  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 16 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 17 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 18 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%k_buf_1_val_3 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 19 'alloca' 'k_buf_1_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%k_buf_1_val_4 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 20 'alloca' 'k_buf_1_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%k_buf_1_val_5 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 21 'alloca' 'k_buf_1_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%k_buf_2_val_3 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 22 'alloca' 'k_buf_2_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_2_val_4 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 23 'alloca' 'k_buf_2_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_2_val_5 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 24 'alloca' 'k_buf_2_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %arrayctor.loop1.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = phi i2 [ %tmp_6, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 26 'phi' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.56ns)   --->   "%tmp_6 = add i2 %tmp_5, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 27 'add' 'tmp_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 28 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 29 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.95ns)   --->   "%tmp_7 = icmp eq i2 %tmp_5, -2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 30 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %._crit_edge.i.i.preheader, label %arrayctor.loop1.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 33 'alloca' 'src_kernel_win_0_va' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 34 'alloca' 'src_kernel_win_0_va_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 35 'alloca' 'src_kernel_win_0_va_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 36 'alloca' 'src_kernel_win_0_va_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 37 'alloca' 'src_kernel_win_0_va_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 38 'alloca' 'src_kernel_win_0_va_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va = alloca i8"   --->   Operation 39 'alloca' 'src_kernel_win_1_va' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_1 = alloca i8"   --->   Operation 40 'alloca' 'src_kernel_win_1_va_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_2 = alloca i8"   --->   Operation 41 'alloca' 'src_kernel_win_1_va_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_3 = alloca i8"   --->   Operation 42 'alloca' 'src_kernel_win_1_va_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_4 = alloca i8"   --->   Operation 43 'alloca' 'src_kernel_win_1_va_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_5 = alloca i8"   --->   Operation 44 'alloca' 'src_kernel_win_1_va_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va = alloca i8"   --->   Operation 45 'alloca' 'src_kernel_win_2_va' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_1 = alloca i8"   --->   Operation 46 'alloca' 'src_kernel_win_2_va_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_2 = alloca i8"   --->   Operation 47 'alloca' 'src_kernel_win_2_va_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_3 = alloca i8"   --->   Operation 48 'alloca' 'src_kernel_win_2_va_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_4 = alloca i8"   --->   Operation 49 'alloca' 'src_kernel_win_2_va_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_5 = alloca i8"   --->   Operation 50 'alloca' 'src_kernel_win_2_va_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 51 'alloca' 'right_border_buf_0_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 52 'alloca' 'right_border_buf_0_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%right_border_buf_2_s = alloca i8"   --->   Operation 53 'alloca' 'right_border_buf_2_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 54 'alloca' 'right_border_buf_0_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 55 'alloca' 'right_border_buf_0_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%right_border_buf_2_1 = alloca i8"   --->   Operation 56 'alloca' 'right_border_buf_2_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 57 'alloca' 'right_border_buf_0_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 58 'alloca' 'right_border_buf_0_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%right_border_buf_2_2 = alloca i8"   --->   Operation 59 'alloca' 'right_border_buf_2_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%right_border_buf_1_s = alloca i8"   --->   Operation 60 'alloca' 'right_border_buf_1_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%right_border_buf_1_1 = alloca i8"   --->   Operation 61 'alloca' 'right_border_buf_1_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%right_border_buf_2_3 = alloca i8"   --->   Operation 62 'alloca' 'right_border_buf_2_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%right_border_buf_1_2 = alloca i8"   --->   Operation 63 'alloca' 'right_border_buf_1_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%right_border_buf_1_3 = alloca i8"   --->   Operation 64 'alloca' 'right_border_buf_1_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%right_border_buf_2_4 = alloca i8"   --->   Operation 65 'alloca' 'right_border_buf_2_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%right_border_buf_1_4 = alloca i8"   --->   Operation 66 'alloca' 'right_border_buf_1_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%right_border_buf_1_5 = alloca i8"   --->   Operation 67 'alloca' 'right_border_buf_1_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%right_border_buf_2_5 = alloca i8"   --->   Operation 68 'alloca' 'right_border_buf_2_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %._crit_edge.i.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 69 'br' <Predicate = (tmp_7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ %i_V, %8 ], [ 0, %._crit_edge.i.i.preheader ]"   --->   Operation 70 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%t_V_cast = zext i11 %t_V to i12" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 71 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %t_V, -996" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 72 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 73 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1052, i64 1052, i64 1052)"   --->   Operation 74 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"filter<4096, 4096, ap_int<8>, int, 1050, 1680, 3, 3>.exit", label %0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'specregionbegin' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.88ns)   --->   "%tmp_1 = icmp ult i11 %t_V, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'icmp' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%tmp_73_0_0_not = xor i1 %tmp_1, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'xor' 'tmp_73_0_0_not' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.77ns)   --->   "%icmp = icmp ne i10 %tmp, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'icmp' 'icmp' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.88ns)   --->   "%tmp_2 = icmp eq i11 %t_V, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 82 'icmp' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.88ns)   --->   "%tmp_117_0_1 = icmp eq i11 %t_V, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 83 'icmp' 'tmp_117_0_1' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.88ns)   --->   "%tmp_3 = icmp ugt i11 %t_V, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'icmp' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.63ns)   --->   "%tmp_4 = add i12 %t_V_cast, -1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'add' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i412_i)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_4, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'bitselect' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i412_i)   --->   "%rev = xor i1 %tmp_8, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 87 'xor' 'rev' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.99ns)   --->   "%tmp_9 = icmp slt i12 %tmp_4, 1050" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i412_i = and i1 %tmp_9, %rev" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'and' 'or_cond_i412_i' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_4, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 90 'bitselect' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.63ns)   --->   "%p_assign_7 = sub i12 1, %t_V_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'sub' 'p_assign_7' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.69ns)   --->   "%p_p2_i413_i = select i1 %tmp_10, i12 %p_assign_7, i12 %tmp_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 92 'select' 'p_p2_i413_i' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_p2_i413_i_0_cast_ca = sext i12 %p_p2_i413_i to i14" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'sext' 'p_p2_i413_i_0_cast_ca' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.99ns)   --->   "%tmp_11 = icmp slt i12 %p_p2_i413_i, 1050" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 94 'icmp' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.67ns)   --->   "%p_assign_8 = sub i14 2098, %p_p2_i413_i_0_cast_ca" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 95 'sub' 'p_assign_8' <Predicate = (!exitcond1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.63ns)   --->   "%p_assign_6_0_1 = add i12 %t_V_cast, -2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'add' 'p_assign_6_0_1' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'bitselect' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'bitselect' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i11 %t_V to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'trunc' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.56ns)   --->   "%tmp_15 = sub i2 -2, %tmp_14" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'sub' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i12 %p_assign_6_0_1 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'trunc' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_18 = select i1 %tmp_13, i2 %tmp_15, i2 %tmp_16" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'select' 'tmp_18' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.63ns)   --->   "%p_assign_6_0_2 = add i12 %t_V_cast, -3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'add' 'p_assign_6_0_2' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'bitselect' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 105 'bitselect' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_21 = trunc i11 %t_V to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 106 'trunc' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_22 = xor i2 %tmp_21, -1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'xor' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i12 %p_assign_6_0_2 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'trunc' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_24 = select i1 %tmp_20, i2 %tmp_22, i2 %tmp_23" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'select' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i12 %p_p2_i413_i to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'trunc' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_26 = trunc i12 %tmp_4 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'trunc' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_27 = trunc i12 %p_p2_i413_i to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'trunc' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_28 = trunc i14 %p_assign_8 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 113 'trunc' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_29 = select i1 %tmp_11, i2 %tmp_27, i2 %tmp_28" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'select' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_31 = select i1 %or_cond_i412_i, i2 %tmp_26, i2 %tmp_29" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'select' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp_33 = sub i2 1, %tmp_31" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'sub' 'tmp_33' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_34 = select i1 %tmp_12, i2 %tmp_18, i2 %tmp_16" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'select' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9_0_1_t = sub i2 1, %tmp_34" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'sub' 'row_assign_9_0_1_t' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_40 = select i1 %tmp_19, i2 %tmp_24, i2 %tmp_23" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'select' 'tmp_40' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9_0_2_t = sub i2 1, %tmp_40" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'sub' 'row_assign_9_0_2_t' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.56ns)   --->   "%tmp_41 = sub i2 -2, %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'sub' 'tmp_41' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_1_0_t)   --->   "%tmp_42 = select i1 %tmp_11, i2 %tmp_25, i2 %tmp_41" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'select' 'tmp_42' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_1_0_t)   --->   "%tmp_43 = trunc i12 %tmp_4 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'trunc' 'tmp_43' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_1_0_t)   --->   "%tmp_44 = select i1 %or_cond_i412_i, i2 %tmp_43, i2 %tmp_42" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'select' 'tmp_44' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9_1_0_t = sub i2 1, %tmp_44" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'sub' 'row_assign_9_1_0_t' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 126 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 127 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge401.i.2 ]"   --->   Operation 128 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%t_V_2_cast = zext i11 %t_V_2 to i12" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 129 'zext' 't_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_2, -366" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 130 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 131 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_46 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 132 'partselect' 'tmp_46' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_46, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'icmp' 'icmp1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'add' 'ImagLoc_x' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast66_cas = sext i12 %ImagLoc_x to i14" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 135 'sext' 'ImagLoc_x_cast66_cas' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 136 'bitselect' 'tmp_47' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev1 = xor i1 %tmp_47, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'xor' 'rev1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.99ns)   --->   "%tmp_30 = icmp slt i12 %ImagLoc_x, 1680" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'icmp' 'tmp_30' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_30, %rev1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'and' 'or_cond_i_i' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 140 'bitselect' 'tmp_48' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.63ns)   --->   "%p_assign_1 = sub i12 1, %t_V_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 141 'sub' 'p_assign_1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_48, i12 %p_assign_1, i12 %ImagLoc_x" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 142 'select' 'p_p2_i_i' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast_cast = sext i12 %p_p2_i_i to i14" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 143 'sext' 'p_p2_i_i_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.99ns)   --->   "%tmp_32 = icmp slt i12 %p_p2_i_i, 1680" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 144 'icmp' 'tmp_32' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (1.67ns)   --->   "%p_assign_2 = sub i14 3358, %p_p2_i_i_cast_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 145 'sub' 'p_assign_2' <Predicate = (!exitcond)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp = select i1 %or_cond_i_i, i14 %ImagLoc_x_cast66_cas, i14 %p_assign_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 146 'select' 'sel_tmp' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_30_not = xor i1 %tmp_30, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'xor' 'tmp_30_not' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = or i1 %tmp_47, %tmp_30_not" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 148 'or' 'sel_tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_32, %sel_tmp1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 149 'and' 'sel_tmp2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.70ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp2, i14 %p_p2_i_i_cast_cast, i14 %sel_tmp" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 150 'select' 'x' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i14 %x to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 151 'trunc' 'tmp_49' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_30, %tmp_73_0_0_not" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 152 'or' 'brmerge' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge394.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %borderInterpolate.exit411.i.0.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit468.i.0.0", label %._crit_edge396.i.0.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 155 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_117_0_1, label %"operator().exit468.i.0.1", label %._crit_edge396.i.0.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 156 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit468.i.0.2", label %._crit_edge396.i.0.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.0_ifconv"   --->   Operation 158 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader389.i.preheader.0, label %._crit_edge394.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'and' 'or_cond_i' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0", label %._crit_edge401.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %5, label %._crit_edge394.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 162 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit411.i.1.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 163 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit468.i.1.0", label %._crit_edge396.i.1.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %tmp_117_0_1, label %"operator().exit468.i.1.1", label %._crit_edge396.i.1.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit468.i.1.2", label %._crit_edge396.i.1.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.1_ifconv"   --->   Operation 167 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader389.i.preheader.1, label %._crit_edge394.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1", label %._crit_edge401.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %7, label %._crit_edge394.i.2_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp, label %6, label %borderInterpolate.exit411.i.2.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit468.i.2.0", label %._crit_edge396.i.2.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 172 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_117_0_1, label %"operator().exit468.i.2.1", label %._crit_edge396.i.2.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit468.i.2.2", label %._crit_edge396.i.2.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.2_ifconv"   --->   Operation 175 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader389.i.preheader.2, label %._crit_edge394.i.2_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2", label %._crit_edge401.i.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 177 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%x_cast = sext i14 %x to i32" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'sext' 'x_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_35 = zext i32 %x_cast to i64" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 180 'zext' 'tmp_35' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1680 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1680 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 184 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1680 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 186 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%k_buf_1_val_3_addr = getelementptr [1680 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'getelementptr' 'k_buf_1_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%k_buf_1_val_4_addr = getelementptr [1680 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'getelementptr' 'k_buf_1_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 190 [2/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 190 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%k_buf_1_val_5_addr = getelementptr [1680 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 191 'getelementptr' 'k_buf_1_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 192 [2/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%k_buf_2_val_3_addr = getelementptr [1680 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'getelementptr' 'k_buf_2_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 194 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%k_buf_2_val_4_addr = getelementptr [1680 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 195 'getelementptr' 'k_buf_2_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 196 [2/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 196 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%k_buf_2_val_5_addr = getelementptr [1680 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_35" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 197 'getelementptr' 'k_buf_2_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 198 [2/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 198 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>

State 6 <SV = 5> <Delay = 7.52>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%right_border_buf_2_6 = load i8* %right_border_buf_2_1"   --->   Operation 199 'load' 'right_border_buf_2_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%right_border_buf_2_7 = load i8* %right_border_buf_2_3"   --->   Operation 200 'load' 'right_border_buf_2_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%right_border_buf_2_8 = load i8* %right_border_buf_2_5"   --->   Operation 201 'load' 'right_border_buf_2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1682, i64 1682, i64 1682)"   --->   Operation 202 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_s"   --->   Operation 203 'load' 'right_border_buf_0_6' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_1"   --->   Operation 204 'load' 'right_border_buf_0_7' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_2"   --->   Operation 205 'load' 'right_border_buf_0_8' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_3"   --->   Operation 206 'load' 'right_border_buf_0_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_4"   --->   Operation 207 'load' 'right_border_buf_0_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_5"   --->   Operation 208 'load' 'right_border_buf_0_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 209 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 210 'specregionbegin' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 211 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 212 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 212 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 213 [1/1] (0.97ns)   --->   "%col_assign_2_0_t = xor i2 %tmp_49, -1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 213 'xor' 'col_assign_2_0_t' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (1.77ns)   --->   "%tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_7, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'mux' 'tmp_36' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_36" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 217 [1/1] (1.77ns)   --->   "%tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_8, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'mux' 'tmp_37' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_37" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 219 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 220 [1/1] (1.77ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'mux' 'tmp_38' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_38" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (3.63ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'read' 'tmp_50' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 223 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.0.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.0.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.0.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'load' 'right_border_buf_0_12' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'load' 'right_border_buf_0_13' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = load i8* %right_border_buf_0_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'load' 'right_border_buf_0_14' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 233 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 234 [1/1] (3.63ns)   --->   "%tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'read' 'tmp_52' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 235 [1/1] (3.25ns)   --->   "store i8 %tmp_52, i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_14, i8* %right_border_buf_0_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 242 'br' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (1.77ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_33)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 243 'mux' 'tmp_39' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_3, i8 %tmp_39, i8 %col_buf_0_val_0_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 244 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (1.77ns)   --->   "%tmp_45 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_1_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 245 'mux' 'tmp_45' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_3, i8 %tmp_45, i8 %col_buf_0_val_1_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 246 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (1.77ns)   --->   "%tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_2_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 247 'mux' 'tmp_51' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_3, i8 %tmp_51, i8 %col_buf_0_val_2_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 248 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%right_border_buf_1_6 = load i8* %right_border_buf_1_s"   --->   Operation 249 'load' 'right_border_buf_1_6' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%right_border_buf_1_7 = load i8* %right_border_buf_1_1"   --->   Operation 250 'load' 'right_border_buf_1_7' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%right_border_buf_1_8 = load i8* %right_border_buf_1_2"   --->   Operation 251 'load' 'right_border_buf_1_8' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%right_border_buf_1_9 = load i8* %right_border_buf_1_3"   --->   Operation 252 'load' 'right_border_buf_1_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%right_border_buf_1_10 = load i8* %right_border_buf_1_4"   --->   Operation 253 'load' 'right_border_buf_1_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%right_border_buf_1_11 = load i8* %right_border_buf_1_5"   --->   Operation 254 'load' 'right_border_buf_1_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 255 [1/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 255 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 256 [1/1] (1.77ns)   --->   "%tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_6, i8 %right_border_buf_1_7, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 256 'mux' 'tmp_58' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (1.24ns)   --->   "%col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_58" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 257 'select' 'col_buf_1_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 258 [1/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 258 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 259 [1/1] (1.77ns)   --->   "%tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_8, i8 %right_border_buf_1_9, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 259 'mux' 'tmp_59' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (1.24ns)   --->   "%col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_59" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 260 'select' 'col_buf_1_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 261 [1/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 261 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 262 [1/1] (1.77ns)   --->   "%tmp_60 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_10, i8 %right_border_buf_1_11, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 262 'mux' 'tmp_60' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (1.24ns)   --->   "%col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_60" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 263 'select' 'col_buf_1_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (3.63ns)   --->   "%tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 264 'read' 'tmp_63' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 265 [1/1] (3.25ns)   --->   "store i8 %tmp_63, i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 265 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.1.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 266 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (3.25ns)   --->   "store i8 %tmp_63, i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 267 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.1.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 268 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (3.25ns)   --->   "store i8 %tmp_63, i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 269 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.1.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 270 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%right_border_buf_1_12 = load i8* %right_border_buf_1_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 271 'load' 'right_border_buf_1_12' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%right_border_buf_1_13 = load i8* %right_border_buf_1_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 272 'load' 'right_border_buf_1_13' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%right_border_buf_1_14 = load i8* %right_border_buf_1_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 273 'load' 'right_border_buf_1_14' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 274 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 275 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 275 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 276 [1/1] (3.63ns)   --->   "%tmp_64 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 276 'read' 'tmp_64' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 277 [1/1] (3.25ns)   --->   "store i8 %tmp_64, i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 277 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_14, i8* %right_border_buf_1_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 278 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 279 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_13, i8* %right_border_buf_1_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 280 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 281 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_12, i8* %right_border_buf_1_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 282 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 283 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 284 'br' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (1.77ns)   --->   "%tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_1_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 285 'mux' 'tmp_61' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (1.24ns)   --->   "%src_kernel_win_1_va_6 = select i1 %tmp_3, i8 %tmp_61, i8 %col_buf_1_val_0_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 286 'select' 'src_kernel_win_1_va_6' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (1.77ns)   --->   "%tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_1_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 287 'mux' 'tmp_65' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (1.24ns)   --->   "%src_kernel_win_1_va_7 = select i1 %tmp_3, i8 %tmp_65, i8 %col_buf_1_val_1_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 288 'select' 'src_kernel_win_1_va_7' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (1.77ns)   --->   "%tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_2_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 289 'mux' 'tmp_66' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (1.24ns)   --->   "%src_kernel_win_1_va_8 = select i1 %tmp_3, i8 %tmp_66, i8 %col_buf_1_val_2_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 290 'select' 'src_kernel_win_1_va_8' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%right_border_buf_2_9 = load i8* %right_border_buf_2_s"   --->   Operation 291 'load' 'right_border_buf_2_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%right_border_buf_2_10 = load i8* %right_border_buf_2_2"   --->   Operation 292 'load' 'right_border_buf_2_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%right_border_buf_2_11 = load i8* %right_border_buf_2_4"   --->   Operation 293 'load' 'right_border_buf_2_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 294 [1/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 294 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 295 [1/1] (1.77ns)   --->   "%tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_8, i8 %right_border_buf_2_11, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 295 'mux' 'tmp_72' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (1.24ns)   --->   "%col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_72" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 296 'select' 'col_buf_2_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 297 [1/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 297 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 298 [1/1] (1.77ns)   --->   "%tmp_73 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_7, i8 %right_border_buf_2_10, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 298 'mux' 'tmp_73' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (1.24ns)   --->   "%col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_73" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 299 'select' 'col_buf_2_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 300 [1/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 300 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 301 [1/1] (1.77ns)   --->   "%tmp_74 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_6, i8 %right_border_buf_2_9, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 301 'mux' 'tmp_74' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (1.24ns)   --->   "%col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_74" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 302 'select' 'col_buf_2_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (3.63ns)   --->   "%tmp_83 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 303 'read' 'tmp_83' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 304 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 304 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.2.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 305 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 306 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.2.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 307 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 308 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.2.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 309 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 310 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 311 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 311 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 312 [1/1] (3.63ns)   --->   "%tmp_84 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 312 'read' 'tmp_84' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 313 [1/1] (3.25ns)   --->   "store i8 %tmp_84, i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 313 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 314 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_8, i8* %right_border_buf_2_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 315 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 316 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_7, i8* %right_border_buf_2_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 317 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 318 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_6, i8* %right_border_buf_2_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 319 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.2_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 320 'br' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (1.77ns)   --->   "%tmp_75 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_1_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 321 'mux' 'tmp_75' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (1.24ns)   --->   "%src_kernel_win_2_va_9 = select i1 %tmp_3, i8 %tmp_75, i8 %col_buf_2_val_0_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 322 'select' 'src_kernel_win_2_va_9' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (1.77ns)   --->   "%tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_1_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 323 'mux' 'tmp_76' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (1.24ns)   --->   "%src_kernel_win_2_va_10 = select i1 %tmp_3, i8 %tmp_76, i8 %col_buf_2_val_1_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 324 'select' 'src_kernel_win_2_va_10' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (1.77ns)   --->   "%tmp_77 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_2_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 325 'mux' 'tmp_77' <Predicate = (!exitcond & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (1.24ns)   --->   "%src_kernel_win_2_va_11 = select i1 %tmp_3, i8 %tmp_77, i8 %col_buf_2_val_2_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 326 'select' 'src_kernel_win_2_va_11' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 327 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 328 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 329 'load' 'src_kernel_win_0_va_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%OP1_V_0_0_cast = zext i8 %src_kernel_win_0_va_11 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 330 'zext' 'OP1_V_0_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_161_0_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 331 'zext' 'tmp_161_0_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (1.91ns)   --->   "%p_Val2_10_0_0_2 = sub i9 %tmp_161_0_0_2_cast, %OP1_V_0_0_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 332 'sub' 'p_Val2_10_0_0_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%p_Val2_10_0_0_2_ca = sext i9 %p_Val2_10_0_0_2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 333 'sext' 'p_Val2_10_0_0_2_ca' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_10, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 334 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 335 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (1.82ns)   --->   "%r_V_7_0_1 = sub i10 0, %p_shl_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 336 'sub' 'r_V_7_0_1' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_161_0_1_cast = sext i10 %r_V_7_0_1 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 337 'sext' 'tmp_161_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i9 %p_Val2_10_0_0_2 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 338 'trunc' 'tmp_53' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i10 %r_V_7_0_1 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 339 'trunc' 'tmp_54' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%r_V_7_0_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_7, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 340 'bitconcatenate' 'r_V_7_0_1_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_161_0_1_cast_55 = zext i9 %r_V_7_0_1_2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 341 'zext' 'tmp_161_0_1_cast_55' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_55 = shl i8 %src_kernel_win_0_va_7, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 342 'shl' 'tmp_55' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_9 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 343 'zext' 'OP1_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (1.91ns)   --->   "%r_V_7_0_2 = sub i9 0, %OP1_V_0_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 344 'sub' 'r_V_7_0_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_161_0_2_cast = sext i9 %r_V_7_0_2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 345 'sext' 'tmp_161_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i9 %r_V_7_0_2 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 346 'trunc' 'tmp_56' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_161_0_2_2_cast_c = zext i8 %src_kernel_win_0_va_6 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 347 'zext' 'tmp_161_0_2_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 348 [1/1] (1.73ns)   --->   "%tmp56 = add i11 %tmp_161_0_2_cast, %tmp_161_0_1_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 348 'add' 'tmp56' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/1] (1.82ns)   --->   "%tmp57 = add i10 %tmp_161_0_2_2_cast_c, %p_Val2_10_0_0_2_ca" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 349 'add' 'tmp57' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%tmp69_cast = sext i10 %tmp57 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 350 'sext' 'tmp69_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp58 = add i11 %tmp_161_0_1_cast_55, %tmp69_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 351 'add' 'tmp58' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 352 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = add i11 %tmp56, %tmp58" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 352 'add' 'p_Val2_2' <Predicate = (or_cond_i)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_2, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 353 'bitselect' 'isneg' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (1.91ns)   --->   "%tmp59 = add i8 %tmp_54, %tmp_53" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 354 'add' 'tmp59' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (1.91ns)   --->   "%tmp60 = add i8 %src_kernel_win_0_va_6, %tmp_56" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 355 'add' 'tmp60' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp61 = add i8 %tmp_55, %tmp60" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 356 'add' 'tmp61' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 357 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp59, %tmp61" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 357 'add' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_2, i32 8, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 358 'partselect' 'tmp_57' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (1.13ns)   --->   "%not_i_i_i = icmp ne i3 %tmp_57, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 359 'icmp' 'not_i_i_i' <Predicate = (or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_9 = load i8* %src_kernel_win_1_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 360 'load' 'src_kernel_win_1_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_10 = load i8* %src_kernel_win_1_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 361 'load' 'src_kernel_win_1_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_11 = load i8* %src_kernel_win_1_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 362 'load' 'src_kernel_win_1_va_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%OP1_V_1_0_cast = zext i8 %src_kernel_win_1_va_11 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 363 'zext' 'OP1_V_1_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_161_1_0_2_cast = zext i8 %src_kernel_win_1_va_8 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 364 'zext' 'tmp_161_1_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (1.91ns)   --->   "%p_Val2_10_1_0_2 = sub i9 %tmp_161_1_0_2_cast, %OP1_V_1_0_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 365 'sub' 'p_Val2_10_1_0_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%p_Val2_10_1_0_2_ca = sext i9 %p_Val2_10_1_0_2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 366 'sext' 'p_Val2_10_1_0_2_ca' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_1_va_10, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 367 'bitconcatenate' 'p_shl1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 368 'zext' 'p_shl1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (1.82ns)   --->   "%r_V_7_1_1 = sub i10 0, %p_shl1_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 369 'sub' 'r_V_7_1_1' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_161_1_1_cast = sext i10 %r_V_7_1_1 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 370 'sext' 'tmp_161_1_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i9 %p_Val2_10_1_0_2 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 371 'trunc' 'tmp_67' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i10 %r_V_7_1_1 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 372 'trunc' 'tmp_68' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%r_V_7_1_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_1_va_7, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 373 'bitconcatenate' 'r_V_7_1_1_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_161_1_1_cast_57 = zext i9 %r_V_7_1_1_2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 374 'zext' 'tmp_161_1_1_cast_57' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_69 = shl i8 %src_kernel_win_1_va_7, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 375 'shl' 'tmp_69' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_1_va_9 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 376 'zext' 'OP1_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (1.91ns)   --->   "%r_V_7_1_2 = sub i9 0, %OP1_V_1_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 377 'sub' 'r_V_7_1_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_161_1_2_cast = sext i9 %r_V_7_1_2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 378 'sext' 'tmp_161_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i9 %r_V_7_1_2 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 379 'trunc' 'tmp_70' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_161_1_2_2_cast_c = zext i8 %src_kernel_win_1_va_6 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 380 'zext' 'tmp_161_1_2_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (1.73ns)   --->   "%tmp71 = add i11 %tmp_161_1_2_cast, %tmp_161_1_1_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 381 'add' 'tmp71' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (1.82ns)   --->   "%tmp72 = add i10 %tmp_161_1_2_2_cast_c, %p_Val2_10_1_0_2_ca" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 382 'add' 'tmp72' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%tmp77_cast = sext i10 %tmp72 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 383 'sext' 'tmp77_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp73 = add i11 %tmp_161_1_1_cast_57, %tmp77_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 384 'add' 'tmp73' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 385 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%p_Val2_5 = add i11 %tmp71, %tmp73" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 385 'add' 'p_Val2_5' <Predicate = (or_cond_i)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_5, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 386 'bitselect' 'isneg_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (1.91ns)   --->   "%tmp75 = add i8 %tmp_68, %tmp_67" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 387 'add' 'tmp75' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (1.91ns)   --->   "%tmp76 = add i8 %src_kernel_win_1_va_6, %tmp_70" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 388 'add' 'tmp76' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp77 = add i8 %tmp_69, %tmp76" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 389 'add' 'tmp77' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 390 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_3 = add i8 %tmp75, %tmp77" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 390 'add' 'p_Val2_3' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_5, i32 8, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 391 'partselect' 'tmp_71' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (1.13ns)   --->   "%not_i_i_i1 = icmp ne i3 %tmp_71, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 392 'icmp' 'not_i_i_i1' <Predicate = (or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_12 = load i8* %src_kernel_win_2_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 393 'load' 'src_kernel_win_2_va_12' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_13 = load i8* %src_kernel_win_2_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 394 'load' 'src_kernel_win_2_va_13' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_14 = load i8* %src_kernel_win_2_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 395 'load' 'src_kernel_win_2_va_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%OP1_V_2_0_cast = zext i8 %src_kernel_win_2_va_14 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 396 'zext' 'OP1_V_2_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_161_2_0_2_cast = zext i8 %src_kernel_win_2_va_11 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 397 'zext' 'tmp_161_2_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (1.91ns)   --->   "%p_Val2_10_2_0_2 = sub i9 %tmp_161_2_0_2_cast, %OP1_V_2_0_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 398 'sub' 'p_Val2_10_2_0_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%p_Val2_10_2_0_2_ca = sext i9 %p_Val2_10_2_0_2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 399 'sext' 'p_Val2_10_2_0_2_ca' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_2_va_13, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 400 'bitconcatenate' 'p_shl2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i9 %p_shl2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 401 'zext' 'p_shl2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (1.82ns)   --->   "%r_V_7_2_1 = sub i10 0, %p_shl2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 402 'sub' 'r_V_7_2_1' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_161_2_1_cast = sext i10 %r_V_7_2_1 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 403 'sext' 'tmp_161_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i9 %p_Val2_10_2_0_2 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 404 'trunc' 'tmp_85' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i10 %r_V_7_2_1 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 405 'trunc' 'tmp_86' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%r_V_7_2_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_2_va_10, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 406 'bitconcatenate' 'r_V_7_2_1_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_161_2_1_cast_59 = zext i9 %r_V_7_2_1_2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 407 'zext' 'tmp_161_2_1_cast_59' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_88 = shl i8 %src_kernel_win_2_va_10, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 408 'shl' 'tmp_88' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast = zext i8 %src_kernel_win_2_va_12 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 409 'zext' 'OP1_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.91ns)   --->   "%r_V_7_2_2 = sub i9 0, %OP1_V_2_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 410 'sub' 'r_V_7_2_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_161_2_2_cast = sext i9 %r_V_7_2_2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 411 'sext' 'tmp_161_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i9 %r_V_7_2_2 to i8" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 412 'trunc' 'tmp_89' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_161_2_2_2_cast_c = zext i8 %src_kernel_win_2_va_9 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 413 'zext' 'tmp_161_2_2_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (1.73ns)   --->   "%tmp83 = add i11 %tmp_161_2_2_cast, %tmp_161_2_1_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 414 'add' 'tmp83' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (1.82ns)   --->   "%tmp85 = add i10 %tmp_161_2_2_2_cast_c, %p_Val2_10_2_0_2_ca" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 415 'add' 'tmp85' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%tmp85_cast = sext i10 %tmp85 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 416 'sext' 'tmp85_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp84 = add i11 %tmp_161_2_1_cast_59, %tmp85_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 417 'add' 'tmp84' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 418 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %tmp83, %tmp84" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 418 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 419 'bitselect' 'isneg_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (1.91ns)   --->   "%tmp86 = add i8 %tmp_86, %tmp_85" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 420 'add' 'tmp86' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (1.91ns)   --->   "%tmp88 = add i8 %src_kernel_win_2_va_9, %tmp_89" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 421 'add' 'tmp88' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp87 = add i8 %tmp_88, %tmp88" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 422 'add' 'tmp87' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 423 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_6 = add i8 %tmp86, %tmp87" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 423 'add' 'p_Val2_6' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_78 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 424 'partselect' 'tmp_78' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (1.13ns)   --->   "%not_i_i_i2 = icmp ne i3 %tmp_78, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 425 'icmp' 'not_i_i_i2' <Predicate = (or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 426 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 427 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 428 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_12 = load i8* %src_kernel_win_1_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 429 'load' 'src_kernel_win_1_va_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_13 = load i8* %src_kernel_win_1_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 430 'load' 'src_kernel_win_1_va_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_14 = load i8* %src_kernel_win_1_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 431 'load' 'src_kernel_win_1_va_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_6 = load i8* %src_kernel_win_2_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 432 'load' 'src_kernel_win_2_va_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_7 = load i8* %src_kernel_win_2_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 433 'load' 'src_kernel_win_2_va_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_8 = load i8* %src_kernel_win_2_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 434 'load' 'src_kernel_win_2_va_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_17)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 435 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_8, i8* %src_kernel_win_2_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 436 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_11, i8* %src_kernel_win_2_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 437 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_7, i8* %src_kernel_win_2_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 438 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_10, i8* %src_kernel_win_2_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 439 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_6, i8* %src_kernel_win_2_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 440 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_9, i8* %src_kernel_win_2_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 441 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_14, i8* %src_kernel_win_1_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 442 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_8, i8* %src_kernel_win_1_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 443 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_13, i8* %src_kernel_win_1_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 444 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_7, i8* %src_kernel_win_1_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 445 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_12, i8* %src_kernel_win_1_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 446 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_6, i8* %src_kernel_win_1_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 447 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 448 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 448 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 449 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 449 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_13, i8* %src_kernel_win_0_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 450 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 451 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_12, i8* %src_kernel_win_0_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 452 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 453 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 454 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 455 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %isneg, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 455 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 456 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 457 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_i_i_56 = or i1 %isneg, %overflow" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 458 'or' 'tmp_i_i_56' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %tmp_i_i_56, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 459 'select' 'p_Val2_9' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 460 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 460 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "br label %._crit_edge401.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 461 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.97ns)   --->   "%tmp_i_i1 = xor i1 %isneg_1, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 462 'xor' 'tmp_i_i1' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%overflow_1 = and i1 %not_i_i_i1, %tmp_i_i1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 463 'and' 'overflow_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_mux_i_i30_cast = select i1 %tmp_i_i1, i8 -1, i8 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 464 'select' 'p_mux_i_i30_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_i_i1_58 = or i1 %isneg_1, %overflow_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 465 'or' 'tmp_i_i1_58' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 466 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %tmp_i_i1_58, i8 %p_mux_i_i30_cast, i8 %p_Val2_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 466 'select' 'p_Val2_10' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 467 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 467 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "br label %._crit_edge401.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 468 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (0.97ns)   --->   "%tmp_i_i2 = xor i1 %isneg_2, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 469 'xor' 'tmp_i_i2' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%overflow_2 = and i1 %not_i_i_i2, %tmp_i_i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 470 'and' 'overflow_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_mux_i_i39_cast = select i1 %tmp_i_i2, i8 -1, i8 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 471 'select' 'p_mux_i_i39_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_i_i2_60 = or i1 %isneg_2, %overflow_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 472 'or' 'tmp_i_i2_60' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 473 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %tmp_i_i2_60, i8 %p_mux_i_i39_cast, i8 %p_Val2_6" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 473 'select' 'p_Val2_11' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 474 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 474 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "br label %._crit_edge401.i.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 475 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 476 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10            (specinterface    ) [ 0000000000]
StgValue_11            (specinterface    ) [ 0000000000]
StgValue_12            (specinterface    ) [ 0000000000]
StgValue_13            (specinterface    ) [ 0000000000]
StgValue_14            (specinterface    ) [ 0000000000]
StgValue_15            (specinterface    ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
k_buf_1_val_3          (alloca           ) [ 0011111111]
k_buf_1_val_4          (alloca           ) [ 0011111111]
k_buf_1_val_5          (alloca           ) [ 0011111111]
k_buf_2_val_3          (alloca           ) [ 0011111111]
k_buf_2_val_4          (alloca           ) [ 0011111111]
k_buf_2_val_5          (alloca           ) [ 0011111111]
StgValue_25            (br               ) [ 0110000000]
tmp_5                  (phi              ) [ 0010000000]
tmp_6                  (add              ) [ 0110000000]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i               (specregionend    ) [ 0000000000]
tmp_7                  (icmp             ) [ 0010000000]
StgValue_31            (speclooptripcount) [ 0000000000]
StgValue_32            (br               ) [ 0110000000]
src_kernel_win_0_va    (alloca           ) [ 0001111111]
src_kernel_win_0_va_1  (alloca           ) [ 0001111111]
src_kernel_win_0_va_2  (alloca           ) [ 0001111111]
src_kernel_win_0_va_3  (alloca           ) [ 0001111111]
src_kernel_win_0_va_4  (alloca           ) [ 0001111111]
src_kernel_win_0_va_5  (alloca           ) [ 0001111111]
src_kernel_win_1_va    (alloca           ) [ 0001111111]
src_kernel_win_1_va_1  (alloca           ) [ 0001111111]
src_kernel_win_1_va_2  (alloca           ) [ 0001111111]
src_kernel_win_1_va_3  (alloca           ) [ 0001111111]
src_kernel_win_1_va_4  (alloca           ) [ 0001111111]
src_kernel_win_1_va_5  (alloca           ) [ 0001111111]
src_kernel_win_2_va    (alloca           ) [ 0001111111]
src_kernel_win_2_va_1  (alloca           ) [ 0001111111]
src_kernel_win_2_va_2  (alloca           ) [ 0001111111]
src_kernel_win_2_va_3  (alloca           ) [ 0001111111]
src_kernel_win_2_va_4  (alloca           ) [ 0001111111]
src_kernel_win_2_va_5  (alloca           ) [ 0001111111]
right_border_buf_0_s   (alloca           ) [ 0001111111]
right_border_buf_0_1   (alloca           ) [ 0001111111]
right_border_buf_2_s   (alloca           ) [ 0001111111]
right_border_buf_0_2   (alloca           ) [ 0001111111]
right_border_buf_0_3   (alloca           ) [ 0001111111]
right_border_buf_2_1   (alloca           ) [ 0001111111]
right_border_buf_0_4   (alloca           ) [ 0001111111]
right_border_buf_0_5   (alloca           ) [ 0001111111]
right_border_buf_2_2   (alloca           ) [ 0001111111]
right_border_buf_1_s   (alloca           ) [ 0001111111]
right_border_buf_1_1   (alloca           ) [ 0001111111]
right_border_buf_2_3   (alloca           ) [ 0001111111]
right_border_buf_1_2   (alloca           ) [ 0001111111]
right_border_buf_1_3   (alloca           ) [ 0001111111]
right_border_buf_2_4   (alloca           ) [ 0001111111]
right_border_buf_1_4   (alloca           ) [ 0001111111]
right_border_buf_1_5   (alloca           ) [ 0001111111]
right_border_buf_2_5   (alloca           ) [ 0001111111]
StgValue_69            (br               ) [ 0011111111]
t_V                    (phi              ) [ 0001000000]
t_V_cast               (zext             ) [ 0000000000]
exitcond1              (icmp             ) [ 0001111111]
i_V                    (add              ) [ 0011111111]
StgValue_74            (speclooptripcount) [ 0000000000]
StgValue_75            (br               ) [ 0000000000]
StgValue_76            (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0000111111]
tmp_1                  (icmp             ) [ 0000111110]
tmp_73_0_0_not         (xor              ) [ 0000111110]
tmp                    (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0000111110]
tmp_2                  (icmp             ) [ 0000111110]
tmp_117_0_1            (icmp             ) [ 0000111110]
tmp_3                  (icmp             ) [ 0000111110]
tmp_4                  (add              ) [ 0000000000]
tmp_8                  (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_9                  (icmp             ) [ 0000000000]
or_cond_i412_i         (and              ) [ 0000000000]
tmp_10                 (bitselect        ) [ 0000000000]
p_assign_7             (sub              ) [ 0000000000]
p_p2_i413_i            (select           ) [ 0000000000]
p_p2_i413_i_0_cast_ca  (sext             ) [ 0000000000]
tmp_11                 (icmp             ) [ 0000000000]
p_assign_8             (sub              ) [ 0000000000]
p_assign_6_0_1         (add              ) [ 0000000000]
tmp_12                 (bitselect        ) [ 0000000000]
tmp_13                 (bitselect        ) [ 0000000000]
tmp_14                 (trunc            ) [ 0000000000]
tmp_15                 (sub              ) [ 0000000000]
tmp_16                 (trunc            ) [ 0000000000]
tmp_18                 (select           ) [ 0000000000]
p_assign_6_0_2         (add              ) [ 0000000000]
tmp_19                 (bitselect        ) [ 0000000000]
tmp_20                 (bitselect        ) [ 0000000000]
tmp_21                 (trunc            ) [ 0000000000]
tmp_22                 (xor              ) [ 0000000000]
tmp_23                 (trunc            ) [ 0000000000]
tmp_24                 (select           ) [ 0000000000]
tmp_25                 (trunc            ) [ 0000000000]
tmp_26                 (trunc            ) [ 0000000000]
tmp_27                 (trunc            ) [ 0000000000]
tmp_28                 (trunc            ) [ 0000000000]
tmp_29                 (select           ) [ 0000000000]
tmp_31                 (select           ) [ 0000000000]
tmp_33                 (sub              ) [ 0000111110]
tmp_34                 (select           ) [ 0000000000]
row_assign_9_0_1_t     (sub              ) [ 0000111110]
tmp_40                 (select           ) [ 0000000000]
row_assign_9_0_2_t     (sub              ) [ 0000111110]
tmp_41                 (sub              ) [ 0000000000]
tmp_42                 (select           ) [ 0000000000]
tmp_43                 (trunc            ) [ 0000000000]
tmp_44                 (select           ) [ 0000000000]
row_assign_9_1_0_t     (sub              ) [ 0000111110]
StgValue_126           (br               ) [ 0001111111]
StgValue_127           (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0000100010]
t_V_2_cast             (zext             ) [ 0000000000]
exitcond               (icmp             ) [ 0001111111]
j_V                    (add              ) [ 0001111111]
tmp_46                 (partselect       ) [ 0000000000]
icmp1                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
ImagLoc_x_cast66_cas   (sext             ) [ 0000000000]
tmp_47                 (bitselect        ) [ 0000000000]
rev1                   (xor              ) [ 0000000000]
tmp_30                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0001111111]
tmp_48                 (bitselect        ) [ 0000000000]
p_assign_1             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
p_p2_i_i_cast_cast     (sext             ) [ 0000000000]
tmp_32                 (icmp             ) [ 0000000000]
p_assign_2             (sub              ) [ 0000000000]
sel_tmp                (select           ) [ 0000000000]
tmp_30_not             (xor              ) [ 0000000000]
sel_tmp1               (or               ) [ 0000000000]
sel_tmp2               (and              ) [ 0000000000]
x                      (select           ) [ 0000110000]
tmp_49                 (trunc            ) [ 0000111000]
brmerge                (or               ) [ 0000111000]
StgValue_153           (br               ) [ 0000000000]
StgValue_154           (br               ) [ 0000000000]
StgValue_155           (br               ) [ 0000000000]
StgValue_156           (br               ) [ 0000000000]
StgValue_157           (br               ) [ 0000000000]
StgValue_158           (br               ) [ 0000000000]
StgValue_159           (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0000111110]
StgValue_161           (br               ) [ 0000000000]
StgValue_162           (br               ) [ 0000000000]
StgValue_163           (br               ) [ 0000000000]
StgValue_164           (br               ) [ 0000000000]
StgValue_165           (br               ) [ 0000000000]
StgValue_166           (br               ) [ 0000000000]
StgValue_167           (br               ) [ 0000000000]
StgValue_168           (br               ) [ 0000000000]
StgValue_169           (br               ) [ 0000000000]
StgValue_170           (br               ) [ 0000000000]
StgValue_171           (br               ) [ 0000000000]
StgValue_172           (br               ) [ 0000000000]
StgValue_173           (br               ) [ 0000000000]
StgValue_174           (br               ) [ 0000000000]
StgValue_175           (br               ) [ 0000000000]
StgValue_176           (br               ) [ 0000000000]
StgValue_177           (br               ) [ 0000000000]
StgValue_178           (br               ) [ 0000000000]
x_cast                 (sext             ) [ 0000000000]
tmp_35                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0000101000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0000101000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0000101000]
k_buf_1_val_3_addr     (getelementptr    ) [ 0000101000]
k_buf_1_val_4_addr     (getelementptr    ) [ 0000101000]
k_buf_1_val_5_addr     (getelementptr    ) [ 0000101000]
k_buf_2_val_3_addr     (getelementptr    ) [ 0000101000]
k_buf_2_val_4_addr     (getelementptr    ) [ 0000101000]
k_buf_2_val_5_addr     (getelementptr    ) [ 0000101000]
right_border_buf_2_6   (load             ) [ 0000000000]
right_border_buf_2_7   (load             ) [ 0000000000]
right_border_buf_2_8   (load             ) [ 0000000000]
StgValue_202           (speclooptripcount) [ 0000000000]
right_border_buf_0_6   (load             ) [ 0000000000]
right_border_buf_0_7   (load             ) [ 0000000000]
right_border_buf_0_8   (load             ) [ 0000000000]
right_border_buf_0_9   (load             ) [ 0000000000]
right_border_buf_0_10  (load             ) [ 0000000000]
right_border_buf_0_11  (load             ) [ 0000000000]
StgValue_209           (specloopname     ) [ 0000000000]
tmp_17                 (specregionbegin  ) [ 0000100100]
StgValue_211           (specpipeline     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
col_assign_2_0_t       (xor              ) [ 0000000000]
tmp_36                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_37                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_38                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_50                 (read             ) [ 0000000000]
StgValue_223           (store            ) [ 0000000000]
StgValue_224           (br               ) [ 0000000000]
StgValue_225           (store            ) [ 0000000000]
StgValue_226           (br               ) [ 0000000000]
StgValue_227           (store            ) [ 0000000000]
StgValue_228           (br               ) [ 0000000000]
right_border_buf_0_12  (load             ) [ 0000000000]
right_border_buf_0_13  (load             ) [ 0000000000]
right_border_buf_0_14  (load             ) [ 0000000000]
StgValue_232           (store            ) [ 0000000000]
StgValue_233           (store            ) [ 0000000000]
tmp_52                 (read             ) [ 0000000000]
StgValue_235           (store            ) [ 0000000000]
StgValue_236           (store            ) [ 0000000000]
StgValue_237           (store            ) [ 0000000000]
StgValue_238           (store            ) [ 0000000000]
StgValue_239           (store            ) [ 0000000000]
StgValue_240           (store            ) [ 0000000000]
StgValue_241           (store            ) [ 0000000000]
StgValue_242           (br               ) [ 0000000000]
tmp_39                 (mux              ) [ 0000000000]
src_kernel_win_0_va_6  (select           ) [ 0000100100]
tmp_45                 (mux              ) [ 0000000000]
src_kernel_win_0_va_7  (select           ) [ 0000100100]
tmp_51                 (mux              ) [ 0000000000]
src_kernel_win_0_va_8  (select           ) [ 0000100100]
right_border_buf_1_6   (load             ) [ 0000000000]
right_border_buf_1_7   (load             ) [ 0000000000]
right_border_buf_1_8   (load             ) [ 0000000000]
right_border_buf_1_9   (load             ) [ 0000000000]
right_border_buf_1_10  (load             ) [ 0000000000]
right_border_buf_1_11  (load             ) [ 0000000000]
k_buf_1_val_3_load     (load             ) [ 0000000000]
tmp_58                 (mux              ) [ 0000000000]
col_buf_1_val_0_0      (select           ) [ 0000000000]
k_buf_1_val_4_load     (load             ) [ 0000000000]
tmp_59                 (mux              ) [ 0000000000]
col_buf_1_val_1_0      (select           ) [ 0000000000]
k_buf_1_val_5_load     (load             ) [ 0000000000]
tmp_60                 (mux              ) [ 0000000000]
col_buf_1_val_2_0      (select           ) [ 0000000000]
tmp_63                 (read             ) [ 0000000000]
StgValue_265           (store            ) [ 0000000000]
StgValue_266           (br               ) [ 0000000000]
StgValue_267           (store            ) [ 0000000000]
StgValue_268           (br               ) [ 0000000000]
StgValue_269           (store            ) [ 0000000000]
StgValue_270           (br               ) [ 0000000000]
right_border_buf_1_12  (load             ) [ 0000000000]
right_border_buf_1_13  (load             ) [ 0000000000]
right_border_buf_1_14  (load             ) [ 0000000000]
StgValue_274           (store            ) [ 0000000000]
StgValue_275           (store            ) [ 0000000000]
tmp_64                 (read             ) [ 0000000000]
StgValue_277           (store            ) [ 0000000000]
StgValue_278           (store            ) [ 0000000000]
StgValue_279           (store            ) [ 0000000000]
StgValue_280           (store            ) [ 0000000000]
StgValue_281           (store            ) [ 0000000000]
StgValue_282           (store            ) [ 0000000000]
StgValue_283           (store            ) [ 0000000000]
StgValue_284           (br               ) [ 0000000000]
tmp_61                 (mux              ) [ 0000000000]
src_kernel_win_1_va_6  (select           ) [ 0000100100]
tmp_65                 (mux              ) [ 0000000000]
src_kernel_win_1_va_7  (select           ) [ 0000100100]
tmp_66                 (mux              ) [ 0000000000]
src_kernel_win_1_va_8  (select           ) [ 0000100100]
right_border_buf_2_9   (load             ) [ 0000000000]
right_border_buf_2_10  (load             ) [ 0000000000]
right_border_buf_2_11  (load             ) [ 0000000000]
k_buf_2_val_3_load     (load             ) [ 0000000000]
tmp_72                 (mux              ) [ 0000000000]
col_buf_2_val_0_0      (select           ) [ 0000000000]
k_buf_2_val_4_load     (load             ) [ 0000000000]
tmp_73                 (mux              ) [ 0000000000]
col_buf_2_val_1_0      (select           ) [ 0000000000]
k_buf_2_val_5_load     (load             ) [ 0000000000]
tmp_74                 (mux              ) [ 0000000000]
col_buf_2_val_2_0      (select           ) [ 0000000000]
tmp_83                 (read             ) [ 0000000000]
StgValue_304           (store            ) [ 0000000000]
StgValue_305           (br               ) [ 0000000000]
StgValue_306           (store            ) [ 0000000000]
StgValue_307           (br               ) [ 0000000000]
StgValue_308           (store            ) [ 0000000000]
StgValue_309           (br               ) [ 0000000000]
StgValue_310           (store            ) [ 0000000000]
StgValue_311           (store            ) [ 0000000000]
tmp_84                 (read             ) [ 0000000000]
StgValue_313           (store            ) [ 0000000000]
StgValue_314           (store            ) [ 0000000000]
StgValue_315           (store            ) [ 0000000000]
StgValue_316           (store            ) [ 0000000000]
StgValue_317           (store            ) [ 0000000000]
StgValue_318           (store            ) [ 0000000000]
StgValue_319           (store            ) [ 0000000000]
StgValue_320           (br               ) [ 0000000000]
tmp_75                 (mux              ) [ 0000000000]
src_kernel_win_2_va_9  (select           ) [ 0000100100]
tmp_76                 (mux              ) [ 0000000000]
src_kernel_win_2_va_10 (select           ) [ 0000100100]
tmp_77                 (mux              ) [ 0000000000]
src_kernel_win_2_va_11 (select           ) [ 0000100100]
src_kernel_win_0_va_9  (load             ) [ 0000000000]
src_kernel_win_0_va_10 (load             ) [ 0000000000]
src_kernel_win_0_va_11 (load             ) [ 0000000000]
OP1_V_0_0_cast         (zext             ) [ 0000000000]
tmp_161_0_0_2_cast     (zext             ) [ 0000000000]
p_Val2_10_0_0_2        (sub              ) [ 0000000000]
p_Val2_10_0_0_2_ca     (sext             ) [ 0000000000]
p_shl                  (bitconcatenate   ) [ 0000000000]
p_shl_cast             (zext             ) [ 0000000000]
r_V_7_0_1              (sub              ) [ 0000000000]
tmp_161_0_1_cast       (sext             ) [ 0000000000]
tmp_53                 (trunc            ) [ 0000000000]
tmp_54                 (trunc            ) [ 0000000000]
r_V_7_0_1_2            (bitconcatenate   ) [ 0000000000]
tmp_161_0_1_cast_55    (zext             ) [ 0000000000]
tmp_55                 (shl              ) [ 0000000000]
OP1_V_0_2_cast         (zext             ) [ 0000000000]
r_V_7_0_2              (sub              ) [ 0000000000]
tmp_161_0_2_cast       (sext             ) [ 0000000000]
tmp_56                 (trunc            ) [ 0000000000]
tmp_161_0_2_2_cast_c   (zext             ) [ 0000000000]
tmp56                  (add              ) [ 0000000000]
tmp57                  (add              ) [ 0000000000]
tmp69_cast             (sext             ) [ 0000000000]
tmp58                  (add              ) [ 0000000000]
p_Val2_2               (add              ) [ 0000000000]
isneg                  (bitselect        ) [ 0000100010]
tmp59                  (add              ) [ 0000000000]
tmp60                  (add              ) [ 0000000000]
tmp61                  (add              ) [ 0000000000]
p_Val2_1               (add              ) [ 0000100010]
tmp_57                 (partselect       ) [ 0000000000]
not_i_i_i              (icmp             ) [ 0000100010]
src_kernel_win_1_va_9  (load             ) [ 0000000000]
src_kernel_win_1_va_10 (load             ) [ 0000000000]
src_kernel_win_1_va_11 (load             ) [ 0000000000]
OP1_V_1_0_cast         (zext             ) [ 0000000000]
tmp_161_1_0_2_cast     (zext             ) [ 0000000000]
p_Val2_10_1_0_2        (sub              ) [ 0000000000]
p_Val2_10_1_0_2_ca     (sext             ) [ 0000000000]
p_shl1                 (bitconcatenate   ) [ 0000000000]
p_shl1_cast            (zext             ) [ 0000000000]
r_V_7_1_1              (sub              ) [ 0000000000]
tmp_161_1_1_cast       (sext             ) [ 0000000000]
tmp_67                 (trunc            ) [ 0000000000]
tmp_68                 (trunc            ) [ 0000000000]
r_V_7_1_1_2            (bitconcatenate   ) [ 0000000000]
tmp_161_1_1_cast_57    (zext             ) [ 0000000000]
tmp_69                 (shl              ) [ 0000000000]
OP1_V_1_2_cast         (zext             ) [ 0000000000]
r_V_7_1_2              (sub              ) [ 0000000000]
tmp_161_1_2_cast       (sext             ) [ 0000000000]
tmp_70                 (trunc            ) [ 0000000000]
tmp_161_1_2_2_cast_c   (zext             ) [ 0000000000]
tmp71                  (add              ) [ 0000000000]
tmp72                  (add              ) [ 0000000000]
tmp77_cast             (sext             ) [ 0000000000]
tmp73                  (add              ) [ 0000000000]
p_Val2_5               (add              ) [ 0000000000]
isneg_1                (bitselect        ) [ 0000100010]
tmp75                  (add              ) [ 0000000000]
tmp76                  (add              ) [ 0000000000]
tmp77                  (add              ) [ 0000000000]
p_Val2_3               (add              ) [ 0000100010]
tmp_71                 (partselect       ) [ 0000000000]
not_i_i_i1             (icmp             ) [ 0000100010]
src_kernel_win_2_va_12 (load             ) [ 0000000000]
src_kernel_win_2_va_13 (load             ) [ 0000000000]
src_kernel_win_2_va_14 (load             ) [ 0000000000]
OP1_V_2_0_cast         (zext             ) [ 0000000000]
tmp_161_2_0_2_cast     (zext             ) [ 0000000000]
p_Val2_10_2_0_2        (sub              ) [ 0000000000]
p_Val2_10_2_0_2_ca     (sext             ) [ 0000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000]
p_shl2_cast            (zext             ) [ 0000000000]
r_V_7_2_1              (sub              ) [ 0000000000]
tmp_161_2_1_cast       (sext             ) [ 0000000000]
tmp_85                 (trunc            ) [ 0000000000]
tmp_86                 (trunc            ) [ 0000000000]
r_V_7_2_1_2            (bitconcatenate   ) [ 0000000000]
tmp_161_2_1_cast_59    (zext             ) [ 0000000000]
tmp_88                 (shl              ) [ 0000000000]
OP1_V_2_2_cast         (zext             ) [ 0000000000]
r_V_7_2_2              (sub              ) [ 0000000000]
tmp_161_2_2_cast       (sext             ) [ 0000000000]
tmp_89                 (trunc            ) [ 0000000000]
tmp_161_2_2_2_cast_c   (zext             ) [ 0000000000]
tmp83                  (add              ) [ 0000000000]
tmp85                  (add              ) [ 0000000000]
tmp85_cast             (sext             ) [ 0000000000]
tmp84                  (add              ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
isneg_2                (bitselect        ) [ 0000100010]
tmp86                  (add              ) [ 0000000000]
tmp88                  (add              ) [ 0000000000]
tmp87                  (add              ) [ 0000000000]
p_Val2_6               (add              ) [ 0000100010]
tmp_78                 (partselect       ) [ 0000000000]
not_i_i_i2             (icmp             ) [ 0000100010]
src_kernel_win_0_va_12 (load             ) [ 0000000000]
src_kernel_win_0_va_13 (load             ) [ 0000000000]
src_kernel_win_0_va_14 (load             ) [ 0000000000]
src_kernel_win_1_va_12 (load             ) [ 0000000000]
src_kernel_win_1_va_13 (load             ) [ 0000000000]
src_kernel_win_1_va_14 (load             ) [ 0000000000]
src_kernel_win_2_va_6  (load             ) [ 0000000000]
src_kernel_win_2_va_7  (load             ) [ 0000000000]
src_kernel_win_2_va_8  (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_436           (store            ) [ 0000000000]
StgValue_437           (store            ) [ 0000000000]
StgValue_438           (store            ) [ 0000000000]
StgValue_439           (store            ) [ 0000000000]
StgValue_440           (store            ) [ 0000000000]
StgValue_441           (store            ) [ 0000000000]
StgValue_442           (store            ) [ 0000000000]
StgValue_443           (store            ) [ 0000000000]
StgValue_444           (store            ) [ 0000000000]
StgValue_445           (store            ) [ 0000000000]
StgValue_446           (store            ) [ 0000000000]
StgValue_447           (store            ) [ 0000000000]
StgValue_448           (store            ) [ 0000000000]
StgValue_449           (store            ) [ 0000000000]
StgValue_450           (store            ) [ 0000000000]
StgValue_451           (store            ) [ 0000000000]
StgValue_452           (store            ) [ 0000000000]
StgValue_453           (store            ) [ 0000000000]
StgValue_454           (br               ) [ 0001111111]
tmp_i_i                (xor              ) [ 0000000000]
overflow               (and              ) [ 0000000000]
p_mux_i_i_cast         (select           ) [ 0000000000]
tmp_i_i_56             (or               ) [ 0000000000]
p_Val2_9               (select           ) [ 0000000000]
StgValue_460           (write            ) [ 0000000000]
StgValue_461           (br               ) [ 0000000000]
tmp_i_i1               (xor              ) [ 0000000000]
overflow_1             (and              ) [ 0000000000]
p_mux_i_i30_cast       (select           ) [ 0000000000]
tmp_i_i1_58            (or               ) [ 0000000000]
p_Val2_10              (select           ) [ 0000000000]
StgValue_467           (write            ) [ 0000000000]
StgValue_468           (br               ) [ 0000000000]
tmp_i_i2               (xor              ) [ 0000000000]
overflow_2             (and              ) [ 0000000000]
p_mux_i_i39_cast       (select           ) [ 0000000000]
tmp_i_i2_60            (or               ) [ 0000000000]
p_Val2_11              (select           ) [ 0000000000]
StgValue_474           (write            ) [ 0000000000]
StgValue_475           (br               ) [ 0000000000]
empty_61               (specregionend    ) [ 0000000000]
StgValue_477           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="k_buf_0_val_3_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="k_buf_0_val_4_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="k_buf_0_val_5_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="k_buf_1_val_3_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="k_buf_1_val_4_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="k_buf_1_val_5_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="k_buf_2_val_3_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_buf_2_val_4_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_buf_2_val_5_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_kernel_win_0_va_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_0_va_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_0_va_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_0_va_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_kernel_win_0_va_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="src_kernel_win_0_va_5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="src_kernel_win_1_va_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="src_kernel_win_1_va_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="src_kernel_win_1_va_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="src_kernel_win_1_va_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="src_kernel_win_1_va_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_4/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="src_kernel_win_1_va_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_5/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="src_kernel_win_2_va_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="src_kernel_win_2_va_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="src_kernel_win_2_va_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="src_kernel_win_2_va_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="src_kernel_win_2_va_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="src_kernel_win_2_va_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="right_border_buf_0_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="right_border_buf_0_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="right_border_buf_2_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_s/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="right_border_buf_0_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="right_border_buf_0_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="right_border_buf_2_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="right_border_buf_0_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="right_border_buf_0_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="right_border_buf_2_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="right_border_buf_1_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="right_border_buf_1_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="right_border_buf_2_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_3/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="right_border_buf_1_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="right_border_buf_1_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="right_border_buf_2_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_4/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="right_border_buf_1_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_4/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="right_border_buf_1_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_5/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="right_border_buf_2_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_5/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_50/6 tmp_52/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_63/6 tmp_64/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_83/6 tmp_84/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="StgValue_460_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_460/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="StgValue_467_write_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_467/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="StgValue_474_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_474/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="k_buf_0_val_3_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="1"/>
<pin id="465" dir="0" index="4" bw="11" slack="0"/>
<pin id="466" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
<pin id="468" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/5 StgValue_227/6 StgValue_235/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="k_buf_0_val_4_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="0" slack="1"/>
<pin id="460" dir="0" index="4" bw="11" slack="0"/>
<pin id="461" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="462" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
<pin id="463" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/5 StgValue_225/6 StgValue_233/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="k_buf_0_val_5_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="0" slack="1"/>
<pin id="455" dir="0" index="4" bw="11" slack="0"/>
<pin id="456" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="457" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
<pin id="458" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/5 StgValue_223/6 StgValue_232/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="k_buf_1_val_3_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_3_addr/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="1"/>
<pin id="482" dir="0" index="4" bw="11" slack="0"/>
<pin id="483" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="484" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
<pin id="485" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_3_load/5 StgValue_269/6 StgValue_277/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="k_buf_1_val_4_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_4_addr/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="0" slack="1"/>
<pin id="477" dir="0" index="4" bw="11" slack="0"/>
<pin id="478" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="8" slack="0"/>
<pin id="480" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_4_load/5 StgValue_267/6 StgValue_275/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="k_buf_1_val_5_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_5_addr/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="1"/>
<pin id="472" dir="0" index="4" bw="11" slack="0"/>
<pin id="473" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="474" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
<pin id="475" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_5_load/5 StgValue_265/6 StgValue_274/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="k_buf_2_val_3_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_3_addr/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="1"/>
<pin id="499" dir="0" index="4" bw="11" slack="0"/>
<pin id="500" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="501" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="8" slack="0"/>
<pin id="502" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_3_load/5 StgValue_308/6 StgValue_313/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="k_buf_2_val_4_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_4_addr/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="0" slack="1"/>
<pin id="494" dir="0" index="4" bw="11" slack="0"/>
<pin id="495" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="496" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
<pin id="497" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_4_load/5 StgValue_306/6 StgValue_311/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="k_buf_2_val_5_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_5_addr/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="0" slack="1"/>
<pin id="489" dir="0" index="4" bw="11" slack="0"/>
<pin id="490" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="491" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
<pin id="492" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_5_load/5 StgValue_304/6 StgValue_310/6 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_5_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="1"/>
<pin id="508" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_5_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="1" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="t_V_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="1"/>
<pin id="519" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="t_V_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="1" slack="1"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="t_V_2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="1"/>
<pin id="530" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="t_V_2_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="11" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="t_V_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exitcond1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="0" index="1" bw="11" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="i_V_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_73_0_0_not_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_73_0_0_not/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="11" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="0" index="3" bw="5" slack="0"/>
<pin id="584" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_117_0_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_117_0_1/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="0"/>
<pin id="609" dir="0" index="1" bw="11" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_8_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="12" slack="0"/>
<pin id="622" dir="0" index="2" bw="5" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="rev_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_9_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="0"/>
<pin id="635" dir="0" index="1" bw="12" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_cond_i412_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i412_i/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_10_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="12" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_assign_7_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="11" slack="0"/>
<pin id="656" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_p2_i413_i_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="12" slack="0"/>
<pin id="662" dir="0" index="2" bw="12" slack="0"/>
<pin id="663" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i413_i/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_p2_i413_i_0_cast_ca_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i413_i_0_cast_ca/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_11_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="0"/>
<pin id="673" dir="0" index="1" bw="12" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_assign_8_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="13" slack="0"/>
<pin id="679" dir="0" index="1" bw="12" slack="0"/>
<pin id="680" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_assign_6_0_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="0"/>
<pin id="685" dir="0" index="1" bw="2" slack="0"/>
<pin id="686" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_0_1/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_12_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="12" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_13_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="12" slack="0"/>
<pin id="700" dir="0" index="2" bw="5" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_14_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_15_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_16_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_18_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="0"/>
<pin id="722" dir="0" index="2" bw="2" slack="0"/>
<pin id="723" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_assign_6_0_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="0" index="1" bw="3" slack="0"/>
<pin id="730" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_0_2/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_19_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="12" slack="0"/>
<pin id="736" dir="0" index="2" bw="5" slack="0"/>
<pin id="737" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_20_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="12" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_21_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_22_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_23_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_24_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="2" slack="0"/>
<pin id="766" dir="0" index="2" bw="2" slack="0"/>
<pin id="767" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_25_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_26_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="0"/>
<pin id="777" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_27_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_28_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_29_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="2" slack="0"/>
<pin id="790" dir="0" index="2" bw="2" slack="0"/>
<pin id="791" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_31_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="2" slack="0"/>
<pin id="798" dir="0" index="2" bw="2" slack="0"/>
<pin id="799" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_33_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_34_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="2" slack="0"/>
<pin id="812" dir="0" index="2" bw="2" slack="0"/>
<pin id="813" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="row_assign_9_0_1_t_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="2" slack="0"/>
<pin id="820" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_0_1_t/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_40_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="2" slack="0"/>
<pin id="826" dir="0" index="2" bw="2" slack="0"/>
<pin id="827" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="row_assign_9_0_2_t_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="2" slack="0"/>
<pin id="834" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_0_2_t/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_41_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="0" index="1" bw="2" slack="0"/>
<pin id="840" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_42_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="2" slack="0"/>
<pin id="846" dir="0" index="2" bw="2" slack="0"/>
<pin id="847" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_43_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="0"/>
<pin id="853" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_44_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="2" slack="0"/>
<pin id="858" dir="0" index="2" bw="2" slack="0"/>
<pin id="859" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="row_assign_9_1_0_t_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="2" slack="0"/>
<pin id="866" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_1_0_t/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="t_V_2_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="0"/>
<pin id="871" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_2_cast/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="exitcond_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="0"/>
<pin id="875" dir="0" index="1" bw="10" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="879" class="1004" name="j_V_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_46_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="0"/>
<pin id="887" dir="0" index="1" bw="11" slack="0"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="0" index="3" bw="5" slack="0"/>
<pin id="890" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="ImagLoc_x_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="11" slack="0"/>
<pin id="904" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="ImagLoc_x_cast66_cas_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="0"/>
<pin id="909" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast66_cas/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_47_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="12" slack="0"/>
<pin id="914" dir="0" index="2" bw="5" slack="0"/>
<pin id="915" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="rev1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_30_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="12" slack="0"/>
<pin id="927" dir="0" index="1" bw="12" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="or_cond_i_i_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_48_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="12" slack="0"/>
<pin id="940" dir="0" index="2" bw="5" slack="0"/>
<pin id="941" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="p_assign_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="11" slack="0"/>
<pin id="948" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_p2_i_i_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="12" slack="0"/>
<pin id="954" dir="0" index="2" bw="12" slack="0"/>
<pin id="955" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_p2_i_i_cast_cast_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="12" slack="0"/>
<pin id="961" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast_cast/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_32_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="12" slack="0"/>
<pin id="965" dir="0" index="1" bw="12" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_assign_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="13" slack="0"/>
<pin id="971" dir="0" index="1" bw="12" slack="0"/>
<pin id="972" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sel_tmp_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="12" slack="0"/>
<pin id="978" dir="0" index="2" bw="14" slack="0"/>
<pin id="979" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_30_not_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_30_not/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sel_tmp1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sel_tmp2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="x_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="12" slack="0"/>
<pin id="1004" dir="0" index="2" bw="14" slack="0"/>
<pin id="1005" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_49_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="0"/>
<pin id="1011" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="brmerge_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="1"/>
<pin id="1016" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="or_cond_i_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="x_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_cast/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_35_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="14" slack="0"/>
<pin id="1028" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="right_border_buf_2_6_load_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="4"/>
<pin id="1041" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_6/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="right_border_buf_2_7_load_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="4"/>
<pin id="1044" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_7/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="right_border_buf_2_8_load_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="4"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_8/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="right_border_buf_0_6_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="4"/>
<pin id="1050" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="right_border_buf_0_7_load_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="4"/>
<pin id="1053" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="right_border_buf_0_8_load_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="4"/>
<pin id="1056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="right_border_buf_0_9_load_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="4"/>
<pin id="1059" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="right_border_buf_0_10_load_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="4"/>
<pin id="1062" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="right_border_buf_0_11_load_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="4"/>
<pin id="1065" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="col_assign_2_0_t_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="2" slack="2"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_2_0_t/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_36_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="0"/>
<pin id="1074" dir="0" index="2" bw="8" slack="0"/>
<pin id="1075" dir="0" index="3" bw="1" slack="0"/>
<pin id="1076" dir="0" index="4" bw="2" slack="0"/>
<pin id="1077" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="col_buf_0_val_0_0_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="2"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="0" index="2" bw="8" slack="0"/>
<pin id="1087" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_37_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="0"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="0" index="2" bw="8" slack="0"/>
<pin id="1094" dir="0" index="3" bw="1" slack="0"/>
<pin id="1095" dir="0" index="4" bw="2" slack="0"/>
<pin id="1096" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="col_buf_0_val_1_0_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="2"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="0" index="2" bw="8" slack="0"/>
<pin id="1106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_38_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="0" index="2" bw="8" slack="0"/>
<pin id="1113" dir="0" index="3" bw="1" slack="0"/>
<pin id="1114" dir="0" index="4" bw="2" slack="0"/>
<pin id="1115" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="col_buf_0_val_2_0_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="2"/>
<pin id="1123" dir="0" index="1" bw="8" slack="0"/>
<pin id="1124" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="right_border_buf_0_12_load_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="4"/>
<pin id="1130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="right_border_buf_0_13_load_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="4"/>
<pin id="1133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="right_border_buf_0_14_load_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="4"/>
<pin id="1136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_14/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="StgValue_236_store_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="4"/>
<pin id="1140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/6 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="StgValue_237_store_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="4"/>
<pin id="1145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="StgValue_238_store_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="4"/>
<pin id="1150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/6 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="StgValue_239_store_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="0" index="1" bw="8" slack="4"/>
<pin id="1155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_239/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="StgValue_240_store_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="0"/>
<pin id="1159" dir="0" index="1" bw="8" slack="4"/>
<pin id="1160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_240/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="StgValue_241_store_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="4"/>
<pin id="1165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_241/6 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_39_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="0"/>
<pin id="1170" dir="0" index="2" bw="8" slack="0"/>
<pin id="1171" dir="0" index="3" bw="8" slack="0"/>
<pin id="1172" dir="0" index="4" bw="2" slack="3"/>
<pin id="1173" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="src_kernel_win_0_va_6_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="3"/>
<pin id="1180" dir="0" index="1" bw="8" slack="0"/>
<pin id="1181" dir="0" index="2" bw="8" slack="0"/>
<pin id="1182" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_45_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="0"/>
<pin id="1187" dir="0" index="1" bw="8" slack="0"/>
<pin id="1188" dir="0" index="2" bw="8" slack="0"/>
<pin id="1189" dir="0" index="3" bw="8" slack="0"/>
<pin id="1190" dir="0" index="4" bw="2" slack="3"/>
<pin id="1191" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="src_kernel_win_0_va_7_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="3"/>
<pin id="1198" dir="0" index="1" bw="8" slack="0"/>
<pin id="1199" dir="0" index="2" bw="8" slack="0"/>
<pin id="1200" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/6 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="tmp_51_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="0" index="1" bw="8" slack="0"/>
<pin id="1206" dir="0" index="2" bw="8" slack="0"/>
<pin id="1207" dir="0" index="3" bw="8" slack="0"/>
<pin id="1208" dir="0" index="4" bw="2" slack="3"/>
<pin id="1209" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="src_kernel_win_0_va_8_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="3"/>
<pin id="1216" dir="0" index="1" bw="8" slack="0"/>
<pin id="1217" dir="0" index="2" bw="8" slack="0"/>
<pin id="1218" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/6 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="right_border_buf_1_6_load_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="4"/>
<pin id="1223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_6/6 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="right_border_buf_1_7_load_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="4"/>
<pin id="1226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_7/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="right_border_buf_1_8_load_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="4"/>
<pin id="1229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_8/6 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="right_border_buf_1_9_load_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="4"/>
<pin id="1232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_9/6 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="right_border_buf_1_10_load_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="4"/>
<pin id="1235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_10/6 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="right_border_buf_1_11_load_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="4"/>
<pin id="1238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_11/6 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_58_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="0" index="2" bw="8" slack="0"/>
<pin id="1243" dir="0" index="3" bw="1" slack="0"/>
<pin id="1244" dir="0" index="4" bw="2" slack="0"/>
<pin id="1245" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="col_buf_1_val_0_0_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="2"/>
<pin id="1253" dir="0" index="1" bw="8" slack="0"/>
<pin id="1254" dir="0" index="2" bw="8" slack="0"/>
<pin id="1255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_0_0/6 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_59_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="0"/>
<pin id="1260" dir="0" index="1" bw="8" slack="0"/>
<pin id="1261" dir="0" index="2" bw="8" slack="0"/>
<pin id="1262" dir="0" index="3" bw="1" slack="0"/>
<pin id="1263" dir="0" index="4" bw="2" slack="0"/>
<pin id="1264" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="col_buf_1_val_1_0_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="2"/>
<pin id="1272" dir="0" index="1" bw="8" slack="0"/>
<pin id="1273" dir="0" index="2" bw="8" slack="0"/>
<pin id="1274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_1_0/6 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_60_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="0"/>
<pin id="1279" dir="0" index="1" bw="8" slack="0"/>
<pin id="1280" dir="0" index="2" bw="8" slack="0"/>
<pin id="1281" dir="0" index="3" bw="1" slack="0"/>
<pin id="1282" dir="0" index="4" bw="2" slack="0"/>
<pin id="1283" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="col_buf_1_val_2_0_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="2"/>
<pin id="1291" dir="0" index="1" bw="8" slack="0"/>
<pin id="1292" dir="0" index="2" bw="8" slack="0"/>
<pin id="1293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_2_0/6 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="right_border_buf_1_12_load_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="4"/>
<pin id="1298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_12/6 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="right_border_buf_1_13_load_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="4"/>
<pin id="1301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_13/6 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="right_border_buf_1_14_load_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="4"/>
<pin id="1304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_14/6 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="StgValue_278_store_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="0"/>
<pin id="1307" dir="0" index="1" bw="8" slack="4"/>
<pin id="1308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_278/6 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="StgValue_279_store_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="0"/>
<pin id="1312" dir="0" index="1" bw="8" slack="4"/>
<pin id="1313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_279/6 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="StgValue_280_store_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="0"/>
<pin id="1317" dir="0" index="1" bw="8" slack="4"/>
<pin id="1318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_280/6 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="StgValue_281_store_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="0"/>
<pin id="1322" dir="0" index="1" bw="8" slack="4"/>
<pin id="1323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_281/6 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="StgValue_282_store_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="0"/>
<pin id="1327" dir="0" index="1" bw="8" slack="4"/>
<pin id="1328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_282/6 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="StgValue_283_store_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="0" index="1" bw="8" slack="4"/>
<pin id="1333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_283/6 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_61_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="0"/>
<pin id="1337" dir="0" index="1" bw="8" slack="0"/>
<pin id="1338" dir="0" index="2" bw="8" slack="0"/>
<pin id="1339" dir="0" index="3" bw="8" slack="0"/>
<pin id="1340" dir="0" index="4" bw="2" slack="3"/>
<pin id="1341" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="src_kernel_win_1_va_6_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="3"/>
<pin id="1348" dir="0" index="1" bw="8" slack="0"/>
<pin id="1349" dir="0" index="2" bw="8" slack="0"/>
<pin id="1350" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_6/6 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="tmp_65_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="0"/>
<pin id="1355" dir="0" index="1" bw="8" slack="0"/>
<pin id="1356" dir="0" index="2" bw="8" slack="0"/>
<pin id="1357" dir="0" index="3" bw="8" slack="0"/>
<pin id="1358" dir="0" index="4" bw="2" slack="3"/>
<pin id="1359" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="src_kernel_win_1_va_7_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="3"/>
<pin id="1366" dir="0" index="1" bw="8" slack="0"/>
<pin id="1367" dir="0" index="2" bw="8" slack="0"/>
<pin id="1368" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_7/6 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_66_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="0"/>
<pin id="1373" dir="0" index="1" bw="8" slack="0"/>
<pin id="1374" dir="0" index="2" bw="8" slack="0"/>
<pin id="1375" dir="0" index="3" bw="8" slack="0"/>
<pin id="1376" dir="0" index="4" bw="2" slack="3"/>
<pin id="1377" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="src_kernel_win_1_va_8_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="3"/>
<pin id="1384" dir="0" index="1" bw="8" slack="0"/>
<pin id="1385" dir="0" index="2" bw="8" slack="0"/>
<pin id="1386" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_8/6 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="right_border_buf_2_9_load_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="4"/>
<pin id="1391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_9/6 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="right_border_buf_2_10_load_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="4"/>
<pin id="1394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_10/6 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="right_border_buf_2_11_load_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="4"/>
<pin id="1397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_11/6 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_72_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="0"/>
<pin id="1400" dir="0" index="1" bw="8" slack="0"/>
<pin id="1401" dir="0" index="2" bw="8" slack="0"/>
<pin id="1402" dir="0" index="3" bw="1" slack="0"/>
<pin id="1403" dir="0" index="4" bw="2" slack="0"/>
<pin id="1404" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="col_buf_2_val_0_0_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="2"/>
<pin id="1412" dir="0" index="1" bw="8" slack="0"/>
<pin id="1413" dir="0" index="2" bw="8" slack="0"/>
<pin id="1414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_0_0/6 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp_73_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="0"/>
<pin id="1419" dir="0" index="1" bw="8" slack="0"/>
<pin id="1420" dir="0" index="2" bw="8" slack="0"/>
<pin id="1421" dir="0" index="3" bw="1" slack="0"/>
<pin id="1422" dir="0" index="4" bw="2" slack="0"/>
<pin id="1423" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="col_buf_2_val_1_0_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="2"/>
<pin id="1431" dir="0" index="1" bw="8" slack="0"/>
<pin id="1432" dir="0" index="2" bw="8" slack="0"/>
<pin id="1433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_1_0/6 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_74_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="0"/>
<pin id="1438" dir="0" index="1" bw="8" slack="0"/>
<pin id="1439" dir="0" index="2" bw="8" slack="0"/>
<pin id="1440" dir="0" index="3" bw="1" slack="0"/>
<pin id="1441" dir="0" index="4" bw="2" slack="0"/>
<pin id="1442" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="col_buf_2_val_2_0_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="1" slack="2"/>
<pin id="1450" dir="0" index="1" bw="8" slack="0"/>
<pin id="1451" dir="0" index="2" bw="8" slack="0"/>
<pin id="1452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_2_0/6 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="StgValue_314_store_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="0"/>
<pin id="1457" dir="0" index="1" bw="8" slack="4"/>
<pin id="1458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_314/6 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="StgValue_315_store_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="0"/>
<pin id="1462" dir="0" index="1" bw="8" slack="4"/>
<pin id="1463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_315/6 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="StgValue_316_store_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="0"/>
<pin id="1467" dir="0" index="1" bw="8" slack="4"/>
<pin id="1468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_316/6 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="StgValue_317_store_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="0"/>
<pin id="1472" dir="0" index="1" bw="8" slack="4"/>
<pin id="1473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_317/6 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="StgValue_318_store_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="0"/>
<pin id="1477" dir="0" index="1" bw="8" slack="4"/>
<pin id="1478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_318/6 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="StgValue_319_store_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="0" index="1" bw="8" slack="4"/>
<pin id="1483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_319/6 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="tmp_75_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="0"/>
<pin id="1487" dir="0" index="1" bw="8" slack="0"/>
<pin id="1488" dir="0" index="2" bw="8" slack="0"/>
<pin id="1489" dir="0" index="3" bw="8" slack="0"/>
<pin id="1490" dir="0" index="4" bw="2" slack="3"/>
<pin id="1491" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="src_kernel_win_2_va_9_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="3"/>
<pin id="1498" dir="0" index="1" bw="8" slack="0"/>
<pin id="1499" dir="0" index="2" bw="8" slack="0"/>
<pin id="1500" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_9/6 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="tmp_76_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="0"/>
<pin id="1505" dir="0" index="1" bw="8" slack="0"/>
<pin id="1506" dir="0" index="2" bw="8" slack="0"/>
<pin id="1507" dir="0" index="3" bw="8" slack="0"/>
<pin id="1508" dir="0" index="4" bw="2" slack="3"/>
<pin id="1509" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="src_kernel_win_2_va_10_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="3"/>
<pin id="1516" dir="0" index="1" bw="8" slack="0"/>
<pin id="1517" dir="0" index="2" bw="8" slack="0"/>
<pin id="1518" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_10/6 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="tmp_77_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="0"/>
<pin id="1523" dir="0" index="1" bw="8" slack="0"/>
<pin id="1524" dir="0" index="2" bw="8" slack="0"/>
<pin id="1525" dir="0" index="3" bw="8" slack="0"/>
<pin id="1526" dir="0" index="4" bw="2" slack="3"/>
<pin id="1527" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="src_kernel_win_2_va_11_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="3"/>
<pin id="1534" dir="0" index="1" bw="8" slack="0"/>
<pin id="1535" dir="0" index="2" bw="8" slack="0"/>
<pin id="1536" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_11/6 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="src_kernel_win_0_va_9_load_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="8" slack="5"/>
<pin id="1541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/7 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="src_kernel_win_0_va_10_load_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="5"/>
<pin id="1544" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/7 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="src_kernel_win_0_va_11_load_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="5"/>
<pin id="1547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/7 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="OP1_V_0_0_cast_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="8" slack="0"/>
<pin id="1550" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_0_cast/7 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="tmp_161_0_0_2_cast_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="8" slack="1"/>
<pin id="1554" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_0_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="p_Val2_10_0_0_2_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="8" slack="0"/>
<pin id="1557" dir="0" index="1" bw="8" slack="0"/>
<pin id="1558" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_10_0_0_2/7 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="p_Val2_10_0_0_2_ca_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="9" slack="0"/>
<pin id="1563" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_10_0_0_2_ca/7 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="p_shl_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="9" slack="0"/>
<pin id="1567" dir="0" index="1" bw="8" slack="0"/>
<pin id="1568" dir="0" index="2" bw="1" slack="0"/>
<pin id="1569" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="p_shl_cast_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="9" slack="0"/>
<pin id="1575" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="r_V_7_0_1_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="9" slack="0"/>
<pin id="1580" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7_0_1/7 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="tmp_161_0_1_cast_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="10" slack="0"/>
<pin id="1585" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_0_1_cast/7 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="tmp_53_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="9" slack="0"/>
<pin id="1589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="tmp_54_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="10" slack="0"/>
<pin id="1593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/7 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="r_V_7_0_1_2_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="9" slack="0"/>
<pin id="1597" dir="0" index="1" bw="8" slack="1"/>
<pin id="1598" dir="0" index="2" bw="1" slack="0"/>
<pin id="1599" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7_0_1_2/7 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="tmp_161_0_1_cast_55_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="9" slack="0"/>
<pin id="1604" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_0_1_cast_55/7 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="tmp_55_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="8" slack="1"/>
<pin id="1608" dir="0" index="1" bw="1" slack="0"/>
<pin id="1609" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_55/7 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="OP1_V_0_2_cast_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="0"/>
<pin id="1613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="r_V_7_0_2_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="0"/>
<pin id="1617" dir="0" index="1" bw="8" slack="0"/>
<pin id="1618" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7_0_2/7 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="tmp_161_0_2_cast_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="9" slack="0"/>
<pin id="1623" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="tmp_56_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="9" slack="0"/>
<pin id="1627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/7 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="tmp_161_0_2_2_cast_c_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="8" slack="1"/>
<pin id="1631" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_0_2_2_cast_c/7 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="tmp56_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="9" slack="0"/>
<pin id="1634" dir="0" index="1" bw="10" slack="0"/>
<pin id="1635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp56/7 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="tmp57_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="8" slack="0"/>
<pin id="1640" dir="0" index="1" bw="9" slack="0"/>
<pin id="1641" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp57/7 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="tmp69_cast_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="10" slack="0"/>
<pin id="1646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp69_cast/7 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="tmp58_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="9" slack="0"/>
<pin id="1650" dir="0" index="1" bw="10" slack="0"/>
<pin id="1651" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp58/7 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="p_Val2_2_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="11" slack="0"/>
<pin id="1656" dir="0" index="1" bw="11" slack="0"/>
<pin id="1657" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="isneg_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="0"/>
<pin id="1662" dir="0" index="1" bw="11" slack="0"/>
<pin id="1663" dir="0" index="2" bw="5" slack="0"/>
<pin id="1664" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/7 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="tmp59_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="8" slack="0"/>
<pin id="1670" dir="0" index="1" bw="8" slack="0"/>
<pin id="1671" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp59/7 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="tmp60_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="8" slack="1"/>
<pin id="1676" dir="0" index="1" bw="8" slack="0"/>
<pin id="1677" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp60/7 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="tmp61_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="0"/>
<pin id="1681" dir="0" index="1" bw="8" slack="0"/>
<pin id="1682" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp61/7 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="p_Val2_1_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="8" slack="0"/>
<pin id="1687" dir="0" index="1" bw="8" slack="0"/>
<pin id="1688" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="tmp_57_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="3" slack="0"/>
<pin id="1693" dir="0" index="1" bw="11" slack="0"/>
<pin id="1694" dir="0" index="2" bw="5" slack="0"/>
<pin id="1695" dir="0" index="3" bw="5" slack="0"/>
<pin id="1696" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/7 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="not_i_i_i_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="3" slack="0"/>
<pin id="1703" dir="0" index="1" bw="1" slack="0"/>
<pin id="1704" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/7 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="src_kernel_win_1_va_9_load_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="8" slack="5"/>
<pin id="1709" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_9/7 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="src_kernel_win_1_va_10_load_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="5"/>
<pin id="1712" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_10/7 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="src_kernel_win_1_va_11_load_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="5"/>
<pin id="1715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_11/7 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="OP1_V_1_0_cast_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="8" slack="0"/>
<pin id="1718" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_0_cast/7 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="tmp_161_1_0_2_cast_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="8" slack="1"/>
<pin id="1722" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="p_Val2_10_1_0_2_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="8" slack="0"/>
<pin id="1725" dir="0" index="1" bw="8" slack="0"/>
<pin id="1726" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_10_1_0_2/7 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="p_Val2_10_1_0_2_ca_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="9" slack="0"/>
<pin id="1731" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_10_1_0_2_ca/7 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="p_shl1_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="9" slack="0"/>
<pin id="1735" dir="0" index="1" bw="8" slack="0"/>
<pin id="1736" dir="0" index="2" bw="1" slack="0"/>
<pin id="1737" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="p_shl1_cast_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="9" slack="0"/>
<pin id="1743" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="r_V_7_1_1_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="1" slack="0"/>
<pin id="1747" dir="0" index="1" bw="9" slack="0"/>
<pin id="1748" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7_1_1/7 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="tmp_161_1_1_cast_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="10" slack="0"/>
<pin id="1753" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_1_1_cast/7 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="tmp_67_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="9" slack="0"/>
<pin id="1757" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/7 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="tmp_68_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="10" slack="0"/>
<pin id="1761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="r_V_7_1_1_2_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="9" slack="0"/>
<pin id="1765" dir="0" index="1" bw="8" slack="1"/>
<pin id="1766" dir="0" index="2" bw="1" slack="0"/>
<pin id="1767" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7_1_1_2/7 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="tmp_161_1_1_cast_57_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="9" slack="0"/>
<pin id="1772" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_1_cast_57/7 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="tmp_69_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="8" slack="1"/>
<pin id="1776" dir="0" index="1" bw="1" slack="0"/>
<pin id="1777" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="OP1_V_1_2_cast_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="8" slack="0"/>
<pin id="1781" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/7 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="r_V_7_1_2_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="8" slack="0"/>
<pin id="1786" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7_1_2/7 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="tmp_161_1_2_cast_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="9" slack="0"/>
<pin id="1791" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_1_2_cast/7 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp_70_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="9" slack="0"/>
<pin id="1795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="tmp_161_1_2_2_cast_c_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="8" slack="1"/>
<pin id="1799" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_2_2_cast_c/7 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="tmp71_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="9" slack="0"/>
<pin id="1802" dir="0" index="1" bw="10" slack="0"/>
<pin id="1803" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp71/7 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="tmp72_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="0"/>
<pin id="1808" dir="0" index="1" bw="9" slack="0"/>
<pin id="1809" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp72/7 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="tmp77_cast_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="10" slack="0"/>
<pin id="1814" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp77_cast/7 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="tmp73_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="9" slack="0"/>
<pin id="1818" dir="0" index="1" bw="10" slack="0"/>
<pin id="1819" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp73/7 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="p_Val2_5_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="11" slack="0"/>
<pin id="1824" dir="0" index="1" bw="11" slack="0"/>
<pin id="1825" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="isneg_1_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="11" slack="0"/>
<pin id="1831" dir="0" index="2" bw="5" slack="0"/>
<pin id="1832" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/7 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="tmp75_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="8" slack="0"/>
<pin id="1838" dir="0" index="1" bw="8" slack="0"/>
<pin id="1839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp75/7 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="tmp76_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="8" slack="1"/>
<pin id="1844" dir="0" index="1" bw="8" slack="0"/>
<pin id="1845" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp76/7 "/>
</bind>
</comp>

<comp id="1847" class="1004" name="tmp77_fu_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="8" slack="0"/>
<pin id="1849" dir="0" index="1" bw="8" slack="0"/>
<pin id="1850" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp77/7 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="p_Val2_3_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="8" slack="0"/>
<pin id="1855" dir="0" index="1" bw="8" slack="0"/>
<pin id="1856" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="tmp_71_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="3" slack="0"/>
<pin id="1861" dir="0" index="1" bw="11" slack="0"/>
<pin id="1862" dir="0" index="2" bw="5" slack="0"/>
<pin id="1863" dir="0" index="3" bw="5" slack="0"/>
<pin id="1864" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="not_i_i_i1_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="3" slack="0"/>
<pin id="1871" dir="0" index="1" bw="1" slack="0"/>
<pin id="1872" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i1/7 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="src_kernel_win_2_va_12_load_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="8" slack="5"/>
<pin id="1877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_12/7 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="src_kernel_win_2_va_13_load_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="8" slack="5"/>
<pin id="1880" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_13/7 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="src_kernel_win_2_va_14_load_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="8" slack="5"/>
<pin id="1883" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_14/7 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="OP1_V_2_0_cast_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="8" slack="0"/>
<pin id="1886" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_0_cast/7 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="tmp_161_2_0_2_cast_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="8" slack="1"/>
<pin id="1890" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="p_Val2_10_2_0_2_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="8" slack="0"/>
<pin id="1893" dir="0" index="1" bw="8" slack="0"/>
<pin id="1894" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_10_2_0_2/7 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="p_Val2_10_2_0_2_ca_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="9" slack="0"/>
<pin id="1899" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_10_2_0_2_ca/7 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="p_shl2_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="9" slack="0"/>
<pin id="1903" dir="0" index="1" bw="8" slack="0"/>
<pin id="1904" dir="0" index="2" bw="1" slack="0"/>
<pin id="1905" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="p_shl2_cast_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="9" slack="0"/>
<pin id="1911" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="r_V_7_2_1_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="0"/>
<pin id="1915" dir="0" index="1" bw="9" slack="0"/>
<pin id="1916" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7_2_1/7 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="tmp_161_2_1_cast_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="10" slack="0"/>
<pin id="1921" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="tmp_85_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="9" slack="0"/>
<pin id="1925" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/7 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="tmp_86_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="10" slack="0"/>
<pin id="1929" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/7 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="r_V_7_2_1_2_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="9" slack="0"/>
<pin id="1933" dir="0" index="1" bw="8" slack="1"/>
<pin id="1934" dir="0" index="2" bw="1" slack="0"/>
<pin id="1935" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7_2_1_2/7 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="tmp_161_2_1_cast_59_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="9" slack="0"/>
<pin id="1940" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_1_cast_59/7 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="tmp_88_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="8" slack="1"/>
<pin id="1944" dir="0" index="1" bw="1" slack="0"/>
<pin id="1945" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_88/7 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="OP1_V_2_2_cast_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="8" slack="0"/>
<pin id="1949" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_cast/7 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="r_V_7_2_2_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="1" slack="0"/>
<pin id="1953" dir="0" index="1" bw="8" slack="0"/>
<pin id="1954" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7_2_2/7 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="tmp_161_2_2_cast_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="9" slack="0"/>
<pin id="1959" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_2_2_cast/7 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="tmp_89_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="9" slack="0"/>
<pin id="1963" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/7 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="tmp_161_2_2_2_cast_c_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="8" slack="1"/>
<pin id="1967" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_2_2_cast_c/7 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="tmp83_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="9" slack="0"/>
<pin id="1970" dir="0" index="1" bw="10" slack="0"/>
<pin id="1971" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp83/7 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="tmp85_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="8" slack="0"/>
<pin id="1976" dir="0" index="1" bw="9" slack="0"/>
<pin id="1977" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp85/7 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="tmp85_cast_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="10" slack="0"/>
<pin id="1982" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp85_cast/7 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="tmp84_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="9" slack="0"/>
<pin id="1986" dir="0" index="1" bw="10" slack="0"/>
<pin id="1987" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp84/7 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="p_Val2_s_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="11" slack="0"/>
<pin id="1992" dir="0" index="1" bw="11" slack="0"/>
<pin id="1993" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="isneg_2_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="1" slack="0"/>
<pin id="1998" dir="0" index="1" bw="11" slack="0"/>
<pin id="1999" dir="0" index="2" bw="5" slack="0"/>
<pin id="2000" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_2/7 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="tmp86_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="8" slack="0"/>
<pin id="2006" dir="0" index="1" bw="8" slack="0"/>
<pin id="2007" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp86/7 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="tmp88_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="8" slack="1"/>
<pin id="2012" dir="0" index="1" bw="8" slack="0"/>
<pin id="2013" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp88/7 "/>
</bind>
</comp>

<comp id="2015" class="1004" name="tmp87_fu_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="8" slack="0"/>
<pin id="2017" dir="0" index="1" bw="8" slack="0"/>
<pin id="2018" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp87/7 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="p_Val2_6_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="8" slack="0"/>
<pin id="2023" dir="0" index="1" bw="8" slack="0"/>
<pin id="2024" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="tmp_78_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="3" slack="0"/>
<pin id="2029" dir="0" index="1" bw="11" slack="0"/>
<pin id="2030" dir="0" index="2" bw="5" slack="0"/>
<pin id="2031" dir="0" index="3" bw="5" slack="0"/>
<pin id="2032" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/7 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="not_i_i_i2_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="3" slack="0"/>
<pin id="2039" dir="0" index="1" bw="1" slack="0"/>
<pin id="2040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i2/7 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="src_kernel_win_0_va_12_load_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="8" slack="5"/>
<pin id="2045" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/7 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="src_kernel_win_0_va_13_load_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="8" slack="5"/>
<pin id="2048" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/7 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="src_kernel_win_0_va_14_load_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="8" slack="5"/>
<pin id="2051" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/7 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="src_kernel_win_1_va_12_load_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="8" slack="5"/>
<pin id="2054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_12/7 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="src_kernel_win_1_va_13_load_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="8" slack="5"/>
<pin id="2057" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_13/7 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="src_kernel_win_1_va_14_load_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="8" slack="5"/>
<pin id="2060" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_14/7 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="src_kernel_win_2_va_6_load_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="8" slack="5"/>
<pin id="2063" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_6/7 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="src_kernel_win_2_va_7_load_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="8" slack="5"/>
<pin id="2066" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_7/7 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="src_kernel_win_2_va_8_load_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="8" slack="5"/>
<pin id="2069" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_8/7 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="StgValue_436_store_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="8" slack="0"/>
<pin id="2072" dir="0" index="1" bw="8" slack="5"/>
<pin id="2073" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_436/7 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="StgValue_437_store_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="8" slack="1"/>
<pin id="2077" dir="0" index="1" bw="8" slack="5"/>
<pin id="2078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_437/7 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="StgValue_438_store_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="8" slack="0"/>
<pin id="2081" dir="0" index="1" bw="8" slack="5"/>
<pin id="2082" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_438/7 "/>
</bind>
</comp>

<comp id="2084" class="1004" name="StgValue_439_store_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="8" slack="1"/>
<pin id="2086" dir="0" index="1" bw="8" slack="5"/>
<pin id="2087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_439/7 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="StgValue_440_store_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="8" slack="0"/>
<pin id="2090" dir="0" index="1" bw="8" slack="5"/>
<pin id="2091" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_440/7 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="StgValue_441_store_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="8" slack="1"/>
<pin id="2095" dir="0" index="1" bw="8" slack="5"/>
<pin id="2096" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_441/7 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="StgValue_442_store_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="8" slack="0"/>
<pin id="2099" dir="0" index="1" bw="8" slack="5"/>
<pin id="2100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_442/7 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="StgValue_443_store_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="8" slack="1"/>
<pin id="2104" dir="0" index="1" bw="8" slack="5"/>
<pin id="2105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_443/7 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="StgValue_444_store_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="8" slack="0"/>
<pin id="2108" dir="0" index="1" bw="8" slack="5"/>
<pin id="2109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_444/7 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="StgValue_445_store_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="8" slack="1"/>
<pin id="2113" dir="0" index="1" bw="8" slack="5"/>
<pin id="2114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_445/7 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="StgValue_446_store_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="8" slack="0"/>
<pin id="2117" dir="0" index="1" bw="8" slack="5"/>
<pin id="2118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_446/7 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="StgValue_447_store_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="8" slack="1"/>
<pin id="2122" dir="0" index="1" bw="8" slack="5"/>
<pin id="2123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_447/7 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="StgValue_448_store_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="8" slack="0"/>
<pin id="2126" dir="0" index="1" bw="8" slack="5"/>
<pin id="2127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_448/7 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="StgValue_449_store_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="8" slack="1"/>
<pin id="2131" dir="0" index="1" bw="8" slack="5"/>
<pin id="2132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_449/7 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="StgValue_450_store_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="8" slack="0"/>
<pin id="2135" dir="0" index="1" bw="8" slack="5"/>
<pin id="2136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_450/7 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="StgValue_451_store_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="8" slack="1"/>
<pin id="2140" dir="0" index="1" bw="8" slack="5"/>
<pin id="2141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_451/7 "/>
</bind>
</comp>

<comp id="2142" class="1004" name="StgValue_452_store_fu_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="8" slack="0"/>
<pin id="2144" dir="0" index="1" bw="8" slack="5"/>
<pin id="2145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_452/7 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="StgValue_453_store_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="8" slack="1"/>
<pin id="2149" dir="0" index="1" bw="8" slack="5"/>
<pin id="2150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_453/7 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="tmp_i_i_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="1" slack="1"/>
<pin id="2153" dir="0" index="1" bw="1" slack="0"/>
<pin id="2154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/8 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="overflow_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="1" slack="1"/>
<pin id="2158" dir="0" index="1" bw="1" slack="0"/>
<pin id="2159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="2161" class="1004" name="p_mux_i_i_cast_fu_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="1" slack="0"/>
<pin id="2163" dir="0" index="1" bw="1" slack="0"/>
<pin id="2164" dir="0" index="2" bw="1" slack="0"/>
<pin id="2165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/8 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="tmp_i_i_56_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="1" slack="1"/>
<pin id="2171" dir="0" index="1" bw="1" slack="0"/>
<pin id="2172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_56/8 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="p_Val2_9_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="1" slack="0"/>
<pin id="2176" dir="0" index="1" bw="8" slack="0"/>
<pin id="2177" dir="0" index="2" bw="8" slack="1"/>
<pin id="2178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/8 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="tmp_i_i1_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="1" slack="1"/>
<pin id="2184" dir="0" index="1" bw="1" slack="0"/>
<pin id="2185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i1/8 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="overflow_1_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="1" slack="1"/>
<pin id="2189" dir="0" index="1" bw="1" slack="0"/>
<pin id="2190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/8 "/>
</bind>
</comp>

<comp id="2192" class="1004" name="p_mux_i_i30_cast_fu_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="1" slack="0"/>
<pin id="2194" dir="0" index="1" bw="1" slack="0"/>
<pin id="2195" dir="0" index="2" bw="1" slack="0"/>
<pin id="2196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i30_cast/8 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="tmp_i_i1_58_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="1" slack="1"/>
<pin id="2202" dir="0" index="1" bw="1" slack="0"/>
<pin id="2203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i1_58/8 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="p_Val2_10_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="1" slack="0"/>
<pin id="2207" dir="0" index="1" bw="8" slack="0"/>
<pin id="2208" dir="0" index="2" bw="8" slack="1"/>
<pin id="2209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/8 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="tmp_i_i2_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="1" slack="1"/>
<pin id="2215" dir="0" index="1" bw="1" slack="0"/>
<pin id="2216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i2/8 "/>
</bind>
</comp>

<comp id="2218" class="1004" name="overflow_2_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="1" slack="1"/>
<pin id="2220" dir="0" index="1" bw="1" slack="0"/>
<pin id="2221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/8 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="p_mux_i_i39_cast_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="1" slack="0"/>
<pin id="2225" dir="0" index="1" bw="1" slack="0"/>
<pin id="2226" dir="0" index="2" bw="1" slack="0"/>
<pin id="2227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i39_cast/8 "/>
</bind>
</comp>

<comp id="2231" class="1004" name="tmp_i_i2_60_fu_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="1" slack="1"/>
<pin id="2233" dir="0" index="1" bw="1" slack="0"/>
<pin id="2234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i2_60/8 "/>
</bind>
</comp>

<comp id="2236" class="1004" name="p_Val2_11_fu_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="1" slack="0"/>
<pin id="2238" dir="0" index="1" bw="8" slack="0"/>
<pin id="2239" dir="0" index="2" bw="8" slack="1"/>
<pin id="2240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/8 "/>
</bind>
</comp>

<comp id="2244" class="1005" name="tmp_6_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="2" slack="0"/>
<pin id="2246" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2252" class="1005" name="src_kernel_win_0_va_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="8" slack="5"/>
<pin id="2254" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="2258" class="1005" name="src_kernel_win_0_va_1_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="8" slack="5"/>
<pin id="2260" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="2264" class="1005" name="src_kernel_win_0_va_2_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="8" slack="5"/>
<pin id="2266" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="2270" class="1005" name="src_kernel_win_0_va_3_reg_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="8" slack="5"/>
<pin id="2272" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="2276" class="1005" name="src_kernel_win_0_va_4_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="8" slack="5"/>
<pin id="2278" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="src_kernel_win_0_va_5_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="8" slack="5"/>
<pin id="2284" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="src_kernel_win_1_va_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="8" slack="5"/>
<pin id="2290" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va "/>
</bind>
</comp>

<comp id="2294" class="1005" name="src_kernel_win_1_va_1_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="8" slack="5"/>
<pin id="2296" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_1 "/>
</bind>
</comp>

<comp id="2300" class="1005" name="src_kernel_win_1_va_2_reg_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="8" slack="5"/>
<pin id="2302" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_2 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="src_kernel_win_1_va_3_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="8" slack="5"/>
<pin id="2308" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_3 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="src_kernel_win_1_va_4_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="8" slack="5"/>
<pin id="2314" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_4 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="src_kernel_win_1_va_5_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="8" slack="5"/>
<pin id="2320" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_5 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="src_kernel_win_2_va_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="8" slack="5"/>
<pin id="2326" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va "/>
</bind>
</comp>

<comp id="2330" class="1005" name="src_kernel_win_2_va_1_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="8" slack="5"/>
<pin id="2332" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_1 "/>
</bind>
</comp>

<comp id="2336" class="1005" name="src_kernel_win_2_va_2_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="8" slack="5"/>
<pin id="2338" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_2 "/>
</bind>
</comp>

<comp id="2342" class="1005" name="src_kernel_win_2_va_3_reg_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="8" slack="5"/>
<pin id="2344" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_3 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="src_kernel_win_2_va_4_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="8" slack="5"/>
<pin id="2350" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_4 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="src_kernel_win_2_va_5_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="8" slack="5"/>
<pin id="2356" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_5 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="right_border_buf_0_s_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="8" slack="4"/>
<pin id="2362" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="2367" class="1005" name="right_border_buf_0_1_reg_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="8" slack="4"/>
<pin id="2369" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="right_border_buf_2_s_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="8" slack="4"/>
<pin id="2375" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_s "/>
</bind>
</comp>

<comp id="2379" class="1005" name="right_border_buf_0_2_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="8" slack="4"/>
<pin id="2381" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="2386" class="1005" name="right_border_buf_0_3_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="8" slack="4"/>
<pin id="2388" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="2392" class="1005" name="right_border_buf_2_1_reg_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="8" slack="4"/>
<pin id="2394" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_1 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="right_border_buf_0_4_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="8" slack="4"/>
<pin id="2400" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="right_border_buf_0_5_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="8" slack="4"/>
<pin id="2407" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="2411" class="1005" name="right_border_buf_2_2_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="8" slack="4"/>
<pin id="2413" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_2 "/>
</bind>
</comp>

<comp id="2417" class="1005" name="right_border_buf_1_s_reg_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="8" slack="4"/>
<pin id="2419" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_s "/>
</bind>
</comp>

<comp id="2424" class="1005" name="right_border_buf_1_1_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="8" slack="4"/>
<pin id="2426" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_1 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="right_border_buf_2_3_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="8" slack="4"/>
<pin id="2432" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_3 "/>
</bind>
</comp>

<comp id="2436" class="1005" name="right_border_buf_1_2_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="8" slack="4"/>
<pin id="2438" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_2 "/>
</bind>
</comp>

<comp id="2443" class="1005" name="right_border_buf_1_3_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="8" slack="4"/>
<pin id="2445" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_3 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="right_border_buf_2_4_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="8" slack="4"/>
<pin id="2451" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_4 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="right_border_buf_1_4_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="8" slack="4"/>
<pin id="2457" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_4 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="right_border_buf_1_5_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="8" slack="4"/>
<pin id="2464" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_5 "/>
</bind>
</comp>

<comp id="2468" class="1005" name="right_border_buf_2_5_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="8" slack="4"/>
<pin id="2470" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_5 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="exitcond1_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="1" slack="1"/>
<pin id="2476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="i_V_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="11" slack="0"/>
<pin id="2480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2483" class="1005" name="tmp_1_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="1" slack="1"/>
<pin id="2485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="tmp_73_0_0_not_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="1" slack="1"/>
<pin id="2489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73_0_0_not "/>
</bind>
</comp>

<comp id="2492" class="1005" name="icmp_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="1" slack="1"/>
<pin id="2494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2497" class="1005" name="tmp_2_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="1" slack="1"/>
<pin id="2499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="tmp_117_0_1_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="1" slack="1"/>
<pin id="2503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_117_0_1 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="tmp_3_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="1" slack="3"/>
<pin id="2507" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="tmp_33_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="2" slack="3"/>
<pin id="2520" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="2523" class="1005" name="row_assign_9_0_1_t_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="2" slack="3"/>
<pin id="2525" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_9_0_1_t "/>
</bind>
</comp>

<comp id="2530" class="1005" name="row_assign_9_0_2_t_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="2" slack="3"/>
<pin id="2532" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_9_0_2_t "/>
</bind>
</comp>

<comp id="2537" class="1005" name="row_assign_9_1_0_t_reg_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="2" slack="3"/>
<pin id="2539" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_9_1_0_t "/>
</bind>
</comp>

<comp id="2543" class="1005" name="exitcond_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="1" slack="1"/>
<pin id="2545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="2547" class="1005" name="j_V_reg_2547">
<pin_list>
<pin id="2548" dir="0" index="0" bw="11" slack="0"/>
<pin id="2549" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2552" class="1005" name="or_cond_i_i_reg_2552">
<pin_list>
<pin id="2553" dir="0" index="0" bw="1" slack="2"/>
<pin id="2554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="2556" class="1005" name="x_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="14" slack="1"/>
<pin id="2558" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="2561" class="1005" name="tmp_49_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="2" slack="2"/>
<pin id="2563" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="brmerge_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="1" slack="1"/>
<pin id="2568" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2579" class="1005" name="or_cond_i_reg_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="1" slack="3"/>
<pin id="2581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="2583" class="1005" name="k_buf_0_val_3_addr_reg_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="11" slack="1"/>
<pin id="2585" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="2589" class="1005" name="k_buf_0_val_4_addr_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="11" slack="1"/>
<pin id="2591" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="2595" class="1005" name="k_buf_0_val_5_addr_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="11" slack="1"/>
<pin id="2597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="2601" class="1005" name="k_buf_1_val_3_addr_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="11" slack="1"/>
<pin id="2603" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_3_addr "/>
</bind>
</comp>

<comp id="2607" class="1005" name="k_buf_1_val_4_addr_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="11" slack="1"/>
<pin id="2609" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_4_addr "/>
</bind>
</comp>

<comp id="2613" class="1005" name="k_buf_1_val_5_addr_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="11" slack="1"/>
<pin id="2615" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_5_addr "/>
</bind>
</comp>

<comp id="2619" class="1005" name="k_buf_2_val_3_addr_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="11" slack="1"/>
<pin id="2621" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_3_addr "/>
</bind>
</comp>

<comp id="2625" class="1005" name="k_buf_2_val_4_addr_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="11" slack="1"/>
<pin id="2627" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_4_addr "/>
</bind>
</comp>

<comp id="2631" class="1005" name="k_buf_2_val_5_addr_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="11" slack="1"/>
<pin id="2633" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_5_addr "/>
</bind>
</comp>

<comp id="2637" class="1005" name="src_kernel_win_0_va_6_reg_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="8" slack="1"/>
<pin id="2639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="src_kernel_win_0_va_7_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="8" slack="1"/>
<pin id="2646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="src_kernel_win_0_va_8_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="8" slack="1"/>
<pin id="2653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="2657" class="1005" name="src_kernel_win_1_va_6_reg_2657">
<pin_list>
<pin id="2658" dir="0" index="0" bw="8" slack="1"/>
<pin id="2659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_6 "/>
</bind>
</comp>

<comp id="2664" class="1005" name="src_kernel_win_1_va_7_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="8" slack="1"/>
<pin id="2666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_7 "/>
</bind>
</comp>

<comp id="2671" class="1005" name="src_kernel_win_1_va_8_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="8" slack="1"/>
<pin id="2673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_8 "/>
</bind>
</comp>

<comp id="2677" class="1005" name="src_kernel_win_2_va_9_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="8" slack="1"/>
<pin id="2679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_9 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="src_kernel_win_2_va_10_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="8" slack="1"/>
<pin id="2686" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_10 "/>
</bind>
</comp>

<comp id="2691" class="1005" name="src_kernel_win_2_va_11_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="8" slack="1"/>
<pin id="2693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_11 "/>
</bind>
</comp>

<comp id="2697" class="1005" name="isneg_reg_2697">
<pin_list>
<pin id="2698" dir="0" index="0" bw="1" slack="1"/>
<pin id="2699" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="2703" class="1005" name="p_Val2_1_reg_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="8" slack="1"/>
<pin id="2705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="2708" class="1005" name="not_i_i_i_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="1" slack="1"/>
<pin id="2710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_i_i_i "/>
</bind>
</comp>

<comp id="2713" class="1005" name="isneg_1_reg_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="1" slack="1"/>
<pin id="2715" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="2719" class="1005" name="p_Val2_3_reg_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="8" slack="1"/>
<pin id="2721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="2724" class="1005" name="not_i_i_i1_reg_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="1" slack="1"/>
<pin id="2726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_i_i_i1 "/>
</bind>
</comp>

<comp id="2729" class="1005" name="isneg_2_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="1" slack="1"/>
<pin id="2731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_2 "/>
</bind>
</comp>

<comp id="2735" class="1005" name="p_Val2_6_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="8" slack="1"/>
<pin id="2737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="2740" class="1005" name="not_i_i_i2_reg_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="1" slack="1"/>
<pin id="2742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_i_i_i2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="104" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="104" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="104" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="126" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="126" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="8" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="126" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="10" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="90" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="90" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="90" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="90" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="308" pin="2"/><net_sink comp="377" pin=4"/></net>

<net id="464"><net_src comp="308" pin="2"/><net_sink comp="365" pin=4"/></net>

<net id="469"><net_src comp="308" pin="2"/><net_sink comp="353" pin=4"/></net>

<net id="470"><net_src comp="365" pin="3"/><net_sink comp="377" pin=4"/></net>

<net id="471"><net_src comp="353" pin="3"/><net_sink comp="365" pin=4"/></net>

<net id="476"><net_src comp="314" pin="2"/><net_sink comp="413" pin=4"/></net>

<net id="481"><net_src comp="314" pin="2"/><net_sink comp="401" pin=4"/></net>

<net id="486"><net_src comp="314" pin="2"/><net_sink comp="389" pin=4"/></net>

<net id="487"><net_src comp="401" pin="3"/><net_sink comp="413" pin=4"/></net>

<net id="488"><net_src comp="389" pin="3"/><net_sink comp="401" pin=4"/></net>

<net id="493"><net_src comp="320" pin="2"/><net_sink comp="449" pin=4"/></net>

<net id="498"><net_src comp="320" pin="2"/><net_sink comp="437" pin=4"/></net>

<net id="503"><net_src comp="320" pin="2"/><net_sink comp="425" pin=4"/></net>

<net id="504"><net_src comp="437" pin="3"/><net_sink comp="449" pin=4"/></net>

<net id="505"><net_src comp="425" pin="3"/><net_sink comp="437" pin=4"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="510" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="28" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="510" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="36" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="521" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="521" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="46" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="521" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="48" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="521" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="60" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="521" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="42" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="593"><net_src comp="579" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="521" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="48" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="521" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="44" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="521" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="56" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="551" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="66" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="70" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="613" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="72" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="627" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="68" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="613" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="70" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="74" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="551" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="645" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="613" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="659" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="72" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="76" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="667" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="551" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="78" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="68" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="68" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="683" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="521" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="36" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="683" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="697" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="709" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="715" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="551" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="80" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="68" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="746"><net_src comp="68" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="727" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="70" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="521" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="82" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="727" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="741" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="753" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="759" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="659" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="613" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="659" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="677" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="671" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="779" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="800"><net_src comp="639" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="775" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="787" pin="3"/><net_sink comp="795" pin=2"/></net>

<net id="807"><net_src comp="28" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="795" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="689" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="719" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="715" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="28" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="809" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="733" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="763" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="759" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="28" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="823" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="36" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="771" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="671" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="771" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="837" pin="2"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="613" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="639" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="851" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="843" pin="3"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="28" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="855" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="532" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="532" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="84" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="532" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="48" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="891"><net_src comp="60" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="532" pin="4"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="42" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="62" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="899"><net_src comp="885" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="64" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="66" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="869" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="68" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="901" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="70" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="58" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="901" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="86" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="919" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="68" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="901" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="70" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="74" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="869" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="956"><net_src comp="937" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="945" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="901" pin="2"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="951" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="951" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="86" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="88" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="959" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="931" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="907" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="969" pin="2"/><net_sink comp="975" pin=2"/></net>

<net id="987"><net_src comp="925" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="58" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="911" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="963" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="989" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1006"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="959" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1008"><net_src comp="975" pin="3"/><net_sink comp="1001" pin=2"/></net>

<net id="1012"><net_src comp="1001" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="925" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="895" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1032"><net_src comp="1026" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1033"><net_src comp="1026" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1035"><net_src comp="1026" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1036"><net_src comp="1026" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1037"><net_src comp="1026" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1038"><net_src comp="1026" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1070"><net_src comp="82" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1078"><net_src comp="100" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1048" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="1051" pin="1"/><net_sink comp="1071" pin=2"/></net>

<net id="1081"><net_src comp="102" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1082"><net_src comp="1066" pin="2"/><net_sink comp="1071" pin=4"/></net>

<net id="1088"><net_src comp="353" pin="3"/><net_sink comp="1083" pin=1"/></net>

<net id="1089"><net_src comp="1071" pin="5"/><net_sink comp="1083" pin=2"/></net>

<net id="1097"><net_src comp="100" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1054" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="1057" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1100"><net_src comp="102" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1101"><net_src comp="1066" pin="2"/><net_sink comp="1090" pin=4"/></net>

<net id="1107"><net_src comp="365" pin="3"/><net_sink comp="1102" pin=1"/></net>

<net id="1108"><net_src comp="1090" pin="5"/><net_sink comp="1102" pin=2"/></net>

<net id="1116"><net_src comp="100" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1060" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="1063" pin="1"/><net_sink comp="1109" pin=2"/></net>

<net id="1119"><net_src comp="102" pin="0"/><net_sink comp="1109" pin=3"/></net>

<net id="1120"><net_src comp="1066" pin="2"/><net_sink comp="1109" pin=4"/></net>

<net id="1126"><net_src comp="377" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1127"><net_src comp="1109" pin="5"/><net_sink comp="1121" pin=2"/></net>

<net id="1141"><net_src comp="1134" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="1121" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1151"><net_src comp="1131" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1156"><net_src comp="1102" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1161"><net_src comp="1128" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1166"><net_src comp="1083" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1174"><net_src comp="100" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1175"><net_src comp="1083" pin="3"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1102" pin="3"/><net_sink comp="1167" pin=2"/></net>

<net id="1177"><net_src comp="1121" pin="3"/><net_sink comp="1167" pin=3"/></net>

<net id="1183"><net_src comp="1167" pin="5"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1083" pin="3"/><net_sink comp="1178" pin=2"/></net>

<net id="1192"><net_src comp="100" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="1083" pin="3"/><net_sink comp="1185" pin=1"/></net>

<net id="1194"><net_src comp="1102" pin="3"/><net_sink comp="1185" pin=2"/></net>

<net id="1195"><net_src comp="1121" pin="3"/><net_sink comp="1185" pin=3"/></net>

<net id="1201"><net_src comp="1185" pin="5"/><net_sink comp="1196" pin=1"/></net>

<net id="1202"><net_src comp="1102" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1210"><net_src comp="100" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1211"><net_src comp="1083" pin="3"/><net_sink comp="1203" pin=1"/></net>

<net id="1212"><net_src comp="1102" pin="3"/><net_sink comp="1203" pin=2"/></net>

<net id="1213"><net_src comp="1121" pin="3"/><net_sink comp="1203" pin=3"/></net>

<net id="1219"><net_src comp="1203" pin="5"/><net_sink comp="1214" pin=1"/></net>

<net id="1220"><net_src comp="1121" pin="3"/><net_sink comp="1214" pin=2"/></net>

<net id="1246"><net_src comp="100" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="1221" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="1224" pin="1"/><net_sink comp="1239" pin=2"/></net>

<net id="1249"><net_src comp="102" pin="0"/><net_sink comp="1239" pin=3"/></net>

<net id="1250"><net_src comp="1066" pin="2"/><net_sink comp="1239" pin=4"/></net>

<net id="1256"><net_src comp="389" pin="3"/><net_sink comp="1251" pin=1"/></net>

<net id="1257"><net_src comp="1239" pin="5"/><net_sink comp="1251" pin=2"/></net>

<net id="1265"><net_src comp="100" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="1227" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1267"><net_src comp="1230" pin="1"/><net_sink comp="1258" pin=2"/></net>

<net id="1268"><net_src comp="102" pin="0"/><net_sink comp="1258" pin=3"/></net>

<net id="1269"><net_src comp="1066" pin="2"/><net_sink comp="1258" pin=4"/></net>

<net id="1275"><net_src comp="401" pin="3"/><net_sink comp="1270" pin=1"/></net>

<net id="1276"><net_src comp="1258" pin="5"/><net_sink comp="1270" pin=2"/></net>

<net id="1284"><net_src comp="100" pin="0"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1233" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1286"><net_src comp="1236" pin="1"/><net_sink comp="1277" pin=2"/></net>

<net id="1287"><net_src comp="102" pin="0"/><net_sink comp="1277" pin=3"/></net>

<net id="1288"><net_src comp="1066" pin="2"/><net_sink comp="1277" pin=4"/></net>

<net id="1294"><net_src comp="413" pin="3"/><net_sink comp="1289" pin=1"/></net>

<net id="1295"><net_src comp="1277" pin="5"/><net_sink comp="1289" pin=2"/></net>

<net id="1309"><net_src comp="1302" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1314"><net_src comp="1289" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1319"><net_src comp="1299" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1324"><net_src comp="1270" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1329"><net_src comp="1296" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1334"><net_src comp="1251" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1342"><net_src comp="100" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1343"><net_src comp="1251" pin="3"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1270" pin="3"/><net_sink comp="1335" pin=2"/></net>

<net id="1345"><net_src comp="1289" pin="3"/><net_sink comp="1335" pin=3"/></net>

<net id="1351"><net_src comp="1335" pin="5"/><net_sink comp="1346" pin=1"/></net>

<net id="1352"><net_src comp="1251" pin="3"/><net_sink comp="1346" pin=2"/></net>

<net id="1360"><net_src comp="100" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1361"><net_src comp="1251" pin="3"/><net_sink comp="1353" pin=1"/></net>

<net id="1362"><net_src comp="1270" pin="3"/><net_sink comp="1353" pin=2"/></net>

<net id="1363"><net_src comp="1289" pin="3"/><net_sink comp="1353" pin=3"/></net>

<net id="1369"><net_src comp="1353" pin="5"/><net_sink comp="1364" pin=1"/></net>

<net id="1370"><net_src comp="1270" pin="3"/><net_sink comp="1364" pin=2"/></net>

<net id="1378"><net_src comp="100" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1379"><net_src comp="1251" pin="3"/><net_sink comp="1371" pin=1"/></net>

<net id="1380"><net_src comp="1270" pin="3"/><net_sink comp="1371" pin=2"/></net>

<net id="1381"><net_src comp="1289" pin="3"/><net_sink comp="1371" pin=3"/></net>

<net id="1387"><net_src comp="1371" pin="5"/><net_sink comp="1382" pin=1"/></net>

<net id="1388"><net_src comp="1289" pin="3"/><net_sink comp="1382" pin=2"/></net>

<net id="1405"><net_src comp="100" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1406"><net_src comp="1045" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1407"><net_src comp="1395" pin="1"/><net_sink comp="1398" pin=2"/></net>

<net id="1408"><net_src comp="102" pin="0"/><net_sink comp="1398" pin=3"/></net>

<net id="1409"><net_src comp="1066" pin="2"/><net_sink comp="1398" pin=4"/></net>

<net id="1415"><net_src comp="425" pin="3"/><net_sink comp="1410" pin=1"/></net>

<net id="1416"><net_src comp="1398" pin="5"/><net_sink comp="1410" pin=2"/></net>

<net id="1424"><net_src comp="100" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1425"><net_src comp="1042" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1426"><net_src comp="1392" pin="1"/><net_sink comp="1417" pin=2"/></net>

<net id="1427"><net_src comp="102" pin="0"/><net_sink comp="1417" pin=3"/></net>

<net id="1428"><net_src comp="1066" pin="2"/><net_sink comp="1417" pin=4"/></net>

<net id="1434"><net_src comp="437" pin="3"/><net_sink comp="1429" pin=1"/></net>

<net id="1435"><net_src comp="1417" pin="5"/><net_sink comp="1429" pin=2"/></net>

<net id="1443"><net_src comp="100" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1444"><net_src comp="1039" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1445"><net_src comp="1389" pin="1"/><net_sink comp="1436" pin=2"/></net>

<net id="1446"><net_src comp="102" pin="0"/><net_sink comp="1436" pin=3"/></net>

<net id="1447"><net_src comp="1066" pin="2"/><net_sink comp="1436" pin=4"/></net>

<net id="1453"><net_src comp="449" pin="3"/><net_sink comp="1448" pin=1"/></net>

<net id="1454"><net_src comp="1436" pin="5"/><net_sink comp="1448" pin=2"/></net>

<net id="1459"><net_src comp="1410" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1464"><net_src comp="1045" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1469"><net_src comp="1429" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1474"><net_src comp="1042" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1479"><net_src comp="1448" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1484"><net_src comp="1039" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1492"><net_src comp="100" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1493"><net_src comp="1410" pin="3"/><net_sink comp="1485" pin=1"/></net>

<net id="1494"><net_src comp="1429" pin="3"/><net_sink comp="1485" pin=2"/></net>

<net id="1495"><net_src comp="1448" pin="3"/><net_sink comp="1485" pin=3"/></net>

<net id="1501"><net_src comp="1485" pin="5"/><net_sink comp="1496" pin=1"/></net>

<net id="1502"><net_src comp="1410" pin="3"/><net_sink comp="1496" pin=2"/></net>

<net id="1510"><net_src comp="100" pin="0"/><net_sink comp="1503" pin=0"/></net>

<net id="1511"><net_src comp="1410" pin="3"/><net_sink comp="1503" pin=1"/></net>

<net id="1512"><net_src comp="1429" pin="3"/><net_sink comp="1503" pin=2"/></net>

<net id="1513"><net_src comp="1448" pin="3"/><net_sink comp="1503" pin=3"/></net>

<net id="1519"><net_src comp="1503" pin="5"/><net_sink comp="1514" pin=1"/></net>

<net id="1520"><net_src comp="1429" pin="3"/><net_sink comp="1514" pin=2"/></net>

<net id="1528"><net_src comp="100" pin="0"/><net_sink comp="1521" pin=0"/></net>

<net id="1529"><net_src comp="1410" pin="3"/><net_sink comp="1521" pin=1"/></net>

<net id="1530"><net_src comp="1429" pin="3"/><net_sink comp="1521" pin=2"/></net>

<net id="1531"><net_src comp="1448" pin="3"/><net_sink comp="1521" pin=3"/></net>

<net id="1537"><net_src comp="1521" pin="5"/><net_sink comp="1532" pin=1"/></net>

<net id="1538"><net_src comp="1448" pin="3"/><net_sink comp="1532" pin=2"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1559"><net_src comp="1552" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1560"><net_src comp="1548" pin="1"/><net_sink comp="1555" pin=1"/></net>

<net id="1564"><net_src comp="1555" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1570"><net_src comp="106" pin="0"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="1542" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="1572"><net_src comp="108" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1576"><net_src comp="1565" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1581"><net_src comp="64" pin="0"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="1573" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="1586"><net_src comp="1577" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1590"><net_src comp="1555" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1594"><net_src comp="1577" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1600"><net_src comp="106" pin="0"/><net_sink comp="1595" pin=0"/></net>

<net id="1601"><net_src comp="108" pin="0"/><net_sink comp="1595" pin=2"/></net>

<net id="1605"><net_src comp="1595" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1610"><net_src comp="110" pin="0"/><net_sink comp="1606" pin=1"/></net>

<net id="1614"><net_src comp="1539" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1619"><net_src comp="112" pin="0"/><net_sink comp="1615" pin=0"/></net>

<net id="1620"><net_src comp="1611" pin="1"/><net_sink comp="1615" pin=1"/></net>

<net id="1624"><net_src comp="1615" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1628"><net_src comp="1615" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1636"><net_src comp="1621" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="1637"><net_src comp="1583" pin="1"/><net_sink comp="1632" pin=1"/></net>

<net id="1642"><net_src comp="1629" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1643"><net_src comp="1561" pin="1"/><net_sink comp="1638" pin=1"/></net>

<net id="1647"><net_src comp="1638" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1652"><net_src comp="1602" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1653"><net_src comp="1644" pin="1"/><net_sink comp="1648" pin=1"/></net>

<net id="1658"><net_src comp="1632" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1659"><net_src comp="1648" pin="2"/><net_sink comp="1654" pin=1"/></net>

<net id="1665"><net_src comp="114" pin="0"/><net_sink comp="1660" pin=0"/></net>

<net id="1666"><net_src comp="1654" pin="2"/><net_sink comp="1660" pin=1"/></net>

<net id="1667"><net_src comp="62" pin="0"/><net_sink comp="1660" pin=2"/></net>

<net id="1672"><net_src comp="1591" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1673"><net_src comp="1587" pin="1"/><net_sink comp="1668" pin=1"/></net>

<net id="1678"><net_src comp="1625" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="1683"><net_src comp="1606" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1684"><net_src comp="1674" pin="2"/><net_sink comp="1679" pin=1"/></net>

<net id="1689"><net_src comp="1668" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1690"><net_src comp="1679" pin="2"/><net_sink comp="1685" pin=1"/></net>

<net id="1697"><net_src comp="116" pin="0"/><net_sink comp="1691" pin=0"/></net>

<net id="1698"><net_src comp="1654" pin="2"/><net_sink comp="1691" pin=1"/></net>

<net id="1699"><net_src comp="118" pin="0"/><net_sink comp="1691" pin=2"/></net>

<net id="1700"><net_src comp="62" pin="0"/><net_sink comp="1691" pin=3"/></net>

<net id="1705"><net_src comp="1691" pin="4"/><net_sink comp="1701" pin=0"/></net>

<net id="1706"><net_src comp="120" pin="0"/><net_sink comp="1701" pin=1"/></net>

<net id="1719"><net_src comp="1713" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1727"><net_src comp="1720" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1728"><net_src comp="1716" pin="1"/><net_sink comp="1723" pin=1"/></net>

<net id="1732"><net_src comp="1723" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1738"><net_src comp="106" pin="0"/><net_sink comp="1733" pin=0"/></net>

<net id="1739"><net_src comp="1710" pin="1"/><net_sink comp="1733" pin=1"/></net>

<net id="1740"><net_src comp="108" pin="0"/><net_sink comp="1733" pin=2"/></net>

<net id="1744"><net_src comp="1733" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1749"><net_src comp="64" pin="0"/><net_sink comp="1745" pin=0"/></net>

<net id="1750"><net_src comp="1741" pin="1"/><net_sink comp="1745" pin=1"/></net>

<net id="1754"><net_src comp="1745" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1758"><net_src comp="1723" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1762"><net_src comp="1745" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1768"><net_src comp="106" pin="0"/><net_sink comp="1763" pin=0"/></net>

<net id="1769"><net_src comp="108" pin="0"/><net_sink comp="1763" pin=2"/></net>

<net id="1773"><net_src comp="1763" pin="3"/><net_sink comp="1770" pin=0"/></net>

<net id="1778"><net_src comp="110" pin="0"/><net_sink comp="1774" pin=1"/></net>

<net id="1782"><net_src comp="1707" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1787"><net_src comp="112" pin="0"/><net_sink comp="1783" pin=0"/></net>

<net id="1788"><net_src comp="1779" pin="1"/><net_sink comp="1783" pin=1"/></net>

<net id="1792"><net_src comp="1783" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1796"><net_src comp="1783" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1804"><net_src comp="1789" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1805"><net_src comp="1751" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="1810"><net_src comp="1797" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="1729" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1815"><net_src comp="1806" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1770" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="1812" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="1800" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="1816" pin="2"/><net_sink comp="1822" pin=1"/></net>

<net id="1833"><net_src comp="114" pin="0"/><net_sink comp="1828" pin=0"/></net>

<net id="1834"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1835"><net_src comp="62" pin="0"/><net_sink comp="1828" pin=2"/></net>

<net id="1840"><net_src comp="1759" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1841"><net_src comp="1755" pin="1"/><net_sink comp="1836" pin=1"/></net>

<net id="1846"><net_src comp="1793" pin="1"/><net_sink comp="1842" pin=1"/></net>

<net id="1851"><net_src comp="1774" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1852"><net_src comp="1842" pin="2"/><net_sink comp="1847" pin=1"/></net>

<net id="1857"><net_src comp="1836" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1858"><net_src comp="1847" pin="2"/><net_sink comp="1853" pin=1"/></net>

<net id="1865"><net_src comp="116" pin="0"/><net_sink comp="1859" pin=0"/></net>

<net id="1866"><net_src comp="1822" pin="2"/><net_sink comp="1859" pin=1"/></net>

<net id="1867"><net_src comp="118" pin="0"/><net_sink comp="1859" pin=2"/></net>

<net id="1868"><net_src comp="62" pin="0"/><net_sink comp="1859" pin=3"/></net>

<net id="1873"><net_src comp="1859" pin="4"/><net_sink comp="1869" pin=0"/></net>

<net id="1874"><net_src comp="120" pin="0"/><net_sink comp="1869" pin=1"/></net>

<net id="1887"><net_src comp="1881" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="1895"><net_src comp="1888" pin="1"/><net_sink comp="1891" pin=0"/></net>

<net id="1896"><net_src comp="1884" pin="1"/><net_sink comp="1891" pin=1"/></net>

<net id="1900"><net_src comp="1891" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1906"><net_src comp="106" pin="0"/><net_sink comp="1901" pin=0"/></net>

<net id="1907"><net_src comp="1878" pin="1"/><net_sink comp="1901" pin=1"/></net>

<net id="1908"><net_src comp="108" pin="0"/><net_sink comp="1901" pin=2"/></net>

<net id="1912"><net_src comp="1901" pin="3"/><net_sink comp="1909" pin=0"/></net>

<net id="1917"><net_src comp="64" pin="0"/><net_sink comp="1913" pin=0"/></net>

<net id="1918"><net_src comp="1909" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="1922"><net_src comp="1913" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1926"><net_src comp="1891" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1930"><net_src comp="1913" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1936"><net_src comp="106" pin="0"/><net_sink comp="1931" pin=0"/></net>

<net id="1937"><net_src comp="108" pin="0"/><net_sink comp="1931" pin=2"/></net>

<net id="1941"><net_src comp="1931" pin="3"/><net_sink comp="1938" pin=0"/></net>

<net id="1946"><net_src comp="110" pin="0"/><net_sink comp="1942" pin=1"/></net>

<net id="1950"><net_src comp="1875" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="1955"><net_src comp="112" pin="0"/><net_sink comp="1951" pin=0"/></net>

<net id="1956"><net_src comp="1947" pin="1"/><net_sink comp="1951" pin=1"/></net>

<net id="1960"><net_src comp="1951" pin="2"/><net_sink comp="1957" pin=0"/></net>

<net id="1964"><net_src comp="1951" pin="2"/><net_sink comp="1961" pin=0"/></net>

<net id="1972"><net_src comp="1957" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="1973"><net_src comp="1919" pin="1"/><net_sink comp="1968" pin=1"/></net>

<net id="1978"><net_src comp="1965" pin="1"/><net_sink comp="1974" pin=0"/></net>

<net id="1979"><net_src comp="1897" pin="1"/><net_sink comp="1974" pin=1"/></net>

<net id="1983"><net_src comp="1974" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1988"><net_src comp="1938" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="1989"><net_src comp="1980" pin="1"/><net_sink comp="1984" pin=1"/></net>

<net id="1994"><net_src comp="1968" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1995"><net_src comp="1984" pin="2"/><net_sink comp="1990" pin=1"/></net>

<net id="2001"><net_src comp="114" pin="0"/><net_sink comp="1996" pin=0"/></net>

<net id="2002"><net_src comp="1990" pin="2"/><net_sink comp="1996" pin=1"/></net>

<net id="2003"><net_src comp="62" pin="0"/><net_sink comp="1996" pin=2"/></net>

<net id="2008"><net_src comp="1927" pin="1"/><net_sink comp="2004" pin=0"/></net>

<net id="2009"><net_src comp="1923" pin="1"/><net_sink comp="2004" pin=1"/></net>

<net id="2014"><net_src comp="1961" pin="1"/><net_sink comp="2010" pin=1"/></net>

<net id="2019"><net_src comp="1942" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2020"><net_src comp="2010" pin="2"/><net_sink comp="2015" pin=1"/></net>

<net id="2025"><net_src comp="2004" pin="2"/><net_sink comp="2021" pin=0"/></net>

<net id="2026"><net_src comp="2015" pin="2"/><net_sink comp="2021" pin=1"/></net>

<net id="2033"><net_src comp="116" pin="0"/><net_sink comp="2027" pin=0"/></net>

<net id="2034"><net_src comp="1990" pin="2"/><net_sink comp="2027" pin=1"/></net>

<net id="2035"><net_src comp="118" pin="0"/><net_sink comp="2027" pin=2"/></net>

<net id="2036"><net_src comp="62" pin="0"/><net_sink comp="2027" pin=3"/></net>

<net id="2041"><net_src comp="2027" pin="4"/><net_sink comp="2037" pin=0"/></net>

<net id="2042"><net_src comp="120" pin="0"/><net_sink comp="2037" pin=1"/></net>

<net id="2074"><net_src comp="2067" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="2083"><net_src comp="2064" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2092"><net_src comp="2061" pin="1"/><net_sink comp="2088" pin=0"/></net>

<net id="2101"><net_src comp="2058" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2110"><net_src comp="2055" pin="1"/><net_sink comp="2106" pin=0"/></net>

<net id="2119"><net_src comp="2052" pin="1"/><net_sink comp="2115" pin=0"/></net>

<net id="2128"><net_src comp="2049" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2137"><net_src comp="2046" pin="1"/><net_sink comp="2133" pin=0"/></net>

<net id="2146"><net_src comp="2043" pin="1"/><net_sink comp="2142" pin=0"/></net>

<net id="2155"><net_src comp="58" pin="0"/><net_sink comp="2151" pin=1"/></net>

<net id="2160"><net_src comp="2151" pin="2"/><net_sink comp="2156" pin=1"/></net>

<net id="2166"><net_src comp="2151" pin="2"/><net_sink comp="2161" pin=0"/></net>

<net id="2167"><net_src comp="122" pin="0"/><net_sink comp="2161" pin=1"/></net>

<net id="2168"><net_src comp="124" pin="0"/><net_sink comp="2161" pin=2"/></net>

<net id="2173"><net_src comp="2156" pin="2"/><net_sink comp="2169" pin=1"/></net>

<net id="2179"><net_src comp="2169" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2180"><net_src comp="2161" pin="3"/><net_sink comp="2174" pin=1"/></net>

<net id="2181"><net_src comp="2174" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="2186"><net_src comp="58" pin="0"/><net_sink comp="2182" pin=1"/></net>

<net id="2191"><net_src comp="2182" pin="2"/><net_sink comp="2187" pin=1"/></net>

<net id="2197"><net_src comp="2182" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2198"><net_src comp="122" pin="0"/><net_sink comp="2192" pin=1"/></net>

<net id="2199"><net_src comp="124" pin="0"/><net_sink comp="2192" pin=2"/></net>

<net id="2204"><net_src comp="2187" pin="2"/><net_sink comp="2200" pin=1"/></net>

<net id="2210"><net_src comp="2200" pin="2"/><net_sink comp="2205" pin=0"/></net>

<net id="2211"><net_src comp="2192" pin="3"/><net_sink comp="2205" pin=1"/></net>

<net id="2212"><net_src comp="2205" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="2217"><net_src comp="58" pin="0"/><net_sink comp="2213" pin=1"/></net>

<net id="2222"><net_src comp="2213" pin="2"/><net_sink comp="2218" pin=1"/></net>

<net id="2228"><net_src comp="2213" pin="2"/><net_sink comp="2223" pin=0"/></net>

<net id="2229"><net_src comp="122" pin="0"/><net_sink comp="2223" pin=1"/></net>

<net id="2230"><net_src comp="124" pin="0"/><net_sink comp="2223" pin=2"/></net>

<net id="2235"><net_src comp="2218" pin="2"/><net_sink comp="2231" pin=1"/></net>

<net id="2241"><net_src comp="2231" pin="2"/><net_sink comp="2236" pin=0"/></net>

<net id="2242"><net_src comp="2223" pin="3"/><net_sink comp="2236" pin=1"/></net>

<net id="2243"><net_src comp="2236" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="2247"><net_src comp="539" pin="2"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="2255"><net_src comp="164" pin="1"/><net_sink comp="2252" pin=0"/></net>

<net id="2256"><net_src comp="2252" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2257"><net_src comp="2252" pin="1"/><net_sink comp="2147" pin=1"/></net>

<net id="2261"><net_src comp="168" pin="1"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="2263"><net_src comp="2258" pin="1"/><net_sink comp="2142" pin=1"/></net>

<net id="2267"><net_src comp="172" pin="1"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2269"><net_src comp="2264" pin="1"/><net_sink comp="2138" pin=1"/></net>

<net id="2273"><net_src comp="176" pin="1"/><net_sink comp="2270" pin=0"/></net>

<net id="2274"><net_src comp="2270" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="2275"><net_src comp="2270" pin="1"/><net_sink comp="2133" pin=1"/></net>

<net id="2279"><net_src comp="180" pin="1"/><net_sink comp="2276" pin=0"/></net>

<net id="2280"><net_src comp="2276" pin="1"/><net_sink comp="2049" pin=0"/></net>

<net id="2281"><net_src comp="2276" pin="1"/><net_sink comp="2129" pin=1"/></net>

<net id="2285"><net_src comp="184" pin="1"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="2287"><net_src comp="2282" pin="1"/><net_sink comp="2124" pin=1"/></net>

<net id="2291"><net_src comp="188" pin="1"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2293"><net_src comp="2288" pin="1"/><net_sink comp="2120" pin=1"/></net>

<net id="2297"><net_src comp="192" pin="1"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="2299"><net_src comp="2294" pin="1"/><net_sink comp="2115" pin=1"/></net>

<net id="2303"><net_src comp="196" pin="1"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2305"><net_src comp="2300" pin="1"/><net_sink comp="2111" pin=1"/></net>

<net id="2309"><net_src comp="200" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="2311"><net_src comp="2306" pin="1"/><net_sink comp="2106" pin=1"/></net>

<net id="2315"><net_src comp="204" pin="1"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="2058" pin=0"/></net>

<net id="2317"><net_src comp="2312" pin="1"/><net_sink comp="2102" pin=1"/></net>

<net id="2321"><net_src comp="208" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="2097" pin=1"/></net>

<net id="2327"><net_src comp="212" pin="1"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2329"><net_src comp="2324" pin="1"/><net_sink comp="2093" pin=1"/></net>

<net id="2333"><net_src comp="216" pin="1"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="2335"><net_src comp="2330" pin="1"/><net_sink comp="2088" pin=1"/></net>

<net id="2339"><net_src comp="220" pin="1"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="2064" pin=0"/></net>

<net id="2341"><net_src comp="2336" pin="1"/><net_sink comp="2084" pin=1"/></net>

<net id="2345"><net_src comp="224" pin="1"/><net_sink comp="2342" pin=0"/></net>

<net id="2346"><net_src comp="2342" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="2347"><net_src comp="2342" pin="1"/><net_sink comp="2079" pin=1"/></net>

<net id="2351"><net_src comp="228" pin="1"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2353"><net_src comp="2348" pin="1"/><net_sink comp="2075" pin=1"/></net>

<net id="2357"><net_src comp="232" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="1881" pin=0"/></net>

<net id="2359"><net_src comp="2354" pin="1"/><net_sink comp="2070" pin=1"/></net>

<net id="2363"><net_src comp="236" pin="1"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="2365"><net_src comp="2360" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="2366"><net_src comp="2360" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="2370"><net_src comp="240" pin="1"/><net_sink comp="2367" pin=0"/></net>

<net id="2371"><net_src comp="2367" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="2372"><net_src comp="2367" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="2376"><net_src comp="244" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="2378"><net_src comp="2373" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="2382"><net_src comp="248" pin="1"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="2384"><net_src comp="2379" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="2385"><net_src comp="2379" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="2389"><net_src comp="252" pin="1"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="2391"><net_src comp="2386" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="2395"><net_src comp="256" pin="1"/><net_sink comp="2392" pin=0"/></net>

<net id="2396"><net_src comp="2392" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="2397"><net_src comp="2392" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="2401"><net_src comp="260" pin="1"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="2403"><net_src comp="2398" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="2404"><net_src comp="2398" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="2408"><net_src comp="264" pin="1"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="2410"><net_src comp="2405" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="2414"><net_src comp="268" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="2416"><net_src comp="2411" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="2420"><net_src comp="272" pin="1"/><net_sink comp="2417" pin=0"/></net>

<net id="2421"><net_src comp="2417" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="2422"><net_src comp="2417" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="2423"><net_src comp="2417" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="2427"><net_src comp="276" pin="1"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="2429"><net_src comp="2424" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="2433"><net_src comp="280" pin="1"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="2435"><net_src comp="2430" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="2439"><net_src comp="284" pin="1"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="2441"><net_src comp="2436" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="2442"><net_src comp="2436" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="2446"><net_src comp="288" pin="1"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="2448"><net_src comp="2443" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="2452"><net_src comp="292" pin="1"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="2454"><net_src comp="2449" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="2458"><net_src comp="296" pin="1"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="2460"><net_src comp="2455" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="2461"><net_src comp="2455" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="2465"><net_src comp="300" pin="1"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="2467"><net_src comp="2462" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="2471"><net_src comp="304" pin="1"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="2473"><net_src comp="2468" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="2477"><net_src comp="555" pin="2"/><net_sink comp="2474" pin=0"/></net>

<net id="2481"><net_src comp="561" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="2486"><net_src comp="567" pin="2"/><net_sink comp="2483" pin=0"/></net>

<net id="2490"><net_src comp="573" pin="2"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="2495"><net_src comp="589" pin="2"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="2500"><net_src comp="595" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2504"><net_src comp="601" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2508"><net_src comp="607" pin="2"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="2510"><net_src comp="2505" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="2511"><net_src comp="2505" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="2512"><net_src comp="2505" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2513"><net_src comp="2505" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2514"><net_src comp="2505" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="2515"><net_src comp="2505" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="2516"><net_src comp="2505" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2517"><net_src comp="2505" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="2521"><net_src comp="803" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1167" pin=4"/></net>

<net id="2526"><net_src comp="817" pin="2"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="1185" pin=4"/></net>

<net id="2528"><net_src comp="2523" pin="1"/><net_sink comp="1353" pin=4"/></net>

<net id="2529"><net_src comp="2523" pin="1"/><net_sink comp="1503" pin=4"/></net>

<net id="2533"><net_src comp="831" pin="2"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="1203" pin=4"/></net>

<net id="2535"><net_src comp="2530" pin="1"/><net_sink comp="1371" pin=4"/></net>

<net id="2536"><net_src comp="2530" pin="1"/><net_sink comp="1521" pin=4"/></net>

<net id="2540"><net_src comp="863" pin="2"/><net_sink comp="2537" pin=0"/></net>

<net id="2541"><net_src comp="2537" pin="1"/><net_sink comp="1335" pin=4"/></net>

<net id="2542"><net_src comp="2537" pin="1"/><net_sink comp="1485" pin=4"/></net>

<net id="2546"><net_src comp="873" pin="2"/><net_sink comp="2543" pin=0"/></net>

<net id="2550"><net_src comp="879" pin="2"/><net_sink comp="2547" pin=0"/></net>

<net id="2551"><net_src comp="2547" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="2555"><net_src comp="931" pin="2"/><net_sink comp="2552" pin=0"/></net>

<net id="2559"><net_src comp="1001" pin="3"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="2564"><net_src comp="1009" pin="1"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="2569"><net_src comp="1013" pin="2"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="2571"><net_src comp="2566" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="2572"><net_src comp="2566" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="2573"><net_src comp="2566" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="2574"><net_src comp="2566" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2575"><net_src comp="2566" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="2576"><net_src comp="2566" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2577"><net_src comp="2566" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="2578"><net_src comp="2566" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="2582"><net_src comp="1018" pin="2"/><net_sink comp="2579" pin=0"/></net>

<net id="2586"><net_src comp="347" pin="3"/><net_sink comp="2583" pin=0"/></net>

<net id="2587"><net_src comp="2583" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="2588"><net_src comp="2583" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="2592"><net_src comp="359" pin="3"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="2594"><net_src comp="2589" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="2598"><net_src comp="371" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="2600"><net_src comp="2595" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="2604"><net_src comp="383" pin="3"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="2606"><net_src comp="2601" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="2610"><net_src comp="395" pin="3"/><net_sink comp="2607" pin=0"/></net>

<net id="2611"><net_src comp="2607" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="2612"><net_src comp="2607" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="2616"><net_src comp="407" pin="3"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="2618"><net_src comp="2613" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="2622"><net_src comp="419" pin="3"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2624"><net_src comp="2619" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="2628"><net_src comp="431" pin="3"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="2630"><net_src comp="2625" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="2634"><net_src comp="443" pin="3"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2636"><net_src comp="2631" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="2640"><net_src comp="1178" pin="3"/><net_sink comp="2637" pin=0"/></net>

<net id="2641"><net_src comp="2637" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="2642"><net_src comp="2637" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="2643"><net_src comp="2637" pin="1"/><net_sink comp="2147" pin=0"/></net>

<net id="2647"><net_src comp="1196" pin="3"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="1595" pin=1"/></net>

<net id="2649"><net_src comp="2644" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="2650"><net_src comp="2644" pin="1"/><net_sink comp="2138" pin=0"/></net>

<net id="2654"><net_src comp="1214" pin="3"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="2656"><net_src comp="2651" pin="1"/><net_sink comp="2129" pin=0"/></net>

<net id="2660"><net_src comp="1346" pin="3"/><net_sink comp="2657" pin=0"/></net>

<net id="2661"><net_src comp="2657" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="2662"><net_src comp="2657" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="2663"><net_src comp="2657" pin="1"/><net_sink comp="2120" pin=0"/></net>

<net id="2667"><net_src comp="1364" pin="3"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="1763" pin=1"/></net>

<net id="2669"><net_src comp="2664" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="2670"><net_src comp="2664" pin="1"/><net_sink comp="2111" pin=0"/></net>

<net id="2674"><net_src comp="1382" pin="3"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="2676"><net_src comp="2671" pin="1"/><net_sink comp="2102" pin=0"/></net>

<net id="2680"><net_src comp="1496" pin="3"/><net_sink comp="2677" pin=0"/></net>

<net id="2681"><net_src comp="2677" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="2682"><net_src comp="2677" pin="1"/><net_sink comp="2010" pin=0"/></net>

<net id="2683"><net_src comp="2677" pin="1"/><net_sink comp="2093" pin=0"/></net>

<net id="2687"><net_src comp="1514" pin="3"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="2689"><net_src comp="2684" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="2690"><net_src comp="2684" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2694"><net_src comp="1532" pin="3"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="1888" pin=0"/></net>

<net id="2696"><net_src comp="2691" pin="1"/><net_sink comp="2075" pin=0"/></net>

<net id="2700"><net_src comp="1660" pin="3"/><net_sink comp="2697" pin=0"/></net>

<net id="2701"><net_src comp="2697" pin="1"/><net_sink comp="2151" pin=0"/></net>

<net id="2702"><net_src comp="2697" pin="1"/><net_sink comp="2169" pin=0"/></net>

<net id="2706"><net_src comp="1685" pin="2"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="2174" pin=2"/></net>

<net id="2711"><net_src comp="1701" pin="2"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2716"><net_src comp="1828" pin="3"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="2718"><net_src comp="2713" pin="1"/><net_sink comp="2200" pin=0"/></net>

<net id="2722"><net_src comp="1853" pin="2"/><net_sink comp="2719" pin=0"/></net>

<net id="2723"><net_src comp="2719" pin="1"/><net_sink comp="2205" pin=2"/></net>

<net id="2727"><net_src comp="1869" pin="2"/><net_sink comp="2724" pin=0"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="2732"><net_src comp="1996" pin="3"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="2213" pin=0"/></net>

<net id="2734"><net_src comp="2729" pin="1"/><net_sink comp="2231" pin=0"/></net>

<net id="2738"><net_src comp="2021" pin="2"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="2236" pin=2"/></net>

<net id="2743"><net_src comp="2037" pin="2"/><net_sink comp="2740" pin=0"/></net>

<net id="2744"><net_src comp="2740" pin="1"/><net_sink comp="2218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {8 }
	Port: p_dst_data_stream_1_V | {8 }
	Port: p_dst_data_stream_2_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_0_V | {6 }
	Port: Filter2D : p_src_data_stream_1_V | {6 }
	Port: Filter2D : p_src_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		tmp_6 : 1
		rend_i_i : 1
		tmp_7 : 1
		StgValue_32 : 2
	State 3
		t_V_cast : 1
		exitcond1 : 1
		i_V : 1
		StgValue_75 : 2
		tmp_1 : 1
		tmp_73_0_0_not : 2
		tmp : 1
		icmp : 2
		tmp_2 : 1
		tmp_117_0_1 : 1
		tmp_3 : 1
		tmp_4 : 2
		tmp_8 : 3
		rev : 4
		tmp_9 : 3
		or_cond_i412_i : 4
		tmp_10 : 3
		p_assign_7 : 2
		p_p2_i413_i : 4
		p_p2_i413_i_0_cast_ca : 5
		tmp_11 : 5
		p_assign_8 : 6
		p_assign_6_0_1 : 2
		tmp_12 : 3
		tmp_13 : 3
		tmp_14 : 1
		tmp_15 : 2
		tmp_16 : 3
		tmp_18 : 4
		p_assign_6_0_2 : 2
		tmp_19 : 3
		tmp_20 : 3
		tmp_21 : 1
		tmp_22 : 2
		tmp_23 : 3
		tmp_24 : 4
		tmp_25 : 5
		tmp_26 : 3
		tmp_27 : 5
		tmp_28 : 7
		tmp_29 : 8
		tmp_31 : 9
		tmp_33 : 10
		tmp_34 : 5
		row_assign_9_0_1_t : 6
		tmp_40 : 5
		row_assign_9_0_2_t : 6
		tmp_41 : 6
		tmp_42 : 7
		tmp_43 : 3
		tmp_44 : 8
		row_assign_9_1_0_t : 9
	State 4
		t_V_2_cast : 1
		exitcond : 1
		j_V : 1
		tmp_46 : 1
		icmp1 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast66_cas : 3
		tmp_47 : 3
		rev1 : 4
		tmp_30 : 3
		or_cond_i_i : 4
		tmp_48 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast_cast : 5
		tmp_32 : 5
		p_assign_2 : 6
		sel_tmp : 7
		tmp_30_not : 4
		sel_tmp1 : 4
		sel_tmp2 : 6
		x : 8
		tmp_49 : 9
		brmerge : 4
		StgValue_153 : 4
		or_cond_i : 3
		StgValue_161 : 3
		StgValue_162 : 4
		StgValue_169 : 3
		StgValue_170 : 4
		StgValue_177 : 3
	State 5
		tmp_35 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		k_buf_1_val_3_addr : 2
		k_buf_1_val_3_load : 3
		k_buf_1_val_4_addr : 2
		k_buf_1_val_4_load : 3
		k_buf_1_val_5_addr : 2
		k_buf_1_val_5_load : 3
		k_buf_2_val_3_addr : 2
		k_buf_2_val_3_load : 3
		k_buf_2_val_4_addr : 2
		k_buf_2_val_4_load : 3
		k_buf_2_val_5_addr : 2
		k_buf_2_val_5_load : 3
	State 6
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_232 : 1
		StgValue_233 : 1
		StgValue_236 : 1
		StgValue_237 : 2
		StgValue_238 : 1
		StgValue_239 : 2
		StgValue_240 : 1
		StgValue_241 : 2
		tmp_39 : 2
		src_kernel_win_0_va_6 : 3
		tmp_45 : 2
		src_kernel_win_0_va_7 : 3
		tmp_51 : 2
		src_kernel_win_0_va_8 : 3
		tmp_58 : 1
		col_buf_1_val_0_0 : 2
		tmp_59 : 1
		col_buf_1_val_1_0 : 2
		tmp_60 : 1
		col_buf_1_val_2_0 : 2
		StgValue_274 : 1
		StgValue_275 : 1
		StgValue_278 : 1
		StgValue_279 : 3
		StgValue_280 : 1
		StgValue_281 : 3
		StgValue_282 : 1
		StgValue_283 : 3
		tmp_61 : 3
		src_kernel_win_1_va_6 : 4
		tmp_65 : 3
		src_kernel_win_1_va_7 : 4
		tmp_66 : 3
		src_kernel_win_1_va_8 : 4
		tmp_72 : 1
		col_buf_2_val_0_0 : 2
		tmp_73 : 1
		col_buf_2_val_1_0 : 2
		tmp_74 : 1
		col_buf_2_val_2_0 : 2
		StgValue_310 : 1
		StgValue_311 : 1
		StgValue_314 : 3
		StgValue_315 : 1
		StgValue_316 : 3
		StgValue_317 : 1
		StgValue_318 : 3
		StgValue_319 : 1
		tmp_75 : 3
		src_kernel_win_2_va_9 : 4
		tmp_76 : 3
		src_kernel_win_2_va_10 : 4
		tmp_77 : 3
		src_kernel_win_2_va_11 : 4
	State 7
		OP1_V_0_0_cast : 1
		p_Val2_10_0_0_2 : 2
		p_Val2_10_0_0_2_ca : 3
		p_shl : 1
		p_shl_cast : 2
		r_V_7_0_1 : 3
		tmp_161_0_1_cast : 4
		tmp_53 : 3
		tmp_54 : 4
		tmp_161_0_1_cast_55 : 1
		OP1_V_0_2_cast : 1
		r_V_7_0_2 : 2
		tmp_161_0_2_cast : 3
		tmp_56 : 3
		tmp56 : 5
		tmp57 : 4
		tmp69_cast : 5
		tmp58 : 6
		p_Val2_2 : 7
		isneg : 8
		tmp59 : 5
		tmp60 : 4
		tmp61 : 5
		p_Val2_1 : 6
		tmp_57 : 8
		not_i_i_i : 9
		OP1_V_1_0_cast : 1
		p_Val2_10_1_0_2 : 2
		p_Val2_10_1_0_2_ca : 3
		p_shl1 : 1
		p_shl1_cast : 2
		r_V_7_1_1 : 3
		tmp_161_1_1_cast : 4
		tmp_67 : 3
		tmp_68 : 4
		tmp_161_1_1_cast_57 : 1
		OP1_V_1_2_cast : 1
		r_V_7_1_2 : 2
		tmp_161_1_2_cast : 3
		tmp_70 : 3
		tmp71 : 5
		tmp72 : 4
		tmp77_cast : 5
		tmp73 : 6
		p_Val2_5 : 7
		isneg_1 : 8
		tmp75 : 5
		tmp76 : 4
		tmp77 : 5
		p_Val2_3 : 6
		tmp_71 : 8
		not_i_i_i1 : 9
		OP1_V_2_0_cast : 1
		p_Val2_10_2_0_2 : 2
		p_Val2_10_2_0_2_ca : 3
		p_shl2 : 1
		p_shl2_cast : 2
		r_V_7_2_1 : 3
		tmp_161_2_1_cast : 4
		tmp_85 : 3
		tmp_86 : 4
		tmp_161_2_1_cast_59 : 1
		OP1_V_2_2_cast : 1
		r_V_7_2_2 : 2
		tmp_161_2_2_cast : 3
		tmp_89 : 3
		tmp83 : 5
		tmp85 : 4
		tmp85_cast : 5
		tmp84 : 6
		p_Val2_s : 7
		isneg_2 : 8
		tmp86 : 5
		tmp88 : 4
		tmp87 : 5
		p_Val2_6 : 6
		tmp_78 : 8
		not_i_i_i2 : 9
		StgValue_436 : 1
		StgValue_438 : 1
		StgValue_440 : 1
		StgValue_442 : 1
		StgValue_444 : 1
		StgValue_446 : 1
		StgValue_448 : 1
		StgValue_450 : 1
		StgValue_452 : 1
	State 8
		StgValue_460 : 1
		StgValue_467 : 1
		StgValue_474 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |          tmp_6_fu_539          |    0    |    10   |
|          |           i_V_fu_561           |    0    |    13   |
|          |          tmp_4_fu_613          |    0    |    13   |
|          |      p_assign_6_0_1_fu_683     |    0    |    13   |
|          |      p_assign_6_0_2_fu_727     |    0    |    13   |
|          |           j_V_fu_879           |    0    |    13   |
|          |        ImagLoc_x_fu_901        |    0    |    13   |
|          |          tmp56_fu_1632         |    0    |    14   |
|          |          tmp57_fu_1638         |    0    |    15   |
|          |          tmp58_fu_1648         |    0    |    8    |
|          |        p_Val2_2_fu_1654        |    0    |    8    |
|          |          tmp59_fu_1668         |    0    |    15   |
|          |          tmp60_fu_1674         |    0    |    15   |
|          |          tmp61_fu_1679         |    0    |    8    |
|          |        p_Val2_1_fu_1685        |    0    |    8    |
|    add   |          tmp71_fu_1800         |    0    |    14   |
|          |          tmp72_fu_1806         |    0    |    15   |
|          |          tmp73_fu_1816         |    0    |    8    |
|          |        p_Val2_5_fu_1822        |    0    |    8    |
|          |          tmp75_fu_1836         |    0    |    15   |
|          |          tmp76_fu_1842         |    0    |    15   |
|          |          tmp77_fu_1847         |    0    |    8    |
|          |        p_Val2_3_fu_1853        |    0    |    8    |
|          |          tmp83_fu_1968         |    0    |    14   |
|          |          tmp85_fu_1974         |    0    |    15   |
|          |          tmp84_fu_1984         |    0    |    8    |
|          |        p_Val2_s_fu_1990        |    0    |    8    |
|          |          tmp86_fu_2004         |    0    |    15   |
|          |          tmp88_fu_2010         |    0    |    15   |
|          |          tmp87_fu_2015         |    0    |    8    |
|          |        p_Val2_6_fu_2021        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |         tmp_36_fu_1071         |    0    |    15   |
|          |         tmp_37_fu_1090         |    0    |    15   |
|          |         tmp_38_fu_1109         |    0    |    15   |
|          |         tmp_39_fu_1167         |    0    |    15   |
|          |         tmp_45_fu_1185         |    0    |    15   |
|          |         tmp_51_fu_1203         |    0    |    15   |
|          |         tmp_58_fu_1239         |    0    |    15   |
|          |         tmp_59_fu_1258         |    0    |    15   |
|    mux   |         tmp_60_fu_1277         |    0    |    15   |
|          |         tmp_61_fu_1335         |    0    |    15   |
|          |         tmp_65_fu_1353         |    0    |    15   |
|          |         tmp_66_fu_1371         |    0    |    15   |
|          |         tmp_72_fu_1398         |    0    |    15   |
|          |         tmp_73_fu_1417         |    0    |    15   |
|          |         tmp_74_fu_1436         |    0    |    15   |
|          |         tmp_75_fu_1485         |    0    |    15   |
|          |         tmp_76_fu_1503         |    0    |    15   |
|          |         tmp_77_fu_1521         |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |        p_assign_7_fu_653       |    0    |    13   |
|          |        p_assign_8_fu_677       |    0    |    17   |
|          |          tmp_15_fu_709         |    0    |    10   |
|          |          tmp_33_fu_803         |    0    |    10   |
|          |    row_assign_9_0_1_t_fu_817   |    0    |    10   |
|          |    row_assign_9_0_2_t_fu_831   |    0    |    10   |
|          |          tmp_41_fu_837         |    0    |    10   |
|          |    row_assign_9_1_0_t_fu_863   |    0    |    10   |
|          |        p_assign_1_fu_945       |    0    |    13   |
|    sub   |        p_assign_2_fu_969       |    0    |    17   |
|          |     p_Val2_10_0_0_2_fu_1555    |    0    |    15   |
|          |        r_V_7_0_1_fu_1577       |    0    |    15   |
|          |        r_V_7_0_2_fu_1615       |    0    |    15   |
|          |     p_Val2_10_1_0_2_fu_1723    |    0    |    15   |
|          |        r_V_7_1_1_fu_1745       |    0    |    15   |
|          |        r_V_7_1_2_fu_1783       |    0    |    15   |
|          |     p_Val2_10_2_0_2_fu_1891    |    0    |    15   |
|          |        r_V_7_2_1_fu_1913       |    0    |    15   |
|          |        r_V_7_2_2_fu_1951       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |       p_p2_i413_i_fu_659       |    0    |    12   |
|          |          tmp_18_fu_719         |    0    |    2    |
|          |          tmp_24_fu_763         |    0    |    2    |
|          |          tmp_29_fu_787         |    0    |    2    |
|          |          tmp_31_fu_795         |    0    |    2    |
|          |          tmp_34_fu_809         |    0    |    2    |
|          |          tmp_40_fu_823         |    0    |    2    |
|          |          tmp_42_fu_843         |    0    |    2    |
|          |          tmp_44_fu_855         |    0    |    2    |
|          |         p_p2_i_i_fu_951        |    0    |    12   |
|          |         sel_tmp_fu_975         |    0    |    14   |
|          |            x_fu_1001           |    0    |    14   |
|          |    col_buf_0_val_0_0_fu_1083   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_1102   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_1121   |    0    |    8    |
|          |  src_kernel_win_0_va_6_fu_1178 |    0    |    8    |
|          |  src_kernel_win_0_va_7_fu_1196 |    0    |    8    |
|  select  |  src_kernel_win_0_va_8_fu_1214 |    0    |    8    |
|          |    col_buf_1_val_0_0_fu_1251   |    0    |    8    |
|          |    col_buf_1_val_1_0_fu_1270   |    0    |    8    |
|          |    col_buf_1_val_2_0_fu_1289   |    0    |    8    |
|          |  src_kernel_win_1_va_6_fu_1346 |    0    |    8    |
|          |  src_kernel_win_1_va_7_fu_1364 |    0    |    8    |
|          |  src_kernel_win_1_va_8_fu_1382 |    0    |    8    |
|          |    col_buf_2_val_0_0_fu_1410   |    0    |    8    |
|          |    col_buf_2_val_1_0_fu_1429   |    0    |    8    |
|          |    col_buf_2_val_2_0_fu_1448   |    0    |    8    |
|          |  src_kernel_win_2_va_9_fu_1496 |    0    |    8    |
|          | src_kernel_win_2_va_10_fu_1514 |    0    |    8    |
|          | src_kernel_win_2_va_11_fu_1532 |    0    |    8    |
|          |     p_mux_i_i_cast_fu_2161     |    0    |    2    |
|          |        p_Val2_9_fu_2174        |    0    |    8    |
|          |    p_mux_i_i30_cast_fu_2192    |    0    |    2    |
|          |        p_Val2_10_fu_2205       |    0    |    8    |
|          |    p_mux_i_i39_cast_fu_2223    |    0    |    2    |
|          |        p_Val2_11_fu_2236       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |          tmp_7_fu_545          |    0    |    8    |
|          |        exitcond1_fu_555        |    0    |    13   |
|          |          tmp_1_fu_567          |    0    |    13   |
|          |           icmp_fu_589          |    0    |    13   |
|          |          tmp_2_fu_595          |    0    |    13   |
|          |       tmp_117_0_1_fu_601       |    0    |    13   |
|          |          tmp_3_fu_607          |    0    |    13   |
|   icmp   |          tmp_9_fu_633          |    0    |    13   |
|          |          tmp_11_fu_671         |    0    |    13   |
|          |         exitcond_fu_873        |    0    |    13   |
|          |          icmp1_fu_895          |    0    |    13   |
|          |          tmp_30_fu_925         |    0    |    13   |
|          |          tmp_32_fu_963         |    0    |    13   |
|          |        not_i_i_i_fu_1701       |    0    |    9    |
|          |       not_i_i_i1_fu_1869       |    0    |    9    |
|          |       not_i_i_i2_fu_2037       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |      tmp_73_0_0_not_fu_573     |    0    |    2    |
|          |           rev_fu_627           |    0    |    2    |
|          |          tmp_22_fu_753         |    0    |    2    |
|          |           rev1_fu_919          |    0    |    2    |
|    xor   |        tmp_30_not_fu_983       |    0    |    2    |
|          |    col_assign_2_0_t_fu_1066    |    0    |    2    |
|          |         tmp_i_i_fu_2151        |    0    |    2    |
|          |        tmp_i_i1_fu_2182        |    0    |    2    |
|          |        tmp_i_i2_fu_2213        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |      or_cond_i412_i_fu_639     |    0    |    2    |
|          |       or_cond_i_i_fu_931       |    0    |    2    |
|          |         sel_tmp2_fu_995        |    0    |    2    |
|    and   |        or_cond_i_fu_1018       |    0    |    2    |
|          |        overflow_fu_2156        |    0    |    2    |
|          |       overflow_1_fu_2187       |    0    |    2    |
|          |       overflow_2_fu_2218       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         sel_tmp1_fu_989        |    0    |    2    |
|          |         brmerge_fu_1013        |    0    |    2    |
|    or    |       tmp_i_i_56_fu_2169       |    0    |    2    |
|          |       tmp_i_i1_58_fu_2200      |    0    |    2    |
|          |       tmp_i_i2_60_fu_2231      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         grp_read_fu_308        |    0    |    0    |
|   read   |         grp_read_fu_314        |    0    |    0    |
|          |         grp_read_fu_320        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_460_write_fu_326   |    0    |    0    |
|   write  |    StgValue_467_write_fu_333   |    0    |    0    |
|          |    StgValue_474_write_fu_340   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         t_V_cast_fu_551        |    0    |    0    |
|          |        t_V_2_cast_fu_869       |    0    |    0    |
|          |         tmp_35_fu_1026         |    0    |    0    |
|          |     OP1_V_0_0_cast_fu_1548     |    0    |    0    |
|          |   tmp_161_0_0_2_cast_fu_1552   |    0    |    0    |
|          |       p_shl_cast_fu_1573       |    0    |    0    |
|          |   tmp_161_0_1_cast_55_fu_1602  |    0    |    0    |
|          |     OP1_V_0_2_cast_fu_1611     |    0    |    0    |
|          |  tmp_161_0_2_2_cast_c_fu_1629  |    0    |    0    |
|          |     OP1_V_1_0_cast_fu_1716     |    0    |    0    |
|   zext   |   tmp_161_1_0_2_cast_fu_1720   |    0    |    0    |
|          |       p_shl1_cast_fu_1741      |    0    |    0    |
|          |   tmp_161_1_1_cast_57_fu_1770  |    0    |    0    |
|          |     OP1_V_1_2_cast_fu_1779     |    0    |    0    |
|          |  tmp_161_1_2_2_cast_c_fu_1797  |    0    |    0    |
|          |     OP1_V_2_0_cast_fu_1884     |    0    |    0    |
|          |   tmp_161_2_0_2_cast_fu_1888   |    0    |    0    |
|          |       p_shl2_cast_fu_1909      |    0    |    0    |
|          |   tmp_161_2_1_cast_59_fu_1938  |    0    |    0    |
|          |     OP1_V_2_2_cast_fu_1947     |    0    |    0    |
|          |  tmp_161_2_2_2_cast_c_fu_1965  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_579           |    0    |    0    |
|          |          tmp_46_fu_885         |    0    |    0    |
|partselect|         tmp_57_fu_1691         |    0    |    0    |
|          |         tmp_71_fu_1859         |    0    |    0    |
|          |         tmp_78_fu_2027         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_8_fu_619          |    0    |    0    |
|          |          tmp_10_fu_645         |    0    |    0    |
|          |          tmp_12_fu_689         |    0    |    0    |
|          |          tmp_13_fu_697         |    0    |    0    |
|          |          tmp_19_fu_733         |    0    |    0    |
| bitselect|          tmp_20_fu_741         |    0    |    0    |
|          |          tmp_47_fu_911         |    0    |    0    |
|          |          tmp_48_fu_937         |    0    |    0    |
|          |          isneg_fu_1660         |    0    |    0    |
|          |         isneg_1_fu_1828        |    0    |    0    |
|          |         isneg_2_fu_1996        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |  p_p2_i413_i_0_cast_ca_fu_667  |    0    |    0    |
|          |   ImagLoc_x_cast66_cas_fu_907  |    0    |    0    |
|          |    p_p2_i_i_cast_cast_fu_959   |    0    |    0    |
|          |         x_cast_fu_1023         |    0    |    0    |
|          |   p_Val2_10_0_0_2_ca_fu_1561   |    0    |    0    |
|          |    tmp_161_0_1_cast_fu_1583    |    0    |    0    |
|          |    tmp_161_0_2_cast_fu_1621    |    0    |    0    |
|   sext   |       tmp69_cast_fu_1644       |    0    |    0    |
|          |   p_Val2_10_1_0_2_ca_fu_1729   |    0    |    0    |
|          |    tmp_161_1_1_cast_fu_1751    |    0    |    0    |
|          |    tmp_161_1_2_cast_fu_1789    |    0    |    0    |
|          |       tmp77_cast_fu_1812       |    0    |    0    |
|          |   p_Val2_10_2_0_2_ca_fu_1897   |    0    |    0    |
|          |    tmp_161_2_1_cast_fu_1919    |    0    |    0    |
|          |    tmp_161_2_2_cast_fu_1957    |    0    |    0    |
|          |       tmp85_cast_fu_1980       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_14_fu_705         |    0    |    0    |
|          |          tmp_16_fu_715         |    0    |    0    |
|          |          tmp_21_fu_749         |    0    |    0    |
|          |          tmp_23_fu_759         |    0    |    0    |
|          |          tmp_25_fu_771         |    0    |    0    |
|          |          tmp_26_fu_775         |    0    |    0    |
|          |          tmp_27_fu_779         |    0    |    0    |
|          |          tmp_28_fu_783         |    0    |    0    |
|          |          tmp_43_fu_851         |    0    |    0    |
|   trunc  |         tmp_49_fu_1009         |    0    |    0    |
|          |         tmp_53_fu_1587         |    0    |    0    |
|          |         tmp_54_fu_1591         |    0    |    0    |
|          |         tmp_56_fu_1625         |    0    |    0    |
|          |         tmp_67_fu_1755         |    0    |    0    |
|          |         tmp_68_fu_1759         |    0    |    0    |
|          |         tmp_70_fu_1793         |    0    |    0    |
|          |         tmp_85_fu_1923         |    0    |    0    |
|          |         tmp_86_fu_1927         |    0    |    0    |
|          |         tmp_89_fu_1961         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          p_shl_fu_1565         |    0    |    0    |
|          |       r_V_7_0_1_2_fu_1595      |    0    |    0    |
|bitconcatenate|         p_shl1_fu_1733         |    0    |    0    |
|          |       r_V_7_1_1_2_fu_1763      |    0    |    0    |
|          |         p_shl2_fu_1901         |    0    |    0    |
|          |       r_V_7_2_1_2_fu_1931      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_55_fu_1606         |    0    |    0    |
|    shl   |         tmp_69_fu_1774         |    0    |    0    |
|          |         tmp_88_fu_1942         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1361  |
|----------|--------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_1_val_3|    1   |    0   |    0   |
|k_buf_1_val_4|    1   |    0   |    0   |
|k_buf_1_val_5|    1   |    0   |    0   |
|k_buf_2_val_3|    1   |    0   |    0   |
|k_buf_2_val_4|    1   |    0   |    0   |
|k_buf_2_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_2566       |    1   |
|       exitcond1_reg_2474      |    1   |
|       exitcond_reg_2543       |    1   |
|          i_V_reg_2478         |   11   |
|         icmp_reg_2492         |    1   |
|        isneg_1_reg_2713       |    1   |
|        isneg_2_reg_2729       |    1   |
|         isneg_reg_2697        |    1   |
|          j_V_reg_2547         |   11   |
|  k_buf_0_val_3_addr_reg_2583  |   11   |
|  k_buf_0_val_4_addr_reg_2589  |   11   |
|  k_buf_0_val_5_addr_reg_2595  |   11   |
|  k_buf_1_val_3_addr_reg_2601  |   11   |
|  k_buf_1_val_4_addr_reg_2607  |   11   |
|  k_buf_1_val_5_addr_reg_2613  |   11   |
|  k_buf_2_val_3_addr_reg_2619  |   11   |
|  k_buf_2_val_4_addr_reg_2625  |   11   |
|  k_buf_2_val_5_addr_reg_2631  |   11   |
|      not_i_i_i1_reg_2724      |    1   |
|      not_i_i_i2_reg_2740      |    1   |
|       not_i_i_i_reg_2708      |    1   |
|      or_cond_i_i_reg_2552     |    1   |
|       or_cond_i_reg_2579      |    1   |
|       p_Val2_1_reg_2703       |    8   |
|       p_Val2_3_reg_2719       |    8   |
|       p_Val2_6_reg_2735       |    8   |
| right_border_buf_0_1_reg_2367 |    8   |
| right_border_buf_0_2_reg_2379 |    8   |
| right_border_buf_0_3_reg_2386 |    8   |
| right_border_buf_0_4_reg_2398 |    8   |
| right_border_buf_0_5_reg_2405 |    8   |
| right_border_buf_0_s_reg_2360 |    8   |
| right_border_buf_1_1_reg_2424 |    8   |
| right_border_buf_1_2_reg_2436 |    8   |
| right_border_buf_1_3_reg_2443 |    8   |
| right_border_buf_1_4_reg_2455 |    8   |
| right_border_buf_1_5_reg_2462 |    8   |
| right_border_buf_1_s_reg_2417 |    8   |
| right_border_buf_2_1_reg_2392 |    8   |
| right_border_buf_2_2_reg_2411 |    8   |
| right_border_buf_2_3_reg_2430 |    8   |
| right_border_buf_2_4_reg_2449 |    8   |
| right_border_buf_2_5_reg_2468 |    8   |
| right_border_buf_2_s_reg_2373 |    8   |
|  row_assign_9_0_1_t_reg_2523  |    2   |
|  row_assign_9_0_2_t_reg_2530  |    2   |
|  row_assign_9_1_0_t_reg_2537  |    2   |
| src_kernel_win_0_va_1_reg_2258|    8   |
| src_kernel_win_0_va_2_reg_2264|    8   |
| src_kernel_win_0_va_3_reg_2270|    8   |
| src_kernel_win_0_va_4_reg_2276|    8   |
| src_kernel_win_0_va_5_reg_2282|    8   |
| src_kernel_win_0_va_6_reg_2637|    8   |
| src_kernel_win_0_va_7_reg_2644|    8   |
| src_kernel_win_0_va_8_reg_2651|    8   |
|  src_kernel_win_0_va_reg_2252 |    8   |
| src_kernel_win_1_va_1_reg_2294|    8   |
| src_kernel_win_1_va_2_reg_2300|    8   |
| src_kernel_win_1_va_3_reg_2306|    8   |
| src_kernel_win_1_va_4_reg_2312|    8   |
| src_kernel_win_1_va_5_reg_2318|    8   |
| src_kernel_win_1_va_6_reg_2657|    8   |
| src_kernel_win_1_va_7_reg_2664|    8   |
| src_kernel_win_1_va_8_reg_2671|    8   |
|  src_kernel_win_1_va_reg_2288 |    8   |
|src_kernel_win_2_va_10_reg_2684|    8   |
|src_kernel_win_2_va_11_reg_2691|    8   |
| src_kernel_win_2_va_1_reg_2330|    8   |
| src_kernel_win_2_va_2_reg_2336|    8   |
| src_kernel_win_2_va_3_reg_2342|    8   |
| src_kernel_win_2_va_4_reg_2348|    8   |
| src_kernel_win_2_va_5_reg_2354|    8   |
| src_kernel_win_2_va_9_reg_2677|    8   |
|  src_kernel_win_2_va_reg_2324 |    8   |
|         t_V_2_reg_528         |   11   |
|          t_V_reg_517          |   11   |
|      tmp_117_0_1_reg_2501     |    1   |
|         tmp_1_reg_2483        |    1   |
|         tmp_2_reg_2497        |    1   |
|        tmp_33_reg_2518        |    2   |
|         tmp_3_reg_2505        |    1   |
|        tmp_49_reg_2561        |    2   |
|         tmp_5_reg_506         |    2   |
|         tmp_6_reg_2244        |    2   |
|    tmp_73_0_0_not_reg_2487    |    1   |
|           x_reg_2556          |   14   |
+-------------------------------+--------+
|             Total             |   572  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_353 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_365 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_365 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_377 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_377 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_389 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_401 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_401 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_413 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_413 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_425 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_437 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_437 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_449 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_449 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   330  ||  26.535 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1361  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |   26   |    -   |   135  |
|  Register |    -   |    -   |   572  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   26   |   572  |  1496  |
+-----------+--------+--------+--------+--------+
