// Seed: 391757234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  assign id_2 = -1'b0;
  wand id_6;
  wire id_7, id_8, id_9;
  assign id_8 = -1'd0;
  wor id_10 = id_7;
  always id_2 = id_8;
  assign id_6 = -1;
  generate
    begin : LABEL_0
      assign id_3 = (1);
    end
  endgenerate
  tri0 id_11 = id_6;
  wire id_12;
endmodule
module module_1 (
    input tri   id_0,
    id_3,
    input uwire id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
