Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 14 20:22:26 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.504        0.000                      0                 1977        0.107        0.000                      0                 1977        3.750        0.000                       0                   699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.504        0.000                      0                 1977        0.107        0.000                      0                 1977        3.750        0.000                       0                   699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 3.302ns (34.692%)  route 6.216ns (65.308%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.695     5.297    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.419     5.716 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/Q
                         net (fo=6, routed)           0.917     6.634    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[83]
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.299     6.933 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_96/O
                         net (fo=3, routed)           0.770     7.703    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_96_n_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I0_O)        0.124     7.827 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_46/O
                         net (fo=3, routed)           0.671     8.498    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_46_n_1
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.124     8.622 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_33/O
                         net (fo=3, routed)           1.012     9.634    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_33_n_1
    SLICE_X2Y129         LUT3 (Prop_lut3_I1_O)        0.146     9.780 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11/O
                         net (fo=2, routed)           0.818    10.598    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11_n_1
    SLICE_X3Y131         LUT6 (Prop_lut6_I4_O)        0.328    10.926 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.926    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_5_n_1
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.174 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[2]
                         net (fo=2, routed)           0.447    11.622    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_6
    SLICE_X2Y132         LUT5 (Prop_lut5_I3_O)        0.302    11.924 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_1/O
                         net (fo=2, routed)           0.455    12.379    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_1_n_1
    SLICE_X4Y132         LUT4 (Prop_lut4_I0_O)        0.124    12.503 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_4/O
                         net (fo=1, routed)           0.000    12.503    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_4_n_1
    SLICE_X4Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.904 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry/CO[3]
                         net (fo=1, routed)           0.000    12.904    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_n_1
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.238 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.670    13.908    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.303    14.211 f  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.455    14.665    U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X3Y133         LUT5 (Prop_lut5_I3_O)        0.150    14.815 r  U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.815    U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X3Y133         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.582    15.004    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.075    15.319    U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 3.276ns (35.558%)  route 5.937ns (64.442%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.695     5.297    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.419     5.716 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/Q
                         net (fo=6, routed)           0.917     6.634    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[83]
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.299     6.933 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_96/O
                         net (fo=3, routed)           0.770     7.703    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_96_n_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I0_O)        0.124     7.827 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_46/O
                         net (fo=3, routed)           0.671     8.498    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_46_n_1
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.124     8.622 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_33/O
                         net (fo=3, routed)           1.012     9.634    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_33_n_1
    SLICE_X2Y129         LUT3 (Prop_lut3_I1_O)        0.146     9.780 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11/O
                         net (fo=2, routed)           0.818    10.598    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11_n_1
    SLICE_X3Y131         LUT6 (Prop_lut6_I4_O)        0.328    10.926 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.926    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_5_n_1
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.174 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[2]
                         net (fo=2, routed)           0.447    11.622    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_6
    SLICE_X2Y132         LUT5 (Prop_lut5_I3_O)        0.302    11.924 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_1/O
                         net (fo=2, routed)           0.455    12.379    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_1_n_1
    SLICE_X4Y132         LUT4 (Prop_lut4_I0_O)        0.124    12.503 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_4/O
                         net (fo=1, routed)           0.000    12.503    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_4_n_1
    SLICE_X4Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.904 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry/CO[3]
                         net (fo=1, routed)           0.000    12.904    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_n_1
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.238 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.670    13.908    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.303    14.211 f  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.176    14.386    U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X3Y133         LUT6 (Prop_lut6_I1_O)        0.124    14.510 r  U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.510    U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X3Y133         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.582    15.004    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.032    15.276    U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 3.276ns (35.578%)  route 5.932ns (64.422%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.695     5.297    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.419     5.716 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[83]/Q
                         net (fo=6, routed)           0.917     6.634    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[83]
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.299     6.933 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_96/O
                         net (fo=3, routed)           0.770     7.703    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_96_n_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I0_O)        0.124     7.827 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_46/O
                         net (fo=3, routed)           0.671     8.498    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_46_n_1
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.124     8.622 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_33/O
                         net (fo=3, routed)           1.012     9.634    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_33_n_1
    SLICE_X2Y129         LUT3 (Prop_lut3_I1_O)        0.146     9.780 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11/O
                         net (fo=2, routed)           0.818    10.598    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11_n_1
    SLICE_X3Y131         LUT6 (Prop_lut6_I4_O)        0.328    10.926 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.926    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_5_n_1
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.174 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[2]
                         net (fo=2, routed)           0.447    11.622    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_6
    SLICE_X2Y132         LUT5 (Prop_lut5_I3_O)        0.302    11.924 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_1/O
                         net (fo=2, routed)           0.455    12.379    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_1_n_1
    SLICE_X4Y132         LUT4 (Prop_lut4_I0_O)        0.124    12.503 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_4/O
                         net (fo=1, routed)           0.000    12.503    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_4_n_1
    SLICE_X4Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.904 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry/CO[3]
                         net (fo=1, routed)           0.000    12.904    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_n_1
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.238 f  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.670    13.908    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.303    14.211 r  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.171    14.381    U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X3Y133         LUT4 (Prop_lut4_I1_O)        0.124    14.505 r  U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    14.505    U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X3Y133         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.582    15.004    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.031    15.275    U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.326ns (19.726%)  route 5.396ns (80.274%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.653    11.940    U_FIFO/dq2_reg_0
    SLICE_X11Y120        FDRE                                         r  U_FIFO/rp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.500    14.922    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  U_FIFO/rp_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.941    U_FIFO/rp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.326ns (19.726%)  route 5.396ns (80.274%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.653    11.940    U_FIFO/dq2_reg_0
    SLICE_X11Y120        FDRE                                         r  U_FIFO/rp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.500    14.922    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  U_FIFO/rp_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.941    U_FIFO/rp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.326ns (19.726%)  route 5.396ns (80.274%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.653    11.940    U_FIFO/dq2_reg_0
    SLICE_X11Y120        FDRE                                         r  U_FIFO/rp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.500    14.922    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  U_FIFO/rp_reg[5]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.941    U_FIFO/rp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.326ns (20.086%)  route 5.276ns (79.914%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.533    11.820    U_FIFO/dq2_reg_0
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.496    14.918    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[0]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.978    U_FIFO/rp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.326ns (20.086%)  route 5.276ns (79.914%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.533    11.820    U_FIFO/dq2_reg_0
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.496    14.918    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[1]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.978    U_FIFO/rp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.326ns (20.086%)  route 5.276ns (79.914%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.533    11.820    U_FIFO/dq2_reg_0
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.496    14.918    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.978    U_FIFO/rp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 U_FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/rp_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.326ns (20.086%)  route 5.276ns (79.914%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.616     5.218    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  U_FIFO/rp_reg[2]/Q
                         net (fo=39, routed)          2.279     7.916    U_FIFO/rp_reg[2]
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.299     8.215 f  U_FIFO/mem_reg_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.667     8.882    U_FIFO/mem_reg_0_63_0_2_i_4_n_1
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.006 f  U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=7, routed)           0.987     9.992    U_FIFO/full0
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.152    10.144 f  U_FIFO/rp[0]_i_3/O
                         net (fo=2, routed)           0.811    10.955    U_READ_PULSER/gb_reg
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.332    11.287 r  U_READ_PULSER/rp[0]_i_1/O
                         net (fo=8, routed)           0.533    11.820    U_FIFO/dq2_reg_0
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.496    14.918    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_FIFO/rp_reg_rep[6]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.978    U_FIFO/rp_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  3.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.256ns (53.637%)  route 0.221ns (46.363%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.576     1.495    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[22]/Q
                         net (fo=8, routed)           0.221     1.858    U_MAN_RECEIVER/U_SAMPLER/accumulated[22]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_i_4/O
                         net (fo=1, routed)           0.000     1.903    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_i_4_n_1
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.973 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.973    U_MAN_RECEIVER/U_SAMPLER/accumulated0_in[23]
    SLICE_X13Y100        FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.841     2.006    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_DATA_REG/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.556     1.475    U_MAN_RECEIVER/U_DATA_REG/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[7]/Q
                         net (fo=11, routed)          0.137     1.754    U_FIFO/mem_reg_128_191_7_7/D
    SLICE_X8Y122         RAMD64E                                      r  U_FIFO/mem_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.827     1.992    U_FIFO/mem_reg_128_191_7_7/WCLK
    SLICE_X8Y122         RAMD64E                                      r  U_FIFO/mem_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.500     1.491    
    SLICE_X8Y122         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.637    U_FIFO/mem_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_D1/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.595     1.514    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  U_D1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U_D1/q_reg[6]/Q
                         net (fo=2, routed)           0.056     1.711    U_D2/D[6]
    SLICE_X5Y110         FDRE                                         r  U_D2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.866     2.031    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  U_D2/q_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.076     1.590    U_D2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.574     1.493    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/Q
                         net (fo=5, routed)           0.087     1.722    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_1_[6]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  U_TRANSMITTER/U_BAUD_2_RATE/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    U_TRANSMITTER/U_BAUD_2_RATE/q[3]
    SLICE_X10Y92         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.845     2.010    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121     1.627    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.292ns (56.889%)  route 0.221ns (43.111%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.576     1.495    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[22]/Q
                         net (fo=8, routed)           0.221     1.858    U_MAN_RECEIVER/U_SAMPLER/accumulated[22]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_i_4/O
                         net (fo=1, routed)           0.000     1.903    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_i_4_n_1
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.009 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.009    U_MAN_RECEIVER/U_SAMPLER/accumulated0_in[24]
    SLICE_X13Y100        FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.841     2.006    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_DATA_REG/shreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.645%)  route 0.148ns (47.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.556     1.475    U_MAN_RECEIVER/U_DATA_REG/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[3]/Q
                         net (fo=6, routed)           0.148     1.787    U_FIFO/mem_reg_128_191_3_5/DIA
    SLICE_X12Y123        RAMD64E                                      r  U_FIFO/mem_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.825     1.990    U_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X12Y123        RAMD64E                                      r  U_FIFO/mem_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X12Y123        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.636    U_FIFO/mem_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.587     1.506    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[115]/Q
                         net (fo=5, routed)           0.117     1.765    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[115]
    SLICE_X3Y127         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.858     2.023    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[116]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.070     1.613    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.457%)  route 0.262ns (61.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.559     1.478    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.262     1.905    U_FIFO/mem_reg_192_255_6_6/A3
    SLICE_X10Y121        RAMD64E                                      r  U_FIFO/mem_reg_192_255_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.828     1.993    U_FIFO/mem_reg_192_255_6_6/WCLK
    SLICE_X10Y121        RAMD64E                                      r  U_FIFO/mem_reg_192_255_6_6/DP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X10Y121        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.753    U_FIFO/mem_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.457%)  route 0.262ns (61.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.559     1.478    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.262     1.905    U_FIFO/mem_reg_192_255_6_6/A3
    SLICE_X10Y121        RAMD64E                                      r  U_FIFO/mem_reg_192_255_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.828     1.993    U_FIFO/mem_reg_192_255_6_6/WCLK
    SLICE_X10Y121        RAMD64E                                      r  U_FIFO/mem_reg_192_255_6_6/SP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X10Y121        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.753    U_FIFO/mem_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.457%)  route 0.262ns (61.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.559     1.478    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.262     1.905    U_FIFO/mem_reg_192_255_7_7/A3
    SLICE_X10Y121        RAMD64E                                      r  U_FIFO/mem_reg_192_255_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.828     1.993    U_FIFO/mem_reg_192_255_7_7/WCLK
    SLICE_X10Y121        RAMD64E                                      r  U_FIFO/mem_reg_192_255_7_7/DP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X10Y121        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.753    U_FIFO/mem_reg_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y123   U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y124   U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y123   U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y93     U_LEFT_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y94     U_LEFT_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y94     U_LEFT_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y95     U_LEFT_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y95     U_LEFT_DEBOUNCE/count_reg_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y95     U_LEFT_DEBOUNCE/count_reg_reg[9]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y121   U_FIFO/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y121   U_FIFO/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y121   U_FIFO/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y121   U_FIFO/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y122   U_FIFO/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y122   U_FIFO/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   U_FIFO/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y122   U_FIFO/mem_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y122   U_FIFO/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y122   U_FIFO/mem_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y122   U_FIFO/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y123   U_FIFO/mem_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y123   U_FIFO/mem_reg_128_191_3_5/RAMB/CLK



