// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xhardware_accelerator.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XHardware_accelerator_CfgInitialize(XHardware_accelerator *InstancePtr, XHardware_accelerator_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_bus_BaseAddress = ConfigPtr->Control_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XHardware_accelerator_Start(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL) & 0x80;
    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XHardware_accelerator_IsDone(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XHardware_accelerator_IsIdle(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XHardware_accelerator_IsReady(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XHardware_accelerator_EnableAutoRestart(XHardware_accelerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL, 0x80);
}

void XHardware_accelerator_DisableAutoRestart(XHardware_accelerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_AP_CTRL, 0);
}

void XHardware_accelerator_Set_function_flag(XHardware_accelerator *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_FUNCTION_FLAG_DATA, Data);
}

u32 XHardware_accelerator_Get_function_flag(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_FUNCTION_FLAG_DATA);
    return Data;
}

void XHardware_accelerator_Set_length_x(XHardware_accelerator *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_LENGTH_X_DATA, Data);
}

u32 XHardware_accelerator_Get_length_x(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_LENGTH_X_DATA);
    return Data;
}

void XHardware_accelerator_Set_tile_count(XHardware_accelerator *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_TILE_COUNT_DATA, Data);
}

u32 XHardware_accelerator_Get_tile_count(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_TILE_COUNT_DATA);
    return Data;
}

void XHardware_accelerator_Set_dual_coeff_length(XHardware_accelerator *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_DUAL_COEFF_LENGTH_DATA, Data);
}

u32 XHardware_accelerator_Get_dual_coeff_length(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_DUAL_COEFF_LENGTH_DATA);
    return Data;
}

void XHardware_accelerator_Set_remainder(XHardware_accelerator *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_REMAINDER_DATA, Data);
}

u32 XHardware_accelerator_Get_remainder(XHardware_accelerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_REMAINDER_DATA);
    return Data;
}

void XHardware_accelerator_InterruptGlobalEnable(XHardware_accelerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_GIE, 1);
}

void XHardware_accelerator_InterruptGlobalDisable(XHardware_accelerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_GIE, 0);
}

void XHardware_accelerator_InterruptEnable(XHardware_accelerator *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_IER);
    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_IER, Register | Mask);
}

void XHardware_accelerator_InterruptDisable(XHardware_accelerator *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_IER);
    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_IER, Register & (~Mask));
}

void XHardware_accelerator_InterruptClear(XHardware_accelerator *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHardware_accelerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_ISR, Mask);
}

u32 XHardware_accelerator_InterruptGetEnabled(XHardware_accelerator *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_IER);
}

u32 XHardware_accelerator_InterruptGetStatus(XHardware_accelerator *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XHardware_accelerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XHARDWARE_ACCELERATOR_CONTROL_BUS_ADDR_ISR);
}

