<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='928' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUnmerge(ArrayRef&lt;llvm::Register&gt; Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='421' u='c' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldUnmergeCastERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='645' u='c' c='_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='650' u='c' c='_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='150' u='c' c='_ZN4llvm15LegalizerHelper12extractPartsENS_8RegisterENS_3LLTEiRNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='168' u='c' c='_ZN4llvm15LegalizerHelper12extractPartsENS_8RegisterENS_3LLTES2_RS2_RNS_15SmallVectorImplIS1_EES6_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='393' u='c' c='_ZN4llvm15LegalizerHelper24buildWidenedRemergeToDstENS_8RegisterENS_3LLTENS_8ArrayRefIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1115' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1119' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1189' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1542' u='c' c='_ZN4llvm15LegalizerHelper16widenWithUnmergeENS_3LLTENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4093' u='c' c='_ZN4llvm15LegalizerHelper27narrowScalarShiftByConstantERNS_12MachineInstrERKNS_5APIntENS_3LLTES6_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4217' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='600' u='c' c='_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='603' ll='611' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUnmerge(ArrayRef&lt;llvm::Register&gt; Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='729' u='c' c='_ZL12extractPartsN4llvm8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_3LLTEiRNS_15SmallVectorImplIS0_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='390' u='c' c='_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='420' u='c' c='_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='771' u='c' c='_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4362' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4380' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4442' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='159' u='c' c='_ZN12_GLOBAL__N_123ARMOutgoingValueHandler17assignCustomValueERKN4llvm12CallLowering7ArgInfoENS1_8ArrayRefINS1_11CCValAssignEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='316' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler11handleSplitERN4llvm15SmallVectorImplINS1_8RegisterEEENS1_8ArrayRefINS1_11CCValAssignEEEjS3_RKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='213' u='c' c='_ZNK4llvm15X86CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='417' u='c' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
