<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac242eb4c6dfc50f46e3721246b70e23f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a277a049359d12abaa8c27ba796e28270"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab59187e59d05765547cc0f1173a63e87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ab59187e59d05765547cc0f1173a63e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277a049359d12abaa8c27ba796e28270"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a277a049359d12abaa8c27ba796e28270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768c318d06a4c76517343c6434ab61c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a768c318d06a4c76517343c6434ab61c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac242eb4c6dfc50f46e3721246b70e23f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac242eb4c6dfc50f46e3721246b70e23f">EAX</a></td></tr>
<tr class="separator:ac242eb4c6dfc50f46e3721246b70e23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310c0104f34144add8755bf419f5090a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aceda283c7b2e6cc779cd82f5f106598c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0cbfe4fc504f5b825eb3e9e893446b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:ab0cbfe4fc504f5b825eb3e9e893446b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ab0cbfe4fc504f5b825eb3e9e893446b8">More...</a><br /></td></tr>
<tr class="separator:ab0cbfe4fc504f5b825eb3e9e893446b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0075d157371cb08f99bec612bc686403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a0075d157371cb08f99bec612bc686403"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a0075d157371cb08f99bec612bc686403">More...</a><br /></td></tr>
<tr class="separator:a0075d157371cb08f99bec612bc686403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65908debce6714f4762eeede62d7141d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a65908debce6714f4762eeede62d7141d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a65908debce6714f4762eeede62d7141d">More...</a><br /></td></tr>
<tr class="separator:a65908debce6714f4762eeede62d7141d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaffb0f513759edd89f64ea81003be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a1aaffb0f513759edd89f64ea81003be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a1aaffb0f513759edd89f64ea81003be8">More...</a><br /></td></tr>
<tr class="separator:a1aaffb0f513759edd89f64ea81003be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524338614b64e80d06f9ff4962ea8e44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a524338614b64e80d06f9ff4962ea8e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a524338614b64e80d06f9ff4962ea8e44">More...</a><br /></td></tr>
<tr class="separator:a524338614b64e80d06f9ff4962ea8e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb16f0f373433ade01fd419b8859589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a4eb16f0f373433ade01fd419b8859589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a4eb16f0f373433ade01fd419b8859589">More...</a><br /></td></tr>
<tr class="separator:a4eb16f0f373433ade01fd419b8859589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf3b3f93817c5a7e95a7fcab61c022b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a4cf3b3f93817c5a7e95a7fcab61c022b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a4cf3b3f93817c5a7e95a7fcab61c022b">More...</a><br /></td></tr>
<tr class="separator:a4cf3b3f93817c5a7e95a7fcab61c022b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8f1af00a1ccb175b3b4a01e7757858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a6e8f1af00a1ccb175b3b4a01e7757858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Execution Protection.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a6e8f1af00a1ccb175b3b4a01e7757858">More...</a><br /></td></tr>
<tr class="separator:a6e8f1af00a1ccb175b3b4a01e7757858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8075f28d0338b8bb31279224fd89aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ae8075f28d0338b8bb31279224fd89aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ae8075f28d0338b8bb31279224fd89aee">More...</a><br /></td></tr>
<tr class="separator:ae8075f28d0338b8bb31279224fd89aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0516f4e81baa8c3a9ad382a09258c0ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a0516f4e81baa8c3a9ad382a09258c0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a0516f4e81baa8c3a9ad382a09258c0ad">More...</a><br /></td></tr>
<tr class="separator:a0516f4e81baa8c3a9ad382a09258c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06693d1e9fd84cb3149b6c590dd893e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a06693d1e9fd84cb3149b6c590dd893e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a06693d1e9fd84cb3149b6c590dd893e6">More...</a><br /></td></tr>
<tr class="separator:a06693d1e9fd84cb3149b6c590dd893e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dfb060ea650de2d7a23f0ffdc5f3dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:ac9dfb060ea650de2d7a23f0ffdc5f3dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ac9dfb060ea650de2d7a23f0ffdc5f3dd">More...</a><br /></td></tr>
<tr class="separator:ac9dfb060ea650de2d7a23f0ffdc5f3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84351f4a3407397337a8139cdb6c608d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a84351f4a3407397337a8139cdb6c608d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a84351f4a3407397337a8139cdb6c608d">More...</a><br /></td></tr>
<tr class="separator:a84351f4a3407397337a8139cdb6c608d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d8b404d2e38e2574196d3ead0db167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a82d8b404d2e38e2574196d3ead0db167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a82d8b404d2e38e2574196d3ead0db167">More...</a><br /></td></tr>
<tr class="separator:a82d8b404d2e38e2574196d3ead0db167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade69d3d8e4ab136fd26b2610585fd0b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:ade69d3d8e4ab136fd26b2610585fd0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ade69d3d8e4ab136fd26b2610585fd0b2">More...</a><br /></td></tr>
<tr class="separator:ade69d3d8e4ab136fd26b2610585fd0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af675d140bc144258729258a870e5a188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:af675d140bc144258729258a870e5a188"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#af675d140bc144258729258a870e5a188">More...</a><br /></td></tr>
<tr class="separator:af675d140bc144258729258a870e5a188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00008978f3d9062a331c638643b9fe54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a00008978f3d9062a331c638643b9fe54"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a00008978f3d9062a331c638643b9fe54">More...</a><br /></td></tr>
<tr class="separator:a00008978f3d9062a331c638643b9fe54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ddfbb407e10279f868719658a52203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:ab2ddfbb407e10279f868719658a52203"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ab2ddfbb407e10279f868719658a52203">More...</a><br /></td></tr>
<tr class="separator:ab2ddfbb407e10279f868719658a52203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cb2ce65f7dbcbe57873225ed4d52df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:aa1cb2ce65f7dbcbe57873225ed4d52df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#aa1cb2ce65f7dbcbe57873225ed4d52df">More...</a><br /></td></tr>
<tr class="separator:aa1cb2ce65f7dbcbe57873225ed4d52df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e28b1b302bb3477200f691050164e0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a3e28b1b302bb3477200f691050164e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a3e28b1b302bb3477200f691050164e0b">More...</a><br /></td></tr>
<tr class="separator:a3e28b1b302bb3477200f691050164e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c3a41ddf2045abaf69b217fac5f2d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a93c3a41ddf2045abaf69b217fac5f2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Access Prevention.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a93c3a41ddf2045abaf69b217fac5f2d1">More...</a><br /></td></tr>
<tr class="separator:a93c3a41ddf2045abaf69b217fac5f2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9f657603e9ae8ee77286607a2e18d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a3a9f657603e9ae8ee77286607a2e18d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a3a9f657603e9ae8ee77286607a2e18d8">More...</a><br /></td></tr>
<tr class="separator:a3a9f657603e9ae8ee77286607a2e18d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c48987aac76f723061bd832206f51d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a58c48987aac76f723061bd832206f51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a58c48987aac76f723061bd832206f51d">More...</a><br /></td></tr>
<tr class="separator:a58c48987aac76f723061bd832206f51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3155e77e2d67d4a361e9c69f11d59303"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a3155e77e2d67d4a361e9c69f11d59303"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a3155e77e2d67d4a361e9c69f11d59303">More...</a><br /></td></tr>
<tr class="separator:a3155e77e2d67d4a361e9c69f11d59303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8e7980465e47b1659e8c88e5b46b4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:adc8e7980465e47b1659e8c88e5b46b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#adc8e7980465e47b1659e8c88e5b46b4e">More...</a><br /></td></tr>
<tr class="separator:adc8e7980465e47b1659e8c88e5b46b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913927fae919d71ed3e3a983663cf6a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a913927fae919d71ed3e3a983663cf6a3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a913927fae919d71ed3e3a983663cf6a3">More...</a><br /></td></tr>
<tr class="separator:a913927fae919d71ed3e3a983663cf6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2a099055eb0e0944d95f5addf495fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a7f2a099055eb0e0944d95f5addf495fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a7f2a099055eb0e0944d95f5addf495fb">More...</a><br /></td></tr>
<tr class="separator:a7f2a099055eb0e0944d95f5addf495fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49ecd48e9815dd6f6ebb3be4c7bc199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ae49ecd48e9815dd6f6ebb3be4c7bc199"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ae49ecd48e9815dd6f6ebb3be4c7bc199">More...</a><br /></td></tr>
<tr class="separator:ae49ecd48e9815dd6f6ebb3be4c7bc199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c24b7581488c957e0143f7c5e4144e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a9c24b7581488c957e0143f7c5e4144e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a9c24b7581488c957e0143f7c5e4144e9">More...</a><br /></td></tr>
<tr class="separator:a9c24b7581488c957e0143f7c5e4144e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69836bf1c8f860a583dd3238b6fe0827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a69836bf1c8f860a583dd3238b6fe0827"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a69836bf1c8f860a583dd3238b6fe0827">More...</a><br /></td></tr>
<tr class="separator:a69836bf1c8f860a583dd3238b6fe0827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98853fce6d7f08b3a481283da282a494"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a98853fce6d7f08b3a481283da282a494"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#a98853fce6d7f08b3a481283da282a494">More...</a><br /></td></tr>
<tr class="separator:a98853fce6d7f08b3a481283da282a494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c45d222da1f0adc73390e987c337e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:ae1c45d222da1f0adc73390e987c337e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../df/de1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d155_1_1_0d172.html#ae1c45d222da1f0adc73390e987c337e2">More...</a><br /></td></tr>
<tr class="separator:ae1c45d222da1f0adc73390e987c337e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceda283c7b2e6cc779cd82f5f106598c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aceda283c7b2e6cc779cd82f5f106598c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b09cd5fafd588a1d6600643ea44597"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a05b09cd5fafd588a1d6600643ea44597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310c0104f34144add8755bf419f5090a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a310c0104f34144add8755bf419f5090a">EBX</a></td></tr>
<tr class="separator:a310c0104f34144add8755bf419f5090a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da949f23eded52ef00feb68174cb3fd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad609f68e505a6c35b2e7fc1e1af66081"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4fb293fa89667caedce832e33a158a48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a4fb293fa89667caedce832e33a158a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a4fb293fa89667caedce832e33a158a48">More...</a><br /></td></tr>
<tr class="separator:a4fb293fa89667caedce832e33a158a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a050a37403b5c89d654e6155cef8a34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a0a050a37403b5c89d654e6155cef8a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a0a050a37403b5c89d654e6155cef8a34">More...</a><br /></td></tr>
<tr class="separator:a0a050a37403b5c89d654e6155cef8a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db84f7214b3ce499c4e42d3e0be2f83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a7db84f7214b3ce499c4e42d3e0be2f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">User <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Instruction Prevention.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a7db84f7214b3ce499c4e42d3e0be2f83">More...</a><br /></td></tr>
<tr class="separator:a7db84f7214b3ce499c4e42d3e0be2f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0240e56b17da4fed163450034302c798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a0240e56b17da4fed163450034302c798"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a0240e56b17da4fed163450034302c798">More...</a><br /></td></tr>
<tr class="separator:a0240e56b17da4fed163450034302c798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cfaad4cddeade9535870c469f95a5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a37cfaad4cddeade9535870c469f95a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a37cfaad4cddeade9535870c469f95a5a">More...</a><br /></td></tr>
<tr class="separator:a37cfaad4cddeade9535870c469f95a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dd6f79057f30fb41d64b314f591b28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a23dd6f79057f30fb41d64b314f591b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a23dd6f79057f30fb41d64b314f591b28">More...</a><br /></td></tr>
<tr class="separator:a23dd6f79057f30fb41d64b314f591b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708cd41cb3eaf44192ce4974d44b4aa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a708cd41cb3eaf44192ce4974d44b4aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a708cd41cb3eaf44192ce4974d44b4aa8">More...</a><br /></td></tr>
<tr class="separator:a708cd41cb3eaf44192ce4974d44b4aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7f5b83f756bbd0b5821c2ee20438bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a5b7f5b83f756bbd0b5821c2ee20438bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a5b7f5b83f756bbd0b5821c2ee20438bf">More...</a><br /></td></tr>
<tr class="separator:a5b7f5b83f756bbd0b5821c2ee20438bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d518a3f6d2c0acc8b3dfc63983c642"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a18d518a3f6d2c0acc8b3dfc63983c642"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a18d518a3f6d2c0acc8b3dfc63983c642">More...</a><br /></td></tr>
<tr class="separator:a18d518a3f6d2c0acc8b3dfc63983c642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be166ba40d1f0405b1bcc829a65ac7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a4be166ba40d1f0405b1bcc829a65ac7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a4be166ba40d1f0405b1bcc829a65ac7d">More...</a><br /></td></tr>
<tr class="separator:a4be166ba40d1f0405b1bcc829a65ac7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cfda9139c060aeac6bbd3d74bc9b45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a16cfda9139c060aeac6bbd3d74bc9b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a16cfda9139c060aeac6bbd3d74bc9b45">More...</a><br /></td></tr>
<tr class="separator:a16cfda9139c060aeac6bbd3d74bc9b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1419e9eef7165fc0912d287159f77cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:af1419e9eef7165fc0912d287159f77cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#af1419e9eef7165fc0912d287159f77cb">More...</a><br /></td></tr>
<tr class="separator:af1419e9eef7165fc0912d287159f77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012c7d27175c7745a793b233df7ffa14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a012c7d27175c7745a793b233df7ffa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a012c7d27175c7745a793b233df7ffa14">More...</a><br /></td></tr>
<tr class="separator:a012c7d27175c7745a793b233df7ffa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffb1026310a355bd0328df3adef0dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:adffb1026310a355bd0328df3adef0dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#adffb1026310a355bd0328df3adef0dc0">More...</a><br /></td></tr>
<tr class="separator:adffb1026310a355bd0328df3adef0dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7790f40bd61b9b61f7c4c86bc4f0e330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a7790f40bd61b9b61f7c4c86bc4f0e330"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a7790f40bd61b9b61f7c4c86bc4f0e330">More...</a><br /></td></tr>
<tr class="separator:a7790f40bd61b9b61f7c4c86bc4f0e330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37dacf41ee6d84050678be9f21436f4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a37dacf41ee6d84050678be9f21436f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a37dacf41ee6d84050678be9f21436f4f">More...</a><br /></td></tr>
<tr class="separator:a37dacf41ee6d84050678be9f21436f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae870cbfd28bae29d48f61e656c1083d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ae870cbfd28bae29d48f61e656c1083d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#ae870cbfd28bae29d48f61e656c1083d7">More...</a><br /></td></tr>
<tr class="separator:ae870cbfd28bae29d48f61e656c1083d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec84b36afa2e2cd32113cd7b734be64a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:aec84b36afa2e2cd32113cd7b734be64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#aec84b36afa2e2cd32113cd7b734be64a">More...</a><br /></td></tr>
<tr class="separator:aec84b36afa2e2cd32113cd7b734be64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79a97febd6b9a05e47c29e48ca4e6a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ac79a97febd6b9a05e47c29e48ca4e6a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#ac79a97febd6b9a05e47c29e48ca4e6a2">More...</a><br /></td></tr>
<tr class="separator:ac79a97febd6b9a05e47c29e48ca4e6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cb71b29cd2310f29cb5d1b1a7d076b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a59cb71b29cd2310f29cb5d1b1a7d076b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a59cb71b29cd2310f29cb5d1b1a7d076b">More...</a><br /></td></tr>
<tr class="separator:a59cb71b29cd2310f29cb5d1b1a7d076b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6b1b5dbdeedd2f834fbb0ba84b8e88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a5f6b1b5dbdeedd2f834fbb0ba84b8e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a5f6b1b5dbdeedd2f834fbb0ba84b8e88">More...</a><br /></td></tr>
<tr class="separator:a5f6b1b5dbdeedd2f834fbb0ba84b8e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aea54e9b8da247543f0c61299dabf72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a6aea54e9b8da247543f0c61299dabf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a6aea54e9b8da247543f0c61299dabf72">More...</a><br /></td></tr>
<tr class="separator:a6aea54e9b8da247543f0c61299dabf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675a7a5465e00da10c418ab07f6435fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a675a7a5465e00da10c418ab07f6435fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a675a7a5465e00da10c418ab07f6435fa">More...</a><br /></td></tr>
<tr class="separator:a675a7a5465e00da10c418ab07f6435fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ed0128800c60dd4b6f39402bc6991f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a78ed0128800c60dd4b6f39402bc6991f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a78ed0128800c60dd4b6f39402bc6991f">More...</a><br /></td></tr>
<tr class="separator:a78ed0128800c60dd4b6f39402bc6991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e0a75f8ce147340fc081dbf24f5430"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a36e0a75f8ce147340fc081dbf24f5430"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a36e0a75f8ce147340fc081dbf24f5430">More...</a><br /></td></tr>
<tr class="separator:a36e0a75f8ce147340fc081dbf24f5430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b8695f3c3d71976ddbe830d2fa6d4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a39b8695f3c3d71976ddbe830d2fa6d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a39b8695f3c3d71976ddbe830d2fa6d4a">More...</a><br /></td></tr>
<tr class="separator:a39b8695f3c3d71976ddbe830d2fa6d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a61a8c51e23065d4aa10ea6f252cf0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a5a61a8c51e23065d4aa10ea6f252cf0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../dd/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d159_1_1_0d198.html#a5a61a8c51e23065d4aa10ea6f252cf0e">More...</a><br /></td></tr>
<tr class="separator:a5a61a8c51e23065d4aa10ea6f252cf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad609f68e505a6c35b2e7fc1e1af66081"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad609f68e505a6c35b2e7fc1e1af66081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7b1ee1736b89eb09ae0e0604f7e2b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aba7b1ee1736b89eb09ae0e0604f7e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da949f23eded52ef00feb68174cb3fd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6da949f23eded52ef00feb68174cb3fd">ECX</a></td></tr>
<tr class="separator:a6da949f23eded52ef00feb68174cb3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7a6e715ef191a6e3da6f1bc4369db1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a240c96ea0f737598ebb6d66d85cd25cb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a74af6169e5dd14a8abd7df4c6b5c77d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a74af6169e5dd14a8abd7df4c6b5c77d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a74af6169e5dd14a8abd7df4c6b5c77d3">More...</a><br /></td></tr>
<tr class="separator:a74af6169e5dd14a8abd7df4c6b5c77d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32c22eedc4545aaece67ac82503fbe9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ac32c22eedc4545aaece67ac82503fbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#ac32c22eedc4545aaece67ac82503fbe9">More...</a><br /></td></tr>
<tr class="separator:ac32c22eedc4545aaece67ac82503fbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608e2f55dada87e1dba6e239dc62e06e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a608e2f55dada87e1dba6e239dc62e06e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a608e2f55dada87e1dba6e239dc62e06e">More...</a><br /></td></tr>
<tr class="separator:a608e2f55dada87e1dba6e239dc62e06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a689582afae96cbbaf6df574a2b012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ac1a689582afae96cbbaf6df574a2b012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#ac1a689582afae96cbbaf6df574a2b012">More...</a><br /></td></tr>
<tr class="separator:ac1a689582afae96cbbaf6df574a2b012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b83afd2d0a2b66d1db68d06262cdcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:af3b83afd2d0a2b66d1db68d06262cdcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#af3b83afd2d0a2b66d1db68d06262cdcb">More...</a><br /></td></tr>
<tr class="separator:af3b83afd2d0a2b66d1db68d06262cdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5505b8ab3a73199fe55f826515cff718"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a5505b8ab3a73199fe55f826515cff718"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a5505b8ab3a73199fe55f826515cff718">More...</a><br /></td></tr>
<tr class="separator:a5505b8ab3a73199fe55f826515cff718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a5012699d9613e5e8b5e52d4f76148"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ae1a5012699d9613e5e8b5e52d4f76148"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#ae1a5012699d9613e5e8b5e52d4f76148">More...</a><br /></td></tr>
<tr class="separator:ae1a5012699d9613e5e8b5e52d4f76148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c39c2029985fd28db95841aa1ebb398"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a4c39c2029985fd28db95841aa1ebb398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a4c39c2029985fd28db95841aa1ebb398">More...</a><br /></td></tr>
<tr class="separator:a4c39c2029985fd28db95841aa1ebb398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e2dcb126d5071f16f45bb00bd475b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a36e2dcb126d5071f16f45bb00bd475b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a36e2dcb126d5071f16f45bb00bd475b6">More...</a><br /></td></tr>
<tr class="separator:a36e2dcb126d5071f16f45bb00bd475b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9beb46cc6dd2a224c4b25626eaf647b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ab9beb46cc6dd2a224c4b25626eaf647b"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#ab9beb46cc6dd2a224c4b25626eaf647b">More...</a><br /></td></tr>
<tr class="separator:ab9beb46cc6dd2a224c4b25626eaf647b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3590ee9310bb2cf3b2e1a508eddb78d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:af3590ee9310bb2cf3b2e1a508eddb78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#af3590ee9310bb2cf3b2e1a508eddb78d">More...</a><br /></td></tr>
<tr class="separator:af3590ee9310bb2cf3b2e1a508eddb78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7439111126223450354bf3fd7f506e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:ae7439111126223450354bf3fd7f506e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#ae7439111126223450354bf3fd7f506e7">More...</a><br /></td></tr>
<tr class="separator:ae7439111126223450354bf3fd7f506e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7670afbf042d72d5e1aa8c0d7ef99be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a7670afbf042d72d5e1aa8c0d7ef99be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a7670afbf042d72d5e1aa8c0d7ef99be8">More...</a><br /></td></tr>
<tr class="separator:a7670afbf042d72d5e1aa8c0d7ef99be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2b1a25bdd5efa597fbac65124ef671"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:aae2b1a25bdd5efa597fbac65124ef671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#aae2b1a25bdd5efa597fbac65124ef671">More...</a><br /></td></tr>
<tr class="separator:aae2b1a25bdd5efa597fbac65124ef671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1e7e32d55fdcf5387b8b30a36322ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a1e1e7e32d55fdcf5387b8b30a36322ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a1e1e7e32d55fdcf5387b8b30a36322ae">More...</a><br /></td></tr>
<tr class="separator:a1e1e7e32d55fdcf5387b8b30a36322ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57129c41e87ae7216059765449ddd3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ae57129c41e87ae7216059765449ddd3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#ae57129c41e87ae7216059765449ddd3c">More...</a><br /></td></tr>
<tr class="separator:ae57129c41e87ae7216059765449ddd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8681a3cf2563ba5a983caf5b1b42a3e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a8681a3cf2563ba5a983caf5b1b42a3e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a8681a3cf2563ba5a983caf5b1b42a3e3">More...</a><br /></td></tr>
<tr class="separator:a8681a3cf2563ba5a983caf5b1b42a3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc572cb964f7d9ead8ba616417202957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:adc572cb964f7d9ead8ba616417202957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#adc572cb964f7d9ead8ba616417202957">More...</a><br /></td></tr>
<tr class="separator:adc572cb964f7d9ead8ba616417202957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d24c0c9b73c624f51b2de1832e991cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a5d24c0c9b73c624f51b2de1832e991cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a5d24c0c9b73c624f51b2de1832e991cd">More...</a><br /></td></tr>
<tr class="separator:a5d24c0c9b73c624f51b2de1832e991cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966dfe943e2db80cbc0a687f9104a593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a966dfe943e2db80cbc0a687f9104a593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a966dfe943e2db80cbc0a687f9104a593">More...</a><br /></td></tr>
<tr class="separator:a966dfe943e2db80cbc0a687f9104a593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ee94997ef57476cdf217ecb9948f37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a95ee94997ef57476cdf217ecb9948f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a95ee94997ef57476cdf217ecb9948f37">More...</a><br /></td></tr>
<tr class="separator:a95ee94997ef57476cdf217ecb9948f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281d463b3447362207edcafc39d3affd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a281d463b3447362207edcafc39d3affd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a281d463b3447362207edcafc39d3affd">More...</a><br /></td></tr>
<tr class="separator:a281d463b3447362207edcafc39d3affd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd8c49c7f548259b10eeb7e2b4c0346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a0bd8c49c7f548259b10eeb7e2b4c0346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a0bd8c49c7f548259b10eeb7e2b4c0346">More...</a><br /></td></tr>
<tr class="separator:a0bd8c49c7f548259b10eeb7e2b4c0346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5c66bf50d498f338c4e04c42e12ae0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:aae5c66bf50d498f338c4e04c42e12ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#aae5c66bf50d498f338c4e04c42e12ae0">More...</a><br /></td></tr>
<tr class="separator:aae5c66bf50d498f338c4e04c42e12ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371778dd4fed136b8f74dc839c4c9581"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a371778dd4fed136b8f74dc839c4c9581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a371778dd4fed136b8f74dc839c4c9581">More...</a><br /></td></tr>
<tr class="separator:a371778dd4fed136b8f74dc839c4c9581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c33105117f26fbdfb27f49e2724b11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:af8c33105117f26fbdfb27f49e2724b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#af8c33105117f26fbdfb27f49e2724b11">More...</a><br /></td></tr>
<tr class="separator:af8c33105117f26fbdfb27f49e2724b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a6d11e450d776af3572a78679e8769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a29a6d11e450d776af3572a78679e8769"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a29a6d11e450d776af3572a78679e8769">More...</a><br /></td></tr>
<tr class="separator:a29a6d11e450d776af3572a78679e8769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5953f1c7066e1c212f2f327e08f4e631"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a5953f1c7066e1c212f2f327e08f4e631"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a5953f1c7066e1c212f2f327e08f4e631">More...</a><br /></td></tr>
<tr class="separator:a5953f1c7066e1c212f2f327e08f4e631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95fc41fa25d70466eca86eb43f6b2f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:af95fc41fa25d70466eca86eb43f6b2f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#af95fc41fa25d70466eca86eb43f6b2f3">More...</a><br /></td></tr>
<tr class="separator:af95fc41fa25d70466eca86eb43f6b2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9259c39c48cbd951d34fdb5948b2aa8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a9259c39c48cbd951d34fdb5948b2aa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d7/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d163_1_1_0d222.html#a9259c39c48cbd951d34fdb5948b2aa8a">More...</a><br /></td></tr>
<tr class="separator:a9259c39c48cbd951d34fdb5948b2aa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240c96ea0f737598ebb6d66d85cd25cb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a240c96ea0f737598ebb6d66d85cd25cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de2cec8975051c7a84a45e210248a1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3de2cec8975051c7a84a45e210248a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7a6e715ef191a6e3da6f1bc4369db1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7d7a6e715ef191a6e3da6f1bc4369db1">EDX</a></td></tr>
<tr class="separator:a7d7a6e715ef191a6e3da6f1bc4369db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac242eb4c6dfc50f46e3721246b70e23f">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a310c0104f34144add8755bf419f5090a">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6da949f23eded52ef00feb68174cb3fd">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7d7a6e715ef191a6e3da6f1bc4369db1">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a310c0104f34144add8755bf419f5090a"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a310c0104f34144add8755bf419f5090a">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@155 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6da949f23eded52ef00feb68174cb3fd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6da949f23eded52ef00feb68174cb3fd">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@159 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a7d7a6e715ef191a6e3da6f1bc4369db1"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7d7a6e715ef191a6e3da6f1bc4369db1">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@163 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac242eb4c6dfc50f46e3721246b70e23f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac242eb4c6dfc50f46e3721246b70e23f">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@152 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac242eb4c6dfc50f46e3721246b70e23f">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a310c0104f34144add8755bf419f5090a">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6da949f23eded52ef00feb68174cb3fd">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7d7a6e715ef191a6e3da6f1bc4369db1">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00239">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac242eb4c6dfc50f46e3721246b70e23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac242eb4c6dfc50f46e3721246b70e23f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a310c0104f34144add8755bf419f5090a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310c0104f34144add8755bf419f5090a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00239">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a6da949f23eded52ef00feb68174cb3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da949f23eded52ef00feb68174cb3fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00239">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a7d7a6e715ef191a6e3da6f1bc4369db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7a6e715ef191a6e3da6f1bc4369db1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
