// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "08/24/2014 01:44:45"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS32 (
	Clk,
	Write_Data_WB,
	PC_Plus_4_EX,
	Instruction_EX,
	RegWrite_WB,
	MemtoReg_WB,
	Read_Data_WB,
	ALU_Result_WB,
	Write_Register_WB);
input 	Clk;
input 	[31:0] Write_Data_WB;
output 	[31:0] PC_Plus_4_EX;
output 	[31:0] Instruction_EX;
output 	RegWrite_WB;
output 	MemtoReg_WB;
output 	Read_Data_WB;
output 	[31:0] ALU_Result_WB;
output 	[4:0] Write_Register_WB;

// Design Ports Information
// PC_Plus_4_EX[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[1]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[2]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[5]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[6]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[7]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[8]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[10]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[11]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[12]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[13]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[14]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[15]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[16]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[17]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[18]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[19]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[20]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[21]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[22]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[23]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[24]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[25]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[26]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[27]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[28]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[29]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[30]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[31]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[0]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[1]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[2]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[3]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[5]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[7]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[8]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[9]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[10]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[11]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[12]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[13]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[15]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[16]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[17]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[18]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[19]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[20]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[21]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[22]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[23]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[24]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[25]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[26]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[27]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[28]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[29]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[30]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[31]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegWrite_WB	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemtoReg_WB	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[5]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[6]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[7]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[8]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[9]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[10]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[11]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[12]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[13]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[14]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[15]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[16]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[17]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[18]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[19]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[20]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[21]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[22]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[23]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[24]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[25]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[26]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[27]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[28]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[29]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[30]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[31]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[3]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[24]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[3]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[5]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[11]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[23]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[12]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[22]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[21]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[20]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[19]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[18]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[17]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[16]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[14]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[13]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[10]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[9]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[8]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[7]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[6]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[4]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[1]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[29]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[30]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[28]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[27]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[26]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[25]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~6_combout ;
wire \EX_ALU|Add0~1_combout ;
wire \EX_ALU|WideOr1~0_combout ;
wire \EX_ALU|WideOr1~1_combout ;
wire \EX_ALU|WideOr1~2_combout ;
wire \EX_ALU|WideOr1~3_combout ;
wire \EX_ALU|WideOr1~4_combout ;
wire \EX_ALU|WideOr1~5_combout ;
wire \EX_ALU|WideOr1~6_combout ;
wire \EX_ALU|WideOr1~7_combout ;
wire \EX_ALU|WideOr1~8_combout ;
wire \EX_ALU|WideOr1~9_combout ;
wire \EX_ALU|WideOr1~10_combout ;
wire \EX_ALU|WideOr1~11_combout ;
wire \EX_ALU|WideOr1~12_combout ;
wire \EX_ALU|WideOr1~13_combout ;
wire \EX_ALU|WideOr1~14_combout ;
wire \EX_ALU_Control|ALU_Control_EX[1]~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|WideOr0~1_combout ;
wire \EX_ALU|WideOr0~5_combout ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU|Add0~15_combout ;
wire \EX_ALU|Add0~33_combout ;
wire \EX_ALU|Add0~39_combout ;
wire \EX_ALU|Add0~42_combout ;
wire \EX_ALU|Add0~63_combout ;
wire \EX_ALU|Add0~69_combout ;
wire \EX_ALU|Add0~75_combout ;
wire \EX_ALU|Add0~78_combout ;
wire \EX_ALU|Add0~81_combout ;
wire \EX_ALU|Add0~84_combout ;
wire \EX_ALU|Add0~93_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~7_combout ;
wire \IF_PC_Mux|Next_PC_IF[12]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~13_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~1_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~5_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~6_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~7_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~9_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~10_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~16_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~17_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~18_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~19_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~21_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~23_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~27_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~29_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~30_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~31_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~5_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~7_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~15_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~17_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~18_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~19_combout ;
wire \EX_ALU|Equal0~2_combout ;
wire \EX_ALU|Equal0~3_combout ;
wire \EX_ALU|Equal0~4_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \IF_Instruction_Memory|Instruction_IF[2]~10_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[25]~17_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~15_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \ID_Registers|Equal0~0_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ;
wire \MEM_WB_Pipeline_Stage|RegWrite_WB~regout ;
wire \IF_Instruction_Memory|Instruction_IF[5]~12_combout ;
wire \IF_Instruction_Memory|Instruction_IF[5]~13_combout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~0_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[2]~2_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ;
wire \ID_Registers|always2~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~5_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~9_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~11_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~12_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~18_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~19_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~20_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~21_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~25_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~27_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~81 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~29_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~7_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~22_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~5_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~8_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~1_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~17_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~8_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~16_combout ;
wire \~GND~combout ;
wire \IF_Instruction_Memory|Instruction_Memory~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[17]~14_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24 ;
wire \ID_Registers|Read_Data_1_ID[24]~24_combout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \EX_ALU|Add0~72_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22 ;
wire \ID_Registers|Read_Data_1_ID[22]~22_combout ;
wire \EX_ALU|Add0~66_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20 ;
wire \ID_Registers|Read_Data_1_ID[20]~20_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~11_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19 ;
wire \ID_Registers|Read_Data_2_ID[19]~11_combout ;
wire \EX_ALU|Add0~60_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 ;
wire \ID_Registers|Read_Data_2_ID[18]~12_combout ;
wire \EX_ALU|Add0~57_combout ;
wire \EX_ALU|Add0~54_combout ;
wire \EX_ALU|Add0~51_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15 ;
wire \ID_Registers|Read_Data_2_ID[15]~15_combout ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Add0~45_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13 ;
wire \ID_Registers|Read_Data_1_ID[13]~13_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~12_combout ;
wire \EX_ALU_Control|Equal1~0_combout ;
wire \EX_ALU|Add0~36_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10 ;
wire \ID_Registers|Read_Data_1_ID[10]~10_combout ;
wire \EX_ALU|Add0~30_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8 ;
wire \ID_Registers|Read_Data_2_ID[8]~20_combout ;
wire \EX_ALU|Add0~27_combout ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_ALU|Add0~21_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5 ;
wire \ID_Registers|Read_Data_2_ID[5]~3_combout ;
wire \EX_ALU|Add0~18_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \ID_Registers|Read_Data_1_ID[4]~4_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 ;
wire \ID_Registers|Read_Data_2_ID[3]~2_combout ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Add0~9_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \ID_Registers|Read_Data_1_ID[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \EX_ALU|Add0~3_cout ;
wire \EX_ALU|Add0~5 ;
wire \EX_ALU|Add0~8 ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~14 ;
wire \EX_ALU|Add0~17 ;
wire \EX_ALU|Add0~20 ;
wire \EX_ALU|Add0~23 ;
wire \EX_ALU|Add0~26 ;
wire \EX_ALU|Add0~29 ;
wire \EX_ALU|Add0~32 ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~38 ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~44 ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~50 ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~56 ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~62 ;
wire \EX_ALU|Add0~65 ;
wire \EX_ALU|Add0~68 ;
wire \EX_ALU|Add0~71 ;
wire \EX_ALU|Add0~74 ;
wire \EX_ALU|Add0~76_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Add0~70_combout ;
wire \EX_ALU|Equal0~14_combout ;
wire \EX_ALU|Add0~67_combout ;
wire \EX_ALU|Equal0~5_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25 ;
wire \ID_Registers|Read_Data_1_ID[25]~25_combout ;
wire \EX_ALU|Add0~77 ;
wire \EX_ALU|Add0~79_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Equal0~6_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26 ;
wire \ID_Registers|Read_Data_1_ID[26]~26_combout ;
wire \EX_ALU|Add0~80 ;
wire \EX_ALU|Add0~82_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28 ;
wire \ID_Registers|Read_Data_2_ID[28]~28_combout ;
wire \EX_ALU|Add0~87_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27 ;
wire \ID_Registers|Read_Data_1_ID[27]~27_combout ;
wire \EX_ALU|Add0~83 ;
wire \EX_ALU|Add0~86 ;
wire \EX_ALU|Add0~88_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Add0~61_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Add0~58_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Add0~64_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_ALU|Equal0~7_combout ;
wire \EX_ALU|Equal0~8_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30 ;
wire \ID_Registers|Read_Data_1_ID[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29 ;
wire \ID_Registers|Read_Data_2_ID[29]~25_combout ;
wire \EX_ALU|Add0~90_combout ;
wire \EX_ALU|Add0~89 ;
wire \EX_ALU|Add0~92 ;
wire \EX_ALU|Add0~94_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Add0~10_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Add0~13_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Equal0~9_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11 ;
wire \ID_Registers|Read_Data_1_ID[11]~11_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8 ;
wire \ID_Registers|Read_Data_1_ID[8]~8_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9 ;
wire \ID_Registers|Read_Data_1_ID[9]~9_combout ;
wire \EX_ALU|WideOr0~2_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \ID_Registers|Read_Data_1_ID[3]~3_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \ID_Registers|Read_Data_1_ID[2]~2_combout ;
wire \EX_ALU|WideOr0~0_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14 ;
wire \ID_Registers|Read_Data_1_ID[14]~14_combout ;
wire \EX_ALU|WideOr0~3_combout ;
wire \EX_ALU|WideOr0~4_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29 ;
wire \ID_Registers|Read_Data_1_ID[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28 ;
wire \ID_Registers|Read_Data_1_ID[28]~28_combout ;
wire \EX_ALU|WideOr0~8_combout ;
wire \EX_ALU|WideOr0~7_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23 ;
wire \ID_Registers|Read_Data_1_ID[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21 ;
wire \ID_Registers|Read_Data_1_ID[21]~21_combout ;
wire \EX_ALU|WideOr0~6_combout ;
wire \EX_ALU|WideOr0~9_combout ;
wire \EX_ALU|Add0~4_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \EX_ALU|Mux31~2_combout ;
wire \EX_ALU|Add0~25_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Add0~28_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU|Add0~22_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Equal0~10_combout ;
wire \EX_ALU|Equal0~11_combout ;
wire \EX_ALU|Add0~96_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31 ;
wire \ID_Registers|Read_Data_1_ID[31]~31_combout ;
wire \EX_ALU|Add0~95 ;
wire \EX_ALU|Add0~97_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \EX_ALU|Equal0~12_combout ;
wire \EX_ALU|Equal0~13_combout ;
wire \EX_MEM_Pipeline_Stage|Zero_MEM~regout ;
wire \IF_PC_Mux|Next_PC_IF[4]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~9_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_MEM~regout ;
wire \IF_PC_Mux|Next_PC_IF[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_EX_Pipeline_Stage|MemtoReg_EX~regout ;
wire \EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ;
wire \EX_ALU|Add0~7_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout ;
wire \EX_ALU|Add0~19_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout ;
wire \EX_ALU|Add0~31_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU|Mux21~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout ;
wire \EX_ALU|Add0~37_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Add0~43_combout ;
wire \EX_ALU|Mux18~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Mux17~1_combout ;
wire \EX_ALU|Add0~49_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout ;
wire \EX_ALU|Add0~55_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout ;
wire \EX_ALU|Add0~73_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ;
wire \EX_ALU|Add0~85_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout ;
wire \EX_ALU|Add0~91_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|PC_Plus_4_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Branch_Dest_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [4:0] \MEM_WB_Pipeline_Stage|Write_Register_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|ALU_Result_WB ;
wire [31:0] \Write_Data_WB~combout ;

wire [17:0] \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [17:0] \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [13:0] \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [13:0] \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;

assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [17];

assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [17];

assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1~portadataout  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [13];

assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [13];

// Location: LCFF_X19_Y26_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [8]));

// Location: LCFF_X19_Y26_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [9]));

// Location: LCFF_X19_Y26_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [12]));

// Location: LCFF_X19_Y26_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [15]));

// Location: LCFF_X19_Y25_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [26]));

// Location: M4K_X26_Y24
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[22]~15_combout ,\IF_Instruction_Memory|Instruction_IF[17]~14_combout ,\IF_Instruction_Memory|Instruction_IF[16]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [24],\Write_Data_WB~combout [23],\Write_Data_WB~combout [22],\Write_Data_WB~combout [21],\Write_Data_WB~combout [20],\Write_Data_WB~combout [19],\Write_Data_WB~combout [18],\Write_Data_WB~combout [17],\Write_Data_WB~combout [16],\Write_Data_WB~combout [15],\Write_Data_WB~combout [14],
\Write_Data_WB~combout [13],\Write_Data_WB~combout [12],\Write_Data_WB~combout [11],\Write_Data_WB~combout [5],\Write_Data_WB~combout [3],\Write_Data_WB~combout [2],\Write_Data_WB~combout [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024000800034000C0002C000A0002C000A0002400080002400080001400040000C00020000C00020000400000000400000001400040000C00020000C0002000040000000040000;
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[25]~17_combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[22]~15_combout ,\IF_Instruction_Memory|Instruction_IF[22]~15_combout ,
\IF_Instruction_Memory|Instruction_IF[21]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [17],\Write_Data_WB~combout [16],\Write_Data_WB~combout [15],\Write_Data_WB~combout [14],\Write_Data_WB~combout [13],\Write_Data_WB~combout [12],\Write_Data_WB~combout [11],\Write_Data_WB~combout [10],\Write_Data_WB~combout [9],\Write_Data_WB~combout [8],\Write_Data_WB~combout [7],
\Write_Data_WB~combout [6],\Write_Data_WB~combout [5],\Write_Data_WB~combout [4],\Write_Data_WB~combout [3],\Write_Data_WB~combout [2],\Write_Data_WB~combout [1],\Write_Data_WB~combout [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C40030000A400280009C00260009400240008C00220008400200006400180005C00160005400140004C00120004400100002400080001C00060001400040000C0002000040000;
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[22]~15_combout ,\IF_Instruction_Memory|Instruction_IF[17]~14_combout ,\IF_Instruction_Memory|Instruction_IF[16]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [31],\Write_Data_WB~combout [30],\Write_Data_WB~combout [29],\Write_Data_WB~combout [28],\Write_Data_WB~combout [27],\Write_Data_WB~combout [26],\Write_Data_WB~combout [25],\Write_Data_WB~combout [10],\Write_Data_WB~combout [9],\Write_Data_WB~combout [8],\Write_Data_WB~combout [7],
\Write_Data_WB~combout [6],\Write_Data_WB~combout [4],\Write_Data_WB~combout [1]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 14;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 14;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008002000000000040010000000000400100000000008002000C0030008002000C003000800200000000004001000000000040010000000;
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[25]~17_combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[22]~15_combout ,\IF_Instruction_Memory|Instruction_IF[22]~15_combout ,
\IF_Instruction_Memory|Instruction_IF[21]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [31],\Write_Data_WB~combout [30],\Write_Data_WB~combout [29],\Write_Data_WB~combout [28],\Write_Data_WB~combout [27],\Write_Data_WB~combout [26],\Write_Data_WB~combout [25],\Write_Data_WB~combout [24],\Write_Data_WB~combout [23],\Write_Data_WB~combout [22],\Write_Data_WB~combout [21],
\Write_Data_WB~combout [20],\Write_Data_WB~combout [19],\Write_Data_WB~combout [18]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 14;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 14;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35  & VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36 .lut_mask = 16'hA50A;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37 ) # (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]~37 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38 .lut_mask = 16'h5A5F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72 .lut_mask = 16'hA50A;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y26_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCFF_X22_Y26_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[12]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCFF_X22_Y26_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[15]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCFF_X20_Y25_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[26]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X20_Y26_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~0_combout  = (!\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Reg|PC_IF [7] & !\IF_PC_Reg|PC_IF [6])))

	.dataa(\IF_PC_Reg|PC_IF [9]),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~0 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~6_combout  = (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Reg|PC_IF [28] & !\IF_PC_Reg|PC_IF [27])))

	.dataa(\IF_PC_Reg|PC_IF [26]),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(\IF_PC_Reg|PC_IF [28]),
	.datad(\IF_PC_Reg|PC_IF [27]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \EX_ALU|Add0~1 (
// Equation(s):
// \EX_ALU|Add0~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0] $ 
// (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [0])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~1 .lut_mask = 16'h6530;
defparam \EX_ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[24]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \EX_ALU|WideOr1~0 (
// Equation(s):
// \EX_ALU|WideOr1~0_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]) # 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~0 .lut_mask = 16'hAFAC;
defparam \EX_ALU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[11]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \EX_ALU|WideOr1~1 (
// Equation(s):
// \EX_ALU|WideOr1~1_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]) # 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~1 .lut_mask = 16'hFE32;
defparam \EX_ALU|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[23]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCFF_X22_Y23_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[12]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \EX_ALU|WideOr1~2 (
// Equation(s):
// \EX_ALU|WideOr1~2_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]) # 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~2 .lut_mask = 16'hAAFC;
defparam \EX_ALU|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[22]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCFF_X24_Y23_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[2]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \EX_ALU|WideOr1~3 (
// Equation(s):
// \EX_ALU|WideOr1~3_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]) # 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~3 .lut_mask = 16'hAFAC;
defparam \EX_ALU|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \EX_ALU|WideOr1~4 (
// Equation(s):
// \EX_ALU|WideOr1~4_combout  = (\EX_ALU|WideOr1~0_combout ) # ((\EX_ALU|WideOr1~2_combout ) # ((\EX_ALU|WideOr1~1_combout ) # (\EX_ALU|WideOr1~3_combout )))

	.dataa(\EX_ALU|WideOr1~0_combout ),
	.datab(\EX_ALU|WideOr1~2_combout ),
	.datac(\EX_ALU|WideOr1~1_combout ),
	.datad(\EX_ALU|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~4 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[21]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCFF_X24_Y24_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[20]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \EX_ALU|WideOr1~5 (
// Equation(s):
// \EX_ALU|WideOr1~5_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~5 .lut_mask = 16'h0F0E;
defparam \EX_ALU|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[17]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: LCFF_X24_Y24_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[16]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCCOMB_X24_Y24_N4
cycloneii_lcell_comb \EX_ALU|WideOr1~6 (
// Equation(s):
// \EX_ALU|WideOr1~6_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~6 .lut_mask = 16'h0F0E;
defparam \EX_ALU|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[14]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCFF_X23_Y24_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[13]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCCOMB_X23_Y24_N4
cycloneii_lcell_comb \EX_ALU|WideOr1~7 (
// Equation(s):
// \EX_ALU|WideOr1~7_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~7 .lut_mask = 16'h00FE;
defparam \EX_ALU|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[10]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCFF_X23_Y24_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[9]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCCOMB_X23_Y24_N0
cycloneii_lcell_comb \EX_ALU|WideOr1~8 (
// Equation(s):
// \EX_ALU|WideOr1~8_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~8 .lut_mask = 16'h00FE;
defparam \EX_ALU|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneii_lcell_comb \EX_ALU|WideOr1~9 (
// Equation(s):
// \EX_ALU|WideOr1~9_combout  = (\EX_ALU|WideOr1~6_combout ) # ((\EX_ALU|WideOr1~7_combout ) # ((\EX_ALU|WideOr1~5_combout ) # (\EX_ALU|WideOr1~8_combout )))

	.dataa(\EX_ALU|WideOr1~6_combout ),
	.datab(\EX_ALU|WideOr1~7_combout ),
	.datac(\EX_ALU|WideOr1~5_combout ),
	.datad(\EX_ALU|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~9 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[7]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCFF_X23_Y23_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[6]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCFF_X23_Y23_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[4]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \EX_ALU|WideOr1~10 (
// Equation(s):
// \EX_ALU|WideOr1~10_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~10 .lut_mask = 16'h00FE;
defparam \EX_ALU|WideOr1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[1]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \EX_ALU|WideOr1~11 (
// Equation(s):
// \EX_ALU|WideOr1~11_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~11 .lut_mask = 16'h3332;
defparam \EX_ALU|WideOr1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[31]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCFF_X22_Y23_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[30]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \EX_ALU|WideOr1~12 (
// Equation(s):
// \EX_ALU|WideOr1~12_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~12 .lut_mask = 16'h0F0E;
defparam \EX_ALU|WideOr1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[27]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCFF_X22_Y23_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[26]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCFF_X22_Y23_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[25]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \EX_ALU|WideOr1~13 (
// Equation(s):
// \EX_ALU|WideOr1~13_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]) # ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]) # (\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~13 .lut_mask = 16'h00FE;
defparam \EX_ALU|WideOr1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \EX_ALU|WideOr1~14 (
// Equation(s):
// \EX_ALU|WideOr1~14_combout  = (\EX_ALU|WideOr1~13_combout ) # ((\EX_ALU|WideOr1~12_combout ) # ((\EX_ALU|WideOr1~10_combout ) # (\EX_ALU|WideOr1~11_combout )))

	.dataa(\EX_ALU|WideOr1~13_combout ),
	.datab(\EX_ALU|WideOr1~12_combout ),
	.datac(\EX_ALU|WideOr1~10_combout ),
	.datad(\EX_ALU|WideOr1~11_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~14 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~0_combout  = ((!\EX_ALU|Mux17~0_combout ) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .lut_mask = 16'h5FFF;
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU|WideOr1~14_combout ) # ((\EX_ALU|WideOr1~4_combout ) # (\EX_ALU|WideOr1~9_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU|WideOr1~14_combout ),
	.datac(\EX_ALU|WideOr1~4_combout ),
	.datad(\EX_ALU|WideOr1~9_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'h5554;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCFF_X24_Y22_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \EX_ALU|WideOr0~1 (
// Equation(s):
// \EX_ALU|WideOr0~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: LCFF_X27_Y22_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCFF_X27_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \EX_ALU|WideOr0~5 (
// Equation(s):
// \EX_ALU|WideOr0~5_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0] $ 
// (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [1])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h6530;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \EX_ALU|Add0~15 (
// Equation(s):
// \EX_ALU|Add0~15_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [4] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [4] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~15 .lut_mask = 16'h309A;
defparam \EX_ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \EX_ALU|Add0~33 (
// Equation(s):
// \EX_ALU|Add0~33_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [1]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [10] $ 
// (((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~33 .lut_mask = 16'h590C;
defparam \EX_ALU|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \EX_ALU|Add0~39 (
// Equation(s):
// \EX_ALU|Add0~39_combout  = \EX_ALU_Control|Equal1~0_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX 
// [12])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(\EX_ALU_Control|Equal1~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~39 .lut_mask = 16'h2D78;
defparam \EX_ALU|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneii_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [13] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [13] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h309A;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \EX_ALU|Add0~63 (
// Equation(s):
// \EX_ALU|Add0~63_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [20] $ 
// (((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~63 .lut_mask = 16'h44B4;
defparam \EX_ALU|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \EX_ALU|Add0~69 (
// Equation(s):
// \EX_ALU|Add0~69_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0])))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [22] $ 
// (((!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~69 .lut_mask = 16'h4B44;
defparam \EX_ALU|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \EX_ALU|Add0~75 (
// Equation(s):
// \EX_ALU|Add0~75_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [24] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~75 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \EX_ALU|Add0~78 (
// Equation(s):
// \EX_ALU|Add0~78_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|ALUOp_EX [1] $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25] & ((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~78 .lut_mask = 16'h0AC6;
defparam \EX_ALU|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \EX_ALU|Add0~81 (
// Equation(s):
// \EX_ALU|Add0~81_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [26])))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0] $ 
// (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [26])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~81 .lut_mask = 16'h6350;
defparam \EX_ALU|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneii_lcell_comb \EX_ALU|Add0~84 (
// Equation(s):
// \EX_ALU|Add0~84_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|ALUOp_EX [1] $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & 
// (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~84 .lut_mask = 16'h2D22;
defparam \EX_ALU|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \EX_ALU|Add0~93 (
// Equation(s):
// \EX_ALU|Add0~93_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [30] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [30] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~93 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]));

// Location: LCCOMB_X20_Y26_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~7 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~7_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [9])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [9]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~7 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~10 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~10_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [12]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[12]~20_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~10 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~13 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~13_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [15]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [15]),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~13 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~24 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~24_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [26])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [26]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~24 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~0_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~0 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~1_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~1 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~4_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~4 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~5_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~5 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~6_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~6 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~7_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~7 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~8_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~8 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_2_ID[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~9_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [3]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~9 .lut_mask = 16'hCCC8;
defparam \ID_Registers|Read_Data_2_ID[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~10_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~10 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~13_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~13 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~14_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~14 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~16_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~16 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~17_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~17 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~18_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~18 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~19_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~19 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~21_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~21 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~22_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~22 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~23_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~23 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~24_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~24 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~26_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~26 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~27_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~27 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~29_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~29 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~30_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~30 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~31_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~31 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~5_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~5 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~6_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~6 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~7_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~7 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~15_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~15 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~16_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~16 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~17_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~17 .lut_mask = 16'hCCC8;
defparam \ID_Registers|Read_Data_1_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~18_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~18 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~19_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~19 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \EX_ALU|Equal0~2 (
// Equation(s):
// \EX_ALU|Equal0~2_combout  = (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux19~0_combout  & !\EX_ALU|Mux21~0_combout )))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Mux19~0_combout ),
	.datad(\EX_ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~2 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \EX_ALU|Equal0~3 (
// Equation(s):
// \EX_ALU|Equal0~3_combout  = (!\EX_ALU|Mux18~0_combout  & !\EX_ALU|Mux17~1_combout )

	.dataa(\EX_ALU|Mux18~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux17~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~3 .lut_mask = 16'h0055;
defparam \EX_ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \EX_ALU|Equal0~4 (
// Equation(s):
// \EX_ALU|Equal0~4_combout  = (!\EX_ALU|Mux16~0_combout  & (!\EX_ALU|Mux15~0_combout  & (\EX_ALU|Equal0~2_combout  & \EX_ALU|Equal0~3_combout )))

	.dataa(\EX_ALU|Mux16~0_combout ),
	.datab(\EX_ALU|Mux15~0_combout ),
	.datac(\EX_ALU|Equal0~2_combout ),
	.datad(\EX_ALU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~4 .lut_mask = 16'h1000;
defparam \EX_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder_combout  = \ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~10_combout  = (!\IF_PC_Reg|PC_IF [2] & \IF_Instruction_Memory|Instruction_IF[22]~9_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~10 .lut_mask = 16'h0F00;
defparam \IF_Instruction_Memory|Instruction_IF[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCFF_X24_Y23_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCCOMB_X19_Y26_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] $ (VCC))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] & 
// (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28 .lut_mask = 16'h6688;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]));

// Location: LCCOMB_X21_Y26_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y26_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCCOMB_X18_Y26_N6
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]));

// Location: LCCOMB_X18_Y26_N0
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout  = \ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]));

// Location: LCCOMB_X22_Y26_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~1_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCCOMB_X23_Y25_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[25]~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[25]~17_combout  = (\IF_Instruction_Memory|Instruction_IF[21]~8_combout  & (!\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [3] & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[25]~17 .lut_mask = 16'h0200;
defparam \IF_Instruction_Memory|Instruction_IF[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[25]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [25]));

// Location: LCCOMB_X23_Y25_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~15_combout  = (\IF_PC_Reg|PC_IF [2] & \IF_Instruction_Memory|Instruction_IF[22]~9_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~15 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & (!\IF_ID_Pipeline_Stage|Instruction_ID [25] & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h0003;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [25] & !\IF_ID_Pipeline_Stage|Instruction_ID [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h000F;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Equal0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCFF_X25_Y24_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ));

// Location: LCFF_X25_Y24_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|RegWrite_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ));

// Location: LCCOMB_X23_Y25_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[5]~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[5]~12_combout  = (\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[5]~12 .lut_mask = 16'h00F0;
defparam \IF_Instruction_Memory|Instruction_IF[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[5]~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[5]~13_combout  = (\IF_Instruction_Memory|Instruction_IF[21]~8_combout  & (!\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[5]~12_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[5]~12_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[5]~13 .lut_mask = 16'h0200;
defparam \IF_Instruction_Memory|Instruction_IF[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [5]));

// Location: LCFF_X23_Y23_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]));

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .lut_mask = 16'hFA0A;
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]));

// Location: LCFF_X25_Y24_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]));

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[2]~2 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[2]~2_combout  = (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|Instruction_EX [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .lut_mask = 16'h0F00;
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]));

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]));

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \ID_Registers|always2~0 (
// Equation(s):
// \ID_Registers|always2~0_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [2]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.cin(gnd),
	.combout(\ID_Registers|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~0 .lut_mask = 16'hCCC8;
defparam \ID_Registers|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~2_combout  = (!\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~2 .lut_mask = 16'h0012;
defparam \IF_Instruction_Memory|Instruction_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y26_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCFF_X20_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]));

// Location: LCCOMB_X19_Y26_N6
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29  & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & 
// (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 )))) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & 
// ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 ) # (GND)))))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 )) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX 
// [3] & ((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~29 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30 .lut_mask = 16'h9617;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31  & VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~31 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]));

// Location: LCCOMB_X20_Y26_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~4_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[6]~8_combout )))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: LCCOMB_X21_Y26_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y26_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCFF_X20_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]));

// Location: LCCOMB_X19_Y26_N10
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33  & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & 
// (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 )))) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & 
// ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 ) # (GND)))))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 )) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX 
// [5] & ((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~33 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~35 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34 .lut_mask = 16'h9617;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]));

// Location: LCCOMB_X20_Y26_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~5_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[7]~10_combout )))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: LCCOMB_X21_Y26_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~6 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~6_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [8])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [8]),
	.datab(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~6 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[8]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCCOMB_X21_Y26_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(\IF_PC_Reg|PC_IF [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y26_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCFF_X20_Y26_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]));

// Location: LCCOMB_X19_Y26_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]~39 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40 .lut_mask = 16'hA50A;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~41 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~43 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [11]));

// Location: LCCOMB_X22_Y26_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~9 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~9_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [11])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [11]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~9 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[11]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X21_Y26_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(\IF_PC_Reg|PC_IF [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y26_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCCOMB_X20_Y26_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]));

// Location: LCCOMB_X19_Y26_N22
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45  & VCC)) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 )))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & 
// (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 )) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 ) # (GND)))))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & 
// ((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 ) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]~45 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46 .lut_mask = 16'h9617;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [13]));

// Location: LCCOMB_X22_Y26_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~11 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~11_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [13]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[13]~22_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~11 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[13]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCCOMB_X21_Y26_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y26_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCFF_X20_Y26_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]));

// Location: LCCOMB_X19_Y26_N24
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48_combout  = ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14] $ (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47 )))) # (GND)
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]) # (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47 ))) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47 )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]~47 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~49 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48 .lut_mask = 16'h698E;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [14]));

// Location: LCCOMB_X22_Y26_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~12 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~12_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [14]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~12 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[14]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X21_Y26_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(\IF_PC_Reg|PC_IF [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y26_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: LCCOMB_X18_Y26_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]));

// Location: LCFF_X21_Y26_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: LCCOMB_X19_Y26_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]));

// Location: LCCOMB_X19_Y26_N28
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]~51 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [16]));

// Location: LCCOMB_X22_Y26_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~14 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~14_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [16])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [16]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~14 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[16]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCCOMB_X21_Y25_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y26_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCCOMB_X22_Y26_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]));

// Location: LCCOMB_X19_Y26_N30
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]~53 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y26_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [17]));

// Location: LCCOMB_X22_Y26_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~15 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~15_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [17])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [17]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~15 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[17]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X21_Y25_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[18]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y25_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCCOMB_X20_Y25_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]));

// Location: LCCOMB_X19_Y25_N0
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~55 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [18]));

// Location: LCCOMB_X22_Y25_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~16 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~16_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [18])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [18]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~16 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[18]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCCOMB_X21_Y25_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(\IF_PC_Reg|PC_IF [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: LCCOMB_X19_Y25_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y25_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]));

// Location: LCFF_X21_Y25_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: LCFF_X18_Y25_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]));

// Location: LCCOMB_X19_Y25_N2
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]~57 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~59 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [20]));

// Location: LCCOMB_X22_Y25_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~18 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~18_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [20]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[20]~36_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [20]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~18 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[20]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCCOMB_X21_Y25_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCFF_X20_Y25_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]));

// Location: LCCOMB_X19_Y25_N6
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]~61 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [21]));

// Location: LCCOMB_X22_Y25_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~19 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~19_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [21])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [21]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~19 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[21]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X21_Y25_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]~63 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64 .lut_mask = 16'hA50A;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [22]));

// Location: LCCOMB_X20_Y25_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~20 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~20_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [22]))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[22]~40_combout )))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [22]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~20 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[22]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCCOMB_X21_Y25_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: LCCOMB_X20_Y25_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]));

// Location: LCCOMB_X19_Y25_N10
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]~65 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [23]));

// Location: LCCOMB_X20_Y25_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~21 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~21_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [23]))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout )))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [23]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~21 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[23]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCCOMB_X21_Y25_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(\IF_PC_Reg|PC_IF [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(\IF_PC_Reg|PC_IF [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: LCCOMB_X18_Y26_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]));

// Location: LCFF_X21_Y25_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCFF_X20_Y25_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]));

// Location: LCCOMB_X19_Y25_N12
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]~67 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68 .lut_mask = 16'hA50A;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~69 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~71 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]~73 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [27]));

// Location: LCCOMB_X20_Y25_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~25 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~25_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [27])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [27]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~25 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[27]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X21_Y25_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: LCCOMB_X20_Y25_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]));

// Location: LCCOMB_X19_Y25_N20
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]~75 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [28]));

// Location: LCCOMB_X20_Y25_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~26 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~26_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [28])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [28]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~26 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[28]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X21_Y25_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: LCFF_X19_Y25_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]));

// Location: LCCOMB_X19_Y25_N22
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77 ) # 
// (GND)))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79  = CARRY((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]~77 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78 .lut_mask = 16'h3C3F;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [29]));

// Location: LCCOMB_X20_Y25_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~27 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~27_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [29])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [29]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~27 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[29]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X21_Y25_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCCOMB_X18_Y25_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y25_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]));

// Location: LCCOMB_X19_Y25_N24
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79  & 
// VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~81  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]~79 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~81 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80 .lut_mask = 16'hC30C;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [30]));

// Location: LCCOMB_X22_Y25_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~28 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~28_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [30])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [30]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~28 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[30]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X21_Y25_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y25_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: LCFF_X21_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]));

// Location: LCCOMB_X19_Y25_N26
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82_combout  = \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~81  $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]~81 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82 .lut_mask = 16'h0FF0;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y25_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [31]));

// Location: LCCOMB_X22_Y25_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~29 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~29_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [31])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [31]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~29 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[31]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCCOMB_X22_Y25_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~7_combout  = (!\IF_PC_Reg|PC_IF [30] & !\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [30]),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~7 .lut_mask = 16'h000F;
defparam \IF_Instruction_Memory|Instruction_IF[21]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y25_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [25]));

// Location: LCCOMB_X20_Y25_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~23 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~23_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [25]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[25]~46_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [25]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~23 .lut_mask = 16'hEA2A;
defparam \IF_PC_Mux|Next_PC_IF[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[25]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: LCFF_X19_Y25_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [24]));

// Location: LCCOMB_X20_Y25_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~22 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~22_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [24]))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout )))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [24]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~22 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[24]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCCOMB_X20_Y25_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~5_combout  = (!\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Reg|PC_IF [24] & !\IF_PC_Reg|PC_IF [22])))

	.dataa(\IF_PC_Reg|PC_IF [23]),
	.datab(\IF_PC_Reg|PC_IF [25]),
	.datac(\IF_PC_Reg|PC_IF [24]),
	.datad(\IF_PC_Reg|PC_IF [22]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~5 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~2_combout  = (!\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Reg|PC_IF [14] & !\IF_PC_Reg|PC_IF [16])))

	.dataa(\IF_PC_Reg|PC_IF [15]),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(\IF_PC_Reg|PC_IF [14]),
	.datad(\IF_PC_Reg|PC_IF [16]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~2 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [10]));

// Location: LCCOMB_X22_Y26_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~8 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~8_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [10]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[10]~16_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [10]),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~8 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[10]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCCOMB_X22_Y26_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~1_combout  = (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Reg|PC_IF [10] & !\IF_PC_Reg|PC_IF [11])))

	.dataa(\IF_PC_Reg|PC_IF [12]),
	.datab(\IF_PC_Reg|PC_IF [13]),
	.datac(\IF_PC_Reg|PC_IF [10]),
	.datad(\IF_PC_Reg|PC_IF [11]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~1 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y25_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [19]));

// Location: LCCOMB_X22_Y25_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~17 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~17_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [19]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [19]),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~17 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[19]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCCOMB_X22_Y25_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~3_combout  = (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Reg|PC_IF [20] & !\IF_PC_Reg|PC_IF [19])))

	.dataa(\IF_PC_Reg|PC_IF [18]),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(\IF_PC_Reg|PC_IF [20]),
	.datad(\IF_PC_Reg|PC_IF [19]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~3 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~4_combout  = (\IF_Instruction_Memory|Instruction_IF[21]~0_combout  & (\IF_Instruction_Memory|Instruction_IF[21]~2_combout  & (\IF_Instruction_Memory|Instruction_IF[21]~1_combout  & 
// \IF_Instruction_Memory|Instruction_IF[21]~3_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[21]~0_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[21]~2_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[21]~1_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[21]~3_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~4 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~8_combout  = (\IF_Instruction_Memory|Instruction_IF[21]~6_combout  & (\IF_Instruction_Memory|Instruction_IF[21]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[21]~5_combout  & 
// \IF_Instruction_Memory|Instruction_IF[21]~4_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[21]~6_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[21]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[21]~5_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[21]~4_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~8 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~16_combout  = (\IF_Instruction_Memory|Instruction_Memory~2_combout  & \IF_Instruction_Memory|Instruction_IF[21]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~16 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[18]));
// synopsys translate_off
defparam \Write_Data_WB[18]~I .input_async_reset = "none";
defparam \Write_Data_WB[18]~I .input_power_up = "low";
defparam \Write_Data_WB[18]~I .input_register_mode = "none";
defparam \Write_Data_WB[18]~I .input_sync_reset = "none";
defparam \Write_Data_WB[18]~I .oe_async_reset = "none";
defparam \Write_Data_WB[18]~I .oe_power_up = "low";
defparam \Write_Data_WB[18]~I .oe_register_mode = "none";
defparam \Write_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[18]~I .operation_mode = "input";
defparam \Write_Data_WB[18]~I .output_async_reset = "none";
defparam \Write_Data_WB[18]~I .output_power_up = "low";
defparam \Write_Data_WB[18]~I .output_register_mode = "none";
defparam \Write_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~1_combout  = (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [4])) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~1 .lut_mask = 16'h1012;
defparam \IF_Instruction_Memory|Instruction_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[17]~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[17]~14_combout  = (\IF_Instruction_Memory|Instruction_Memory~1_combout  & \IF_Instruction_Memory|Instruction_IF[21]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[17]~14 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[17]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[1]~1 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [17]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .lut_mask = 16'hFC0C;
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]));

// Location: LCFF_X25_Y24_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]));

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[19]));
// synopsys translate_off
defparam \Write_Data_WB[19]~I .input_async_reset = "none";
defparam \Write_Data_WB[19]~I .input_power_up = "low";
defparam \Write_Data_WB[19]~I .input_register_mode = "none";
defparam \Write_Data_WB[19]~I .input_sync_reset = "none";
defparam \Write_Data_WB[19]~I .oe_async_reset = "none";
defparam \Write_Data_WB[19]~I .oe_power_up = "low";
defparam \Write_Data_WB[19]~I .oe_register_mode = "none";
defparam \Write_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[19]~I .operation_mode = "input";
defparam \Write_Data_WB[19]~I .output_async_reset = "none";
defparam \Write_Data_WB[19]~I .output_power_up = "low";
defparam \Write_Data_WB[19]~I .output_register_mode = "none";
defparam \Write_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[20]));
// synopsys translate_off
defparam \Write_Data_WB[20]~I .input_async_reset = "none";
defparam \Write_Data_WB[20]~I .input_power_up = "low";
defparam \Write_Data_WB[20]~I .input_register_mode = "none";
defparam \Write_Data_WB[20]~I .input_sync_reset = "none";
defparam \Write_Data_WB[20]~I .oe_async_reset = "none";
defparam \Write_Data_WB[20]~I .oe_power_up = "low";
defparam \Write_Data_WB[20]~I .oe_register_mode = "none";
defparam \Write_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[20]~I .operation_mode = "input";
defparam \Write_Data_WB[20]~I .output_async_reset = "none";
defparam \Write_Data_WB[20]~I .output_power_up = "low";
defparam \Write_Data_WB[20]~I .output_register_mode = "none";
defparam \Write_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[21]));
// synopsys translate_off
defparam \Write_Data_WB[21]~I .input_async_reset = "none";
defparam \Write_Data_WB[21]~I .input_power_up = "low";
defparam \Write_Data_WB[21]~I .input_register_mode = "none";
defparam \Write_Data_WB[21]~I .input_sync_reset = "none";
defparam \Write_Data_WB[21]~I .oe_async_reset = "none";
defparam \Write_Data_WB[21]~I .oe_power_up = "low";
defparam \Write_Data_WB[21]~I .oe_register_mode = "none";
defparam \Write_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[21]~I .operation_mode = "input";
defparam \Write_Data_WB[21]~I .output_async_reset = "none";
defparam \Write_Data_WB[21]~I .output_power_up = "low";
defparam \Write_Data_WB[21]~I .output_register_mode = "none";
defparam \Write_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[22]));
// synopsys translate_off
defparam \Write_Data_WB[22]~I .input_async_reset = "none";
defparam \Write_Data_WB[22]~I .input_power_up = "low";
defparam \Write_Data_WB[22]~I .input_register_mode = "none";
defparam \Write_Data_WB[22]~I .input_sync_reset = "none";
defparam \Write_Data_WB[22]~I .oe_async_reset = "none";
defparam \Write_Data_WB[22]~I .oe_power_up = "low";
defparam \Write_Data_WB[22]~I .oe_register_mode = "none";
defparam \Write_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[22]~I .operation_mode = "input";
defparam \Write_Data_WB[22]~I .output_async_reset = "none";
defparam \Write_Data_WB[22]~I .output_power_up = "low";
defparam \Write_Data_WB[22]~I .output_register_mode = "none";
defparam \Write_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[23]));
// synopsys translate_off
defparam \Write_Data_WB[23]~I .input_async_reset = "none";
defparam \Write_Data_WB[23]~I .input_power_up = "low";
defparam \Write_Data_WB[23]~I .input_register_mode = "none";
defparam \Write_Data_WB[23]~I .input_sync_reset = "none";
defparam \Write_Data_WB[23]~I .oe_async_reset = "none";
defparam \Write_Data_WB[23]~I .oe_power_up = "low";
defparam \Write_Data_WB[23]~I .oe_register_mode = "none";
defparam \Write_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[23]~I .operation_mode = "input";
defparam \Write_Data_WB[23]~I .output_async_reset = "none";
defparam \Write_Data_WB[23]~I .output_power_up = "low";
defparam \Write_Data_WB[23]~I .output_register_mode = "none";
defparam \Write_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[24]));
// synopsys translate_off
defparam \Write_Data_WB[24]~I .input_async_reset = "none";
defparam \Write_Data_WB[24]~I .input_power_up = "low";
defparam \Write_Data_WB[24]~I .input_register_mode = "none";
defparam \Write_Data_WB[24]~I .input_sync_reset = "none";
defparam \Write_Data_WB[24]~I .oe_async_reset = "none";
defparam \Write_Data_WB[24]~I .oe_power_up = "low";
defparam \Write_Data_WB[24]~I .oe_register_mode = "none";
defparam \Write_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[24]~I .operation_mode = "input";
defparam \Write_Data_WB[24]~I .output_async_reset = "none";
defparam \Write_Data_WB[24]~I .output_power_up = "low";
defparam \Write_Data_WB[24]~I .output_register_mode = "none";
defparam \Write_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[25]));
// synopsys translate_off
defparam \Write_Data_WB[25]~I .input_async_reset = "none";
defparam \Write_Data_WB[25]~I .input_power_up = "low";
defparam \Write_Data_WB[25]~I .input_register_mode = "none";
defparam \Write_Data_WB[25]~I .input_sync_reset = "none";
defparam \Write_Data_WB[25]~I .oe_async_reset = "none";
defparam \Write_Data_WB[25]~I .oe_power_up = "low";
defparam \Write_Data_WB[25]~I .oe_register_mode = "none";
defparam \Write_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[25]~I .operation_mode = "input";
defparam \Write_Data_WB[25]~I .output_async_reset = "none";
defparam \Write_Data_WB[25]~I .output_power_up = "low";
defparam \Write_Data_WB[25]~I .output_register_mode = "none";
defparam \Write_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[26]));
// synopsys translate_off
defparam \Write_Data_WB[26]~I .input_async_reset = "none";
defparam \Write_Data_WB[26]~I .input_power_up = "low";
defparam \Write_Data_WB[26]~I .input_register_mode = "none";
defparam \Write_Data_WB[26]~I .input_sync_reset = "none";
defparam \Write_Data_WB[26]~I .oe_async_reset = "none";
defparam \Write_Data_WB[26]~I .oe_power_up = "low";
defparam \Write_Data_WB[26]~I .oe_register_mode = "none";
defparam \Write_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[26]~I .operation_mode = "input";
defparam \Write_Data_WB[26]~I .output_async_reset = "none";
defparam \Write_Data_WB[26]~I .output_power_up = "low";
defparam \Write_Data_WB[26]~I .output_register_mode = "none";
defparam \Write_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[27]));
// synopsys translate_off
defparam \Write_Data_WB[27]~I .input_async_reset = "none";
defparam \Write_Data_WB[27]~I .input_power_up = "low";
defparam \Write_Data_WB[27]~I .input_register_mode = "none";
defparam \Write_Data_WB[27]~I .input_sync_reset = "none";
defparam \Write_Data_WB[27]~I .oe_async_reset = "none";
defparam \Write_Data_WB[27]~I .oe_power_up = "low";
defparam \Write_Data_WB[27]~I .oe_register_mode = "none";
defparam \Write_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[27]~I .operation_mode = "input";
defparam \Write_Data_WB[27]~I .output_async_reset = "none";
defparam \Write_Data_WB[27]~I .output_power_up = "low";
defparam \Write_Data_WB[27]~I .output_register_mode = "none";
defparam \Write_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[28]));
// synopsys translate_off
defparam \Write_Data_WB[28]~I .input_async_reset = "none";
defparam \Write_Data_WB[28]~I .input_power_up = "low";
defparam \Write_Data_WB[28]~I .input_register_mode = "none";
defparam \Write_Data_WB[28]~I .input_sync_reset = "none";
defparam \Write_Data_WB[28]~I .oe_async_reset = "none";
defparam \Write_Data_WB[28]~I .oe_power_up = "low";
defparam \Write_Data_WB[28]~I .oe_register_mode = "none";
defparam \Write_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[28]~I .operation_mode = "input";
defparam \Write_Data_WB[28]~I .output_async_reset = "none";
defparam \Write_Data_WB[28]~I .output_power_up = "low";
defparam \Write_Data_WB[28]~I .output_register_mode = "none";
defparam \Write_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[29]));
// synopsys translate_off
defparam \Write_Data_WB[29]~I .input_async_reset = "none";
defparam \Write_Data_WB[29]~I .input_power_up = "low";
defparam \Write_Data_WB[29]~I .input_register_mode = "none";
defparam \Write_Data_WB[29]~I .input_sync_reset = "none";
defparam \Write_Data_WB[29]~I .oe_async_reset = "none";
defparam \Write_Data_WB[29]~I .oe_power_up = "low";
defparam \Write_Data_WB[29]~I .oe_register_mode = "none";
defparam \Write_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[29]~I .operation_mode = "input";
defparam \Write_Data_WB[29]~I .output_async_reset = "none";
defparam \Write_Data_WB[29]~I .output_power_up = "low";
defparam \Write_Data_WB[29]~I .output_register_mode = "none";
defparam \Write_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[30]));
// synopsys translate_off
defparam \Write_Data_WB[30]~I .input_async_reset = "none";
defparam \Write_Data_WB[30]~I .input_power_up = "low";
defparam \Write_Data_WB[30]~I .input_register_mode = "none";
defparam \Write_Data_WB[30]~I .input_sync_reset = "none";
defparam \Write_Data_WB[30]~I .oe_async_reset = "none";
defparam \Write_Data_WB[30]~I .oe_power_up = "low";
defparam \Write_Data_WB[30]~I .oe_register_mode = "none";
defparam \Write_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[30]~I .operation_mode = "input";
defparam \Write_Data_WB[30]~I .output_async_reset = "none";
defparam \Write_Data_WB[30]~I .output_power_up = "low";
defparam \Write_Data_WB[30]~I .output_register_mode = "none";
defparam \Write_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[31]));
// synopsys translate_off
defparam \Write_Data_WB[31]~I .input_async_reset = "none";
defparam \Write_Data_WB[31]~I .input_power_up = "low";
defparam \Write_Data_WB[31]~I .input_register_mode = "none";
defparam \Write_Data_WB[31]~I .input_sync_reset = "none";
defparam \Write_Data_WB[31]~I .oe_async_reset = "none";
defparam \Write_Data_WB[31]~I .oe_power_up = "low";
defparam \Write_Data_WB[31]~I .oe_register_mode = "none";
defparam \Write_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[31]~I .operation_mode = "input";
defparam \Write_Data_WB[31]~I .output_async_reset = "none";
defparam \Write_Data_WB[31]~I .output_power_up = "low";
defparam \Write_Data_WB[31]~I .output_register_mode = "none";
defparam \Write_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~24_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~24 .lut_mask = 16'hCCC8;
defparam \ID_Registers|Read_Data_1_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [26] & !\IF_ID_Pipeline_Stage|Instruction_ID [25])

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h00CC;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|ALUSrc_ID~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \EX_ALU|Add0~72 (
// Equation(s):
// \EX_ALU|Add0~72_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [23] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~72 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~22_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~22 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \EX_ALU|Add0~66 (
// Equation(s):
// \EX_ALU|Add0~66_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [21] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [21] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~66 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~20_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~20 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCCOMB_X23_Y25_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~0_combout  = (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~0 .lut_mask = 16'h1020;
defparam \IF_Instruction_Memory|Instruction_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~11_combout  = (\IF_Instruction_Memory|Instruction_Memory~0_combout  & \IF_Instruction_Memory|Instruction_IF[21]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~11 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [3]));

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[0]));
// synopsys translate_off
defparam \Write_Data_WB[0]~I .input_async_reset = "none";
defparam \Write_Data_WB[0]~I .input_power_up = "low";
defparam \Write_Data_WB[0]~I .input_register_mode = "none";
defparam \Write_Data_WB[0]~I .input_sync_reset = "none";
defparam \Write_Data_WB[0]~I .oe_async_reset = "none";
defparam \Write_Data_WB[0]~I .oe_power_up = "low";
defparam \Write_Data_WB[0]~I .oe_register_mode = "none";
defparam \Write_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[0]~I .operation_mode = "input";
defparam \Write_Data_WB[0]~I .output_async_reset = "none";
defparam \Write_Data_WB[0]~I .output_power_up = "low";
defparam \Write_Data_WB[0]~I .output_register_mode = "none";
defparam \Write_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[2]));
// synopsys translate_off
defparam \Write_Data_WB[2]~I .input_async_reset = "none";
defparam \Write_Data_WB[2]~I .input_power_up = "low";
defparam \Write_Data_WB[2]~I .input_register_mode = "none";
defparam \Write_Data_WB[2]~I .input_sync_reset = "none";
defparam \Write_Data_WB[2]~I .oe_async_reset = "none";
defparam \Write_Data_WB[2]~I .oe_power_up = "low";
defparam \Write_Data_WB[2]~I .oe_register_mode = "none";
defparam \Write_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[2]~I .operation_mode = "input";
defparam \Write_Data_WB[2]~I .output_async_reset = "none";
defparam \Write_Data_WB[2]~I .output_power_up = "low";
defparam \Write_Data_WB[2]~I .output_register_mode = "none";
defparam \Write_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[3]));
// synopsys translate_off
defparam \Write_Data_WB[3]~I .input_async_reset = "none";
defparam \Write_Data_WB[3]~I .input_power_up = "low";
defparam \Write_Data_WB[3]~I .input_register_mode = "none";
defparam \Write_Data_WB[3]~I .input_sync_reset = "none";
defparam \Write_Data_WB[3]~I .oe_async_reset = "none";
defparam \Write_Data_WB[3]~I .oe_power_up = "low";
defparam \Write_Data_WB[3]~I .oe_register_mode = "none";
defparam \Write_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[3]~I .operation_mode = "input";
defparam \Write_Data_WB[3]~I .output_async_reset = "none";
defparam \Write_Data_WB[3]~I .output_power_up = "low";
defparam \Write_Data_WB[3]~I .output_register_mode = "none";
defparam \Write_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[5]));
// synopsys translate_off
defparam \Write_Data_WB[5]~I .input_async_reset = "none";
defparam \Write_Data_WB[5]~I .input_power_up = "low";
defparam \Write_Data_WB[5]~I .input_register_mode = "none";
defparam \Write_Data_WB[5]~I .input_sync_reset = "none";
defparam \Write_Data_WB[5]~I .oe_async_reset = "none";
defparam \Write_Data_WB[5]~I .oe_power_up = "low";
defparam \Write_Data_WB[5]~I .oe_register_mode = "none";
defparam \Write_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[5]~I .operation_mode = "input";
defparam \Write_Data_WB[5]~I .output_async_reset = "none";
defparam \Write_Data_WB[5]~I .output_power_up = "low";
defparam \Write_Data_WB[5]~I .output_register_mode = "none";
defparam \Write_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[11]));
// synopsys translate_off
defparam \Write_Data_WB[11]~I .input_async_reset = "none";
defparam \Write_Data_WB[11]~I .input_power_up = "low";
defparam \Write_Data_WB[11]~I .input_register_mode = "none";
defparam \Write_Data_WB[11]~I .input_sync_reset = "none";
defparam \Write_Data_WB[11]~I .oe_async_reset = "none";
defparam \Write_Data_WB[11]~I .oe_power_up = "low";
defparam \Write_Data_WB[11]~I .oe_register_mode = "none";
defparam \Write_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[11]~I .operation_mode = "input";
defparam \Write_Data_WB[11]~I .output_async_reset = "none";
defparam \Write_Data_WB[11]~I .output_power_up = "low";
defparam \Write_Data_WB[11]~I .output_register_mode = "none";
defparam \Write_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[12]));
// synopsys translate_off
defparam \Write_Data_WB[12]~I .input_async_reset = "none";
defparam \Write_Data_WB[12]~I .input_power_up = "low";
defparam \Write_Data_WB[12]~I .input_register_mode = "none";
defparam \Write_Data_WB[12]~I .input_sync_reset = "none";
defparam \Write_Data_WB[12]~I .oe_async_reset = "none";
defparam \Write_Data_WB[12]~I .oe_power_up = "low";
defparam \Write_Data_WB[12]~I .oe_register_mode = "none";
defparam \Write_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[12]~I .operation_mode = "input";
defparam \Write_Data_WB[12]~I .output_async_reset = "none";
defparam \Write_Data_WB[12]~I .output_power_up = "low";
defparam \Write_Data_WB[12]~I .output_register_mode = "none";
defparam \Write_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[13]));
// synopsys translate_off
defparam \Write_Data_WB[13]~I .input_async_reset = "none";
defparam \Write_Data_WB[13]~I .input_power_up = "low";
defparam \Write_Data_WB[13]~I .input_register_mode = "none";
defparam \Write_Data_WB[13]~I .input_sync_reset = "none";
defparam \Write_Data_WB[13]~I .oe_async_reset = "none";
defparam \Write_Data_WB[13]~I .oe_power_up = "low";
defparam \Write_Data_WB[13]~I .oe_register_mode = "none";
defparam \Write_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[13]~I .operation_mode = "input";
defparam \Write_Data_WB[13]~I .output_async_reset = "none";
defparam \Write_Data_WB[13]~I .output_power_up = "low";
defparam \Write_Data_WB[13]~I .output_register_mode = "none";
defparam \Write_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[14]));
// synopsys translate_off
defparam \Write_Data_WB[14]~I .input_async_reset = "none";
defparam \Write_Data_WB[14]~I .input_power_up = "low";
defparam \Write_Data_WB[14]~I .input_register_mode = "none";
defparam \Write_Data_WB[14]~I .input_sync_reset = "none";
defparam \Write_Data_WB[14]~I .oe_async_reset = "none";
defparam \Write_Data_WB[14]~I .oe_power_up = "low";
defparam \Write_Data_WB[14]~I .oe_register_mode = "none";
defparam \Write_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[14]~I .operation_mode = "input";
defparam \Write_Data_WB[14]~I .output_async_reset = "none";
defparam \Write_Data_WB[14]~I .output_power_up = "low";
defparam \Write_Data_WB[14]~I .output_register_mode = "none";
defparam \Write_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[15]));
// synopsys translate_off
defparam \Write_Data_WB[15]~I .input_async_reset = "none";
defparam \Write_Data_WB[15]~I .input_power_up = "low";
defparam \Write_Data_WB[15]~I .input_register_mode = "none";
defparam \Write_Data_WB[15]~I .input_sync_reset = "none";
defparam \Write_Data_WB[15]~I .oe_async_reset = "none";
defparam \Write_Data_WB[15]~I .oe_power_up = "low";
defparam \Write_Data_WB[15]~I .oe_register_mode = "none";
defparam \Write_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[15]~I .operation_mode = "input";
defparam \Write_Data_WB[15]~I .output_async_reset = "none";
defparam \Write_Data_WB[15]~I .output_power_up = "low";
defparam \Write_Data_WB[15]~I .output_register_mode = "none";
defparam \Write_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[16]));
// synopsys translate_off
defparam \Write_Data_WB[16]~I .input_async_reset = "none";
defparam \Write_Data_WB[16]~I .input_power_up = "low";
defparam \Write_Data_WB[16]~I .input_register_mode = "none";
defparam \Write_Data_WB[16]~I .input_sync_reset = "none";
defparam \Write_Data_WB[16]~I .oe_async_reset = "none";
defparam \Write_Data_WB[16]~I .oe_power_up = "low";
defparam \Write_Data_WB[16]~I .oe_register_mode = "none";
defparam \Write_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[16]~I .operation_mode = "input";
defparam \Write_Data_WB[16]~I .output_async_reset = "none";
defparam \Write_Data_WB[16]~I .output_power_up = "low";
defparam \Write_Data_WB[16]~I .output_register_mode = "none";
defparam \Write_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[17]));
// synopsys translate_off
defparam \Write_Data_WB[17]~I .input_async_reset = "none";
defparam \Write_Data_WB[17]~I .input_power_up = "low";
defparam \Write_Data_WB[17]~I .input_register_mode = "none";
defparam \Write_Data_WB[17]~I .input_sync_reset = "none";
defparam \Write_Data_WB[17]~I .oe_async_reset = "none";
defparam \Write_Data_WB[17]~I .oe_power_up = "low";
defparam \Write_Data_WB[17]~I .oe_register_mode = "none";
defparam \Write_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[17]~I .operation_mode = "input";
defparam \Write_Data_WB[17]~I .output_async_reset = "none";
defparam \Write_Data_WB[17]~I .output_power_up = "low";
defparam \Write_Data_WB[17]~I .output_register_mode = "none";
defparam \Write_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~11_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~11 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_2_ID[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[19]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0])))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [19] $ 
// (((!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h6350;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~12_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~12 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[18]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \EX_ALU|Add0~57 (
// Equation(s):
// \EX_ALU|Add0~57_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18] $ 
// (((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~57 .lut_mask = 16'h44B4;
defparam \EX_ALU|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [17] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [17] & 
// (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & ((!\ID_EX_Pipeline_Stage|ALUOp_EX [1]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h0AC6;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneii_lcell_comb \EX_ALU|Add0~51 (
// Equation(s):
// \EX_ALU|Add0~51_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [16] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [16] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~51 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~15_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~15 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCCOMB_X23_Y24_N2
cycloneii_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|ALUOp_EX [1] $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [15] & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h22D2;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneii_lcell_comb \EX_ALU|Add0~45 (
// Equation(s):
// \EX_ALU|Add0~45_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [14] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [14] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~45 .lut_mask = 16'h309A;
defparam \EX_ALU|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[1]));
// synopsys translate_off
defparam \Write_Data_WB[1]~I .input_async_reset = "none";
defparam \Write_Data_WB[1]~I .input_power_up = "low";
defparam \Write_Data_WB[1]~I .input_register_mode = "none";
defparam \Write_Data_WB[1]~I .input_sync_reset = "none";
defparam \Write_Data_WB[1]~I .oe_async_reset = "none";
defparam \Write_Data_WB[1]~I .oe_power_up = "low";
defparam \Write_Data_WB[1]~I .oe_register_mode = "none";
defparam \Write_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[1]~I .operation_mode = "input";
defparam \Write_Data_WB[1]~I .output_async_reset = "none";
defparam \Write_Data_WB[1]~I .output_power_up = "low";
defparam \Write_Data_WB[1]~I .output_register_mode = "none";
defparam \Write_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[4]));
// synopsys translate_off
defparam \Write_Data_WB[4]~I .input_async_reset = "none";
defparam \Write_Data_WB[4]~I .input_power_up = "low";
defparam \Write_Data_WB[4]~I .input_register_mode = "none";
defparam \Write_Data_WB[4]~I .input_sync_reset = "none";
defparam \Write_Data_WB[4]~I .oe_async_reset = "none";
defparam \Write_Data_WB[4]~I .oe_power_up = "low";
defparam \Write_Data_WB[4]~I .oe_register_mode = "none";
defparam \Write_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[4]~I .operation_mode = "input";
defparam \Write_Data_WB[4]~I .output_async_reset = "none";
defparam \Write_Data_WB[4]~I .output_power_up = "low";
defparam \Write_Data_WB[4]~I .output_register_mode = "none";
defparam \Write_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[6]));
// synopsys translate_off
defparam \Write_Data_WB[6]~I .input_async_reset = "none";
defparam \Write_Data_WB[6]~I .input_power_up = "low";
defparam \Write_Data_WB[6]~I .input_register_mode = "none";
defparam \Write_Data_WB[6]~I .input_sync_reset = "none";
defparam \Write_Data_WB[6]~I .oe_async_reset = "none";
defparam \Write_Data_WB[6]~I .oe_power_up = "low";
defparam \Write_Data_WB[6]~I .oe_register_mode = "none";
defparam \Write_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[6]~I .operation_mode = "input";
defparam \Write_Data_WB[6]~I .output_async_reset = "none";
defparam \Write_Data_WB[6]~I .output_power_up = "low";
defparam \Write_Data_WB[6]~I .output_register_mode = "none";
defparam \Write_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[7]));
// synopsys translate_off
defparam \Write_Data_WB[7]~I .input_async_reset = "none";
defparam \Write_Data_WB[7]~I .input_power_up = "low";
defparam \Write_Data_WB[7]~I .input_register_mode = "none";
defparam \Write_Data_WB[7]~I .input_sync_reset = "none";
defparam \Write_Data_WB[7]~I .oe_async_reset = "none";
defparam \Write_Data_WB[7]~I .oe_power_up = "low";
defparam \Write_Data_WB[7]~I .oe_register_mode = "none";
defparam \Write_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[7]~I .operation_mode = "input";
defparam \Write_Data_WB[7]~I .output_async_reset = "none";
defparam \Write_Data_WB[7]~I .output_power_up = "low";
defparam \Write_Data_WB[7]~I .output_register_mode = "none";
defparam \Write_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[8]));
// synopsys translate_off
defparam \Write_Data_WB[8]~I .input_async_reset = "none";
defparam \Write_Data_WB[8]~I .input_power_up = "low";
defparam \Write_Data_WB[8]~I .input_register_mode = "none";
defparam \Write_Data_WB[8]~I .input_sync_reset = "none";
defparam \Write_Data_WB[8]~I .oe_async_reset = "none";
defparam \Write_Data_WB[8]~I .oe_power_up = "low";
defparam \Write_Data_WB[8]~I .oe_register_mode = "none";
defparam \Write_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[8]~I .operation_mode = "input";
defparam \Write_Data_WB[8]~I .output_async_reset = "none";
defparam \Write_Data_WB[8]~I .output_power_up = "low";
defparam \Write_Data_WB[8]~I .output_register_mode = "none";
defparam \Write_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[9]));
// synopsys translate_off
defparam \Write_Data_WB[9]~I .input_async_reset = "none";
defparam \Write_Data_WB[9]~I .input_power_up = "low";
defparam \Write_Data_WB[9]~I .input_register_mode = "none";
defparam \Write_Data_WB[9]~I .input_sync_reset = "none";
defparam \Write_Data_WB[9]~I .oe_async_reset = "none";
defparam \Write_Data_WB[9]~I .oe_power_up = "low";
defparam \Write_Data_WB[9]~I .oe_register_mode = "none";
defparam \Write_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[9]~I .operation_mode = "input";
defparam \Write_Data_WB[9]~I .output_async_reset = "none";
defparam \Write_Data_WB[9]~I .output_power_up = "low";
defparam \Write_Data_WB[9]~I .output_register_mode = "none";
defparam \Write_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[10]));
// synopsys translate_off
defparam \Write_Data_WB[10]~I .input_async_reset = "none";
defparam \Write_Data_WB[10]~I .input_power_up = "low";
defparam \Write_Data_WB[10]~I .input_register_mode = "none";
defparam \Write_Data_WB[10]~I .input_sync_reset = "none";
defparam \Write_Data_WB[10]~I .oe_async_reset = "none";
defparam \Write_Data_WB[10]~I .oe_power_up = "low";
defparam \Write_Data_WB[10]~I .oe_register_mode = "none";
defparam \Write_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[10]~I .operation_mode = "input";
defparam \Write_Data_WB[10]~I .output_async_reset = "none";
defparam \Write_Data_WB[10]~I .output_power_up = "low";
defparam \Write_Data_WB[10]~I .output_register_mode = "none";
defparam \Write_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~13_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~13 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~12_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~12 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \EX_ALU_Control|Equal1~0 (
// Equation(s):
// \EX_ALU_Control|Equal1~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Equal1~0 .lut_mask = 16'h00CC;
defparam \EX_ALU_Control|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = \EX_ALU_Control|Equal1~0_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX 
// [11]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(\EX_ALU_Control|Equal1~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h3C5A;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[21]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~10_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~10 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [9] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h309A;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~20_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~20 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[8]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \EX_ALU|Add0~27 (
// Equation(s):
// \EX_ALU|Add0~27_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|ALUOp_EX [1] $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & 
// (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~27 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [7] & 
// (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h0CA6;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \EX_ALU|Add0~21 (
// Equation(s):
// \EX_ALU|Add0~21_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [6] & 
// (((!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~21 .lut_mask = 16'h2D22;
defparam \EX_ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~3_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~3 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = \EX_ALU_Control|Equal1~0_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX 
// [5]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\EX_ALU_Control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h1BE4;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~4_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~4 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCFF_X24_Y23_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]));

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~2_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~2 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[3]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = \EX_ALU_Control|Equal1~0_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX 
// [3])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.datad(\EX_ALU_Control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h27D8;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \EX_ALU|Add0~9 (
// Equation(s):
// \EX_ALU|Add0~9_combout  = \EX_ALU_Control|Equal1~0_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX 
// [2]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~9 .lut_mask = 16'h1DE2;
defparam \EX_ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~1_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~1 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \EX_ALU|Add0~3 (
// Equation(s):
// \EX_ALU|Add0~3_cout  = CARRY((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1]))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|Add0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|Add0~3 .lut_mask = 16'h0022;
defparam \EX_ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \EX_ALU|Add0~4 (
// Equation(s):
// \EX_ALU|Add0~4_combout  = (\EX_ALU|Add0~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & (\EX_ALU|Add0~3_cout  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & (!\EX_ALU|Add0~3_cout )))) # (!\EX_ALU|Add0~1_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & (!\EX_ALU|Add0~3_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & ((\EX_ALU|Add0~3_cout ) # (GND)))))
// \EX_ALU|Add0~5  = CARRY((\EX_ALU|Add0~1_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & !\EX_ALU|Add0~3_cout )) # (!\EX_ALU|Add0~1_combout  & ((!\EX_ALU|Add0~3_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]))))

	.dataa(\EX_ALU|Add0~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~3_cout ),
	.combout(\EX_ALU|Add0~4_combout ),
	.cout(\EX_ALU|Add0~5 ));
// synopsys translate_off
defparam \EX_ALU|Add0~4 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \EX_ALU|Add0~7 (
// Equation(s):
// \EX_ALU|Add0~7_combout  = ((\EX_ALU|Add0~6_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] $ (!\EX_ALU|Add0~5 )))) # (GND)
// \EX_ALU|Add0~8  = CARRY((\EX_ALU|Add0~6_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]) # (!\EX_ALU|Add0~5 ))) # (!\EX_ALU|Add0~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & !\EX_ALU|Add0~5 )))

	.dataa(\EX_ALU|Add0~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5 ),
	.combout(\EX_ALU|Add0~7_combout ),
	.cout(\EX_ALU|Add0~8 ));
// synopsys translate_off
defparam \EX_ALU|Add0~7 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & ((\EX_ALU|Add0~9_combout  & (\EX_ALU|Add0~8  & VCC)) # (!\EX_ALU|Add0~9_combout  & (!\EX_ALU|Add0~8 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & ((\EX_ALU|Add0~9_combout  & 
// (!\EX_ALU|Add0~8 )) # (!\EX_ALU|Add0~9_combout  & ((\EX_ALU|Add0~8 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & (!\EX_ALU|Add0~9_combout  & !\EX_ALU|Add0~8 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & ((!\EX_ALU|Add0~8 ) # (!\EX_ALU|Add0~9_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datab(\EX_ALU|Add0~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~8 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \EX_ALU|Add0~13 (
// Equation(s):
// \EX_ALU|Add0~13_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] $ (\EX_ALU|Add0~12_combout  $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~14  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] & ((\EX_ALU|Add0~12_combout ) # (!\EX_ALU|Add0~11 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] & (\EX_ALU|Add0~12_combout  & !\EX_ALU|Add0~11 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datab(\EX_ALU|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~13_combout ),
	.cout(\EX_ALU|Add0~14 ));
// synopsys translate_off
defparam \EX_ALU|Add0~13 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = (\EX_ALU|Add0~15_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & (\EX_ALU|Add0~14  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & (!\EX_ALU|Add0~14 )))) # (!\EX_ALU|Add0~15_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & (!\EX_ALU|Add0~14 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & ((\EX_ALU|Add0~14 ) # (GND)))))
// \EX_ALU|Add0~17  = CARRY((\EX_ALU|Add0~15_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & !\EX_ALU|Add0~14 )) # (!\EX_ALU|Add0~15_combout  & ((!\EX_ALU|Add0~14 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]))))

	.dataa(\EX_ALU|Add0~15_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~14 ),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout(\EX_ALU|Add0~17 ));
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \EX_ALU|Add0~19 (
// Equation(s):
// \EX_ALU|Add0~19_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] $ (\EX_ALU|Add0~18_combout  $ (!\EX_ALU|Add0~17 )))) # (GND)
// \EX_ALU|Add0~20  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] & ((\EX_ALU|Add0~18_combout ) # (!\EX_ALU|Add0~17 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] & (\EX_ALU|Add0~18_combout  & !\EX_ALU|Add0~17 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datab(\EX_ALU|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~17 ),
	.combout(\EX_ALU|Add0~19_combout ),
	.cout(\EX_ALU|Add0~20 ));
// synopsys translate_off
defparam \EX_ALU|Add0~19 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_ALU|Add0~21_combout  & (\EX_ALU|Add0~20  & VCC)) # (!\EX_ALU|Add0~21_combout  & (!\EX_ALU|Add0~20 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_ALU|Add0~21_combout  & 
// (!\EX_ALU|Add0~20 )) # (!\EX_ALU|Add0~21_combout  & ((\EX_ALU|Add0~20 ) # (GND)))))
// \EX_ALU|Add0~23  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & (!\EX_ALU|Add0~21_combout  & !\EX_ALU|Add0~20 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((!\EX_ALU|Add0~20 ) # (!\EX_ALU|Add0~21_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(\EX_ALU|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~20 ),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout(\EX_ALU|Add0~23 ));
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \EX_ALU|Add0~25 (
// Equation(s):
// \EX_ALU|Add0~25_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] $ (\EX_ALU|Add0~24_combout  $ (!\EX_ALU|Add0~23 )))) # (GND)
// \EX_ALU|Add0~26  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & ((\EX_ALU|Add0~24_combout ) # (!\EX_ALU|Add0~23 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & (\EX_ALU|Add0~24_combout  & !\EX_ALU|Add0~23 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datab(\EX_ALU|Add0~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~23 ),
	.combout(\EX_ALU|Add0~25_combout ),
	.cout(\EX_ALU|Add0~26 ));
// synopsys translate_off
defparam \EX_ALU|Add0~25 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneii_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & ((\EX_ALU|Add0~27_combout  & (\EX_ALU|Add0~26  & VCC)) # (!\EX_ALU|Add0~27_combout  & (!\EX_ALU|Add0~26 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & ((\EX_ALU|Add0~27_combout  & 
// (!\EX_ALU|Add0~26 )) # (!\EX_ALU|Add0~27_combout  & ((\EX_ALU|Add0~26 ) # (GND)))))
// \EX_ALU|Add0~29  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & (!\EX_ALU|Add0~27_combout  & !\EX_ALU|Add0~26 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & ((!\EX_ALU|Add0~26 ) # (!\EX_ALU|Add0~27_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datab(\EX_ALU|Add0~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~26 ),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout(\EX_ALU|Add0~29 ));
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneii_lcell_comb \EX_ALU|Add0~31 (
// Equation(s):
// \EX_ALU|Add0~31_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] $ (\EX_ALU|Add0~30_combout  $ (!\EX_ALU|Add0~29 )))) # (GND)
// \EX_ALU|Add0~32  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & ((\EX_ALU|Add0~30_combout ) # (!\EX_ALU|Add0~29 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & (\EX_ALU|Add0~30_combout  & !\EX_ALU|Add0~29 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datab(\EX_ALU|Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~29 ),
	.combout(\EX_ALU|Add0~31_combout ),
	.cout(\EX_ALU|Add0~32 ));
// synopsys translate_off
defparam \EX_ALU|Add0~31 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = (\EX_ALU|Add0~33_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & (\EX_ALU|Add0~32  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & (!\EX_ALU|Add0~32 )))) # (!\EX_ALU|Add0~33_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & (!\EX_ALU|Add0~32 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & ((\EX_ALU|Add0~32 ) # (GND)))))
// \EX_ALU|Add0~35  = CARRY((\EX_ALU|Add0~33_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & !\EX_ALU|Add0~32 )) # (!\EX_ALU|Add0~33_combout  & ((!\EX_ALU|Add0~32 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]))))

	.dataa(\EX_ALU|Add0~33_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~32 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \EX_ALU|Add0~37 (
// Equation(s):
// \EX_ALU|Add0~37_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] $ (\EX_ALU|Add0~36_combout  $ (!\EX_ALU|Add0~35 )))) # (GND)
// \EX_ALU|Add0~38  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & ((\EX_ALU|Add0~36_combout ) # (!\EX_ALU|Add0~35 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & (\EX_ALU|Add0~36_combout  & !\EX_ALU|Add0~35 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datab(\EX_ALU|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~37_combout ),
	.cout(\EX_ALU|Add0~38 ));
// synopsys translate_off
defparam \EX_ALU|Add0~37 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = (\EX_ALU|Add0~39_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (\EX_ALU|Add0~38  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (!\EX_ALU|Add0~38 )))) # (!\EX_ALU|Add0~39_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (!\EX_ALU|Add0~38 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & ((\EX_ALU|Add0~38 ) # (GND)))))
// \EX_ALU|Add0~41  = CARRY((\EX_ALU|Add0~39_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & !\EX_ALU|Add0~38 )) # (!\EX_ALU|Add0~39_combout  & ((!\EX_ALU|Add0~38 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]))))

	.dataa(\EX_ALU|Add0~39_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~38 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \EX_ALU|Add0~43 (
// Equation(s):
// \EX_ALU|Add0~43_combout  = ((\EX_ALU|Add0~42_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13] $ (!\EX_ALU|Add0~41 )))) # (GND)
// \EX_ALU|Add0~44  = CARRY((\EX_ALU|Add0~42_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]) # (!\EX_ALU|Add0~41 ))) # (!\EX_ALU|Add0~42_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13] & !\EX_ALU|Add0~41 )))

	.dataa(\EX_ALU|Add0~42_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~43_combout ),
	.cout(\EX_ALU|Add0~44 ));
// synopsys translate_off
defparam \EX_ALU|Add0~43 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & ((\EX_ALU|Add0~45_combout  & (\EX_ALU|Add0~44  & VCC)) # (!\EX_ALU|Add0~45_combout  & (!\EX_ALU|Add0~44 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & ((\EX_ALU|Add0~45_combout  
// & (!\EX_ALU|Add0~44 )) # (!\EX_ALU|Add0~45_combout  & ((\EX_ALU|Add0~44 ) # (GND)))))
// \EX_ALU|Add0~47  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & (!\EX_ALU|Add0~45_combout  & !\EX_ALU|Add0~44 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & ((!\EX_ALU|Add0~44 ) # (!\EX_ALU|Add0~45_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datab(\EX_ALU|Add0~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~44 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \EX_ALU|Add0~49 (
// Equation(s):
// \EX_ALU|Add0~49_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] $ (\EX_ALU|Add0~48_combout  $ (!\EX_ALU|Add0~47 )))) # (GND)
// \EX_ALU|Add0~50  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & ((\EX_ALU|Add0~48_combout ) # (!\EX_ALU|Add0~47 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & (\EX_ALU|Add0~48_combout  & !\EX_ALU|Add0~47 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datab(\EX_ALU|Add0~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~49_combout ),
	.cout(\EX_ALU|Add0~50 ));
// synopsys translate_off
defparam \EX_ALU|Add0~49 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_ALU|Add0~51_combout  & (\EX_ALU|Add0~50  & VCC)) # (!\EX_ALU|Add0~51_combout  & (!\EX_ALU|Add0~50 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_ALU|Add0~51_combout  
// & (!\EX_ALU|Add0~50 )) # (!\EX_ALU|Add0~51_combout  & ((\EX_ALU|Add0~50 ) # (GND)))))
// \EX_ALU|Add0~53  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & (!\EX_ALU|Add0~51_combout  & !\EX_ALU|Add0~50 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((!\EX_ALU|Add0~50 ) # (!\EX_ALU|Add0~51_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\EX_ALU|Add0~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~50 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \EX_ALU|Add0~55 (
// Equation(s):
// \EX_ALU|Add0~55_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] $ (\EX_ALU|Add0~54_combout  $ (!\EX_ALU|Add0~53 )))) # (GND)
// \EX_ALU|Add0~56  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & ((\EX_ALU|Add0~54_combout ) # (!\EX_ALU|Add0~53 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & (\EX_ALU|Add0~54_combout  & !\EX_ALU|Add0~53 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datab(\EX_ALU|Add0~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~55_combout ),
	.cout(\EX_ALU|Add0~56 ));
// synopsys translate_off
defparam \EX_ALU|Add0~55 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & ((\EX_ALU|Add0~57_combout  & (\EX_ALU|Add0~56  & VCC)) # (!\EX_ALU|Add0~57_combout  & (!\EX_ALU|Add0~56 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & ((\EX_ALU|Add0~57_combout  
// & (!\EX_ALU|Add0~56 )) # (!\EX_ALU|Add0~57_combout  & ((\EX_ALU|Add0~56 ) # (GND)))))
// \EX_ALU|Add0~59  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & (!\EX_ALU|Add0~57_combout  & !\EX_ALU|Add0~56 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & ((!\EX_ALU|Add0~56 ) # (!\EX_ALU|Add0~57_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datab(\EX_ALU|Add0~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~56 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \EX_ALU|Add0~61 (
// Equation(s):
// \EX_ALU|Add0~61_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] $ (\EX_ALU|Add0~60_combout  $ (!\EX_ALU|Add0~59 )))) # (GND)
// \EX_ALU|Add0~62  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & ((\EX_ALU|Add0~60_combout ) # (!\EX_ALU|Add0~59 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & (\EX_ALU|Add0~60_combout  & !\EX_ALU|Add0~59 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datab(\EX_ALU|Add0~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~61_combout ),
	.cout(\EX_ALU|Add0~62 ));
// synopsys translate_off
defparam \EX_ALU|Add0~61 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \EX_ALU|Add0~64 (
// Equation(s):
// \EX_ALU|Add0~64_combout  = (\EX_ALU|Add0~63_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (\EX_ALU|Add0~62  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (!\EX_ALU|Add0~62 )))) # (!\EX_ALU|Add0~63_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (!\EX_ALU|Add0~62 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & ((\EX_ALU|Add0~62 ) # (GND)))))
// \EX_ALU|Add0~65  = CARRY((\EX_ALU|Add0~63_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & !\EX_ALU|Add0~62 )) # (!\EX_ALU|Add0~63_combout  & ((!\EX_ALU|Add0~62 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]))))

	.dataa(\EX_ALU|Add0~63_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~62 ),
	.combout(\EX_ALU|Add0~64_combout ),
	.cout(\EX_ALU|Add0~65 ));
// synopsys translate_off
defparam \EX_ALU|Add0~64 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \EX_ALU|Add0~67 (
// Equation(s):
// \EX_ALU|Add0~67_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] $ (\EX_ALU|Add0~66_combout  $ (!\EX_ALU|Add0~65 )))) # (GND)
// \EX_ALU|Add0~68  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & ((\EX_ALU|Add0~66_combout ) # (!\EX_ALU|Add0~65 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & (\EX_ALU|Add0~66_combout  & !\EX_ALU|Add0~65 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datab(\EX_ALU|Add0~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~65 ),
	.combout(\EX_ALU|Add0~67_combout ),
	.cout(\EX_ALU|Add0~68 ));
// synopsys translate_off
defparam \EX_ALU|Add0~67 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneii_lcell_comb \EX_ALU|Add0~70 (
// Equation(s):
// \EX_ALU|Add0~70_combout  = (\EX_ALU|Add0~69_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (\EX_ALU|Add0~68  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (!\EX_ALU|Add0~68 )))) # (!\EX_ALU|Add0~69_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (!\EX_ALU|Add0~68 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & ((\EX_ALU|Add0~68 ) # (GND)))))
// \EX_ALU|Add0~71  = CARRY((\EX_ALU|Add0~69_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & !\EX_ALU|Add0~68 )) # (!\EX_ALU|Add0~69_combout  & ((!\EX_ALU|Add0~68 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]))))

	.dataa(\EX_ALU|Add0~69_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~68 ),
	.combout(\EX_ALU|Add0~70_combout ),
	.cout(\EX_ALU|Add0~71 ));
// synopsys translate_off
defparam \EX_ALU|Add0~70 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \EX_ALU|Add0~73 (
// Equation(s):
// \EX_ALU|Add0~73_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] $ (\EX_ALU|Add0~72_combout  $ (!\EX_ALU|Add0~71 )))) # (GND)
// \EX_ALU|Add0~74  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & ((\EX_ALU|Add0~72_combout ) # (!\EX_ALU|Add0~71 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & (\EX_ALU|Add0~72_combout  & !\EX_ALU|Add0~71 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datab(\EX_ALU|Add0~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~71 ),
	.combout(\EX_ALU|Add0~73_combout ),
	.cout(\EX_ALU|Add0~74 ));
// synopsys translate_off
defparam \EX_ALU|Add0~73 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \EX_ALU|Add0~76 (
// Equation(s):
// \EX_ALU|Add0~76_combout  = (\EX_ALU|Add0~75_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & (\EX_ALU|Add0~74  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & (!\EX_ALU|Add0~74 )))) # (!\EX_ALU|Add0~75_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & (!\EX_ALU|Add0~74 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & ((\EX_ALU|Add0~74 ) # (GND)))))
// \EX_ALU|Add0~77  = CARRY((\EX_ALU|Add0~75_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & !\EX_ALU|Add0~74 )) # (!\EX_ALU|Add0~75_combout  & ((!\EX_ALU|Add0~74 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]))))

	.dataa(\EX_ALU|Add0~75_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~74 ),
	.combout(\EX_ALU|Add0~76_combout ),
	.cout(\EX_ALU|Add0~77 ));
// synopsys translate_off
defparam \EX_ALU|Add0~76 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU|Add0~76_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~76_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'h2F00;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \EX_ALU|Equal0~14 (
// Equation(s):
// \EX_ALU|Equal0~14_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~14 .lut_mask = 16'hFFEF;
defparam \EX_ALU|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \EX_ALU|Equal0~5 (
// Equation(s):
// \EX_ALU|Equal0~5_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\EX_ALU|Equal0~14_combout ) # ((!\EX_ALU|Add0~70_combout  & !\EX_ALU|Add0~67_combout )))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (!\EX_ALU|Add0~70_combout  & ((!\EX_ALU|Add0~67_combout 
// ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Add0~70_combout ),
	.datac(\EX_ALU|Equal0~14_combout ),
	.datad(\EX_ALU|Add0~67_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~5 .lut_mask = 16'hA0B3;
defparam \EX_ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~25_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~25 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \EX_ALU|Add0~79 (
// Equation(s):
// \EX_ALU|Add0~79_combout  = ((\EX_ALU|Add0~78_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] $ (!\EX_ALU|Add0~77 )))) # (GND)
// \EX_ALU|Add0~80  = CARRY((\EX_ALU|Add0~78_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]) # (!\EX_ALU|Add0~77 ))) # (!\EX_ALU|Add0~78_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] & !\EX_ALU|Add0~77 )))

	.dataa(\EX_ALU|Add0~78_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~77 ),
	.combout(\EX_ALU|Add0~79_combout ),
	.cout(\EX_ALU|Add0~80 ));
// synopsys translate_off
defparam \EX_ALU|Add0~79 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'h0050;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_ALU|Add0~79_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\EX_ALU|Add0~79_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'h7030;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \EX_ALU|Equal0~6 (
// Equation(s):
// \EX_ALU|Equal0~6_combout  = (!\EX_ALU|Mux8~0_combout  & (!\EX_ALU|Mux7~0_combout  & (\EX_ALU|Equal0~5_combout  & !\EX_ALU|Mux6~0_combout )))

	.dataa(\EX_ALU|Mux8~0_combout ),
	.datab(\EX_ALU|Mux7~0_combout ),
	.datac(\EX_ALU|Equal0~5_combout ),
	.datad(\EX_ALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~6 .lut_mask = 16'h0010;
defparam \EX_ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~26_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~26 .lut_mask = 16'hCCC8;
defparam \ID_Registers|Read_Data_1_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \EX_ALU|Add0~82 (
// Equation(s):
// \EX_ALU|Add0~82_combout  = (\EX_ALU|Add0~81_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (\EX_ALU|Add0~80  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (!\EX_ALU|Add0~80 )))) # (!\EX_ALU|Add0~81_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (!\EX_ALU|Add0~80 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & ((\EX_ALU|Add0~80 ) # (GND)))))
// \EX_ALU|Add0~83  = CARRY((\EX_ALU|Add0~81_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & !\EX_ALU|Add0~80 )) # (!\EX_ALU|Add0~81_combout  & ((!\EX_ALU|Add0~80 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]))))

	.dataa(\EX_ALU|Add0~81_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~80 ),
	.combout(\EX_ALU|Add0~82_combout ),
	.cout(\EX_ALU|Add0~83 ));
// synopsys translate_off
defparam \EX_ALU|Add0~82 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU|Add0~82_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU|Add0~82_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'h3B00;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~28_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~28 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCCOMB_X23_Y24_N30
cycloneii_lcell_comb \EX_ALU|Add0~87 (
// Equation(s):
// \EX_ALU|Add0~87_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|ALUOp_EX [1] $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & 
// (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [28]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~87 .lut_mask = 16'h2D22;
defparam \EX_ALU|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~27_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~27 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \EX_ALU|Add0~85 (
// Equation(s):
// \EX_ALU|Add0~85_combout  = ((\EX_ALU|Add0~84_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] $ (!\EX_ALU|Add0~83 )))) # (GND)
// \EX_ALU|Add0~86  = CARRY((\EX_ALU|Add0~84_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]) # (!\EX_ALU|Add0~83 ))) # (!\EX_ALU|Add0~84_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & !\EX_ALU|Add0~83 )))

	.dataa(\EX_ALU|Add0~84_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~83 ),
	.combout(\EX_ALU|Add0~85_combout ),
	.cout(\EX_ALU|Add0~86 ));
// synopsys translate_off
defparam \EX_ALU|Add0~85 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \EX_ALU|Add0~88 (
// Equation(s):
// \EX_ALU|Add0~88_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & ((\EX_ALU|Add0~87_combout  & (\EX_ALU|Add0~86  & VCC)) # (!\EX_ALU|Add0~87_combout  & (!\EX_ALU|Add0~86 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & ((\EX_ALU|Add0~87_combout  
// & (!\EX_ALU|Add0~86 )) # (!\EX_ALU|Add0~87_combout  & ((\EX_ALU|Add0~86 ) # (GND)))))
// \EX_ALU|Add0~89  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & (!\EX_ALU|Add0~87_combout  & !\EX_ALU|Add0~86 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & ((!\EX_ALU|Add0~86 ) # (!\EX_ALU|Add0~87_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datab(\EX_ALU|Add0~87_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~86 ),
	.combout(\EX_ALU|Add0~88_combout ),
	.cout(\EX_ALU|Add0~89 ));
// synopsys translate_off
defparam \EX_ALU|Add0~88 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Add0~88_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU|Add0~88_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'h3B00;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_ALU|Add0~61_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Add0~61_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'h7050;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Add0~58_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'h4F00;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Add0~64_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Add0~64_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'h7050;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \EX_ALU|Equal0~7 (
// Equation(s):
// \EX_ALU|Equal0~7_combout  = (!\EX_ALU|Mux14~0_combout  & (!\EX_ALU|Mux12~0_combout  & (!\EX_ALU|Mux13~0_combout  & !\EX_ALU|Mux11~0_combout )))

	.dataa(\EX_ALU|Mux14~0_combout ),
	.datab(\EX_ALU|Mux12~0_combout ),
	.datac(\EX_ALU|Mux13~0_combout ),
	.datad(\EX_ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~7 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \EX_ALU|Equal0~8 (
// Equation(s):
// \EX_ALU|Equal0~8_combout  = (!\EX_ALU|Mux4~0_combout  & (!\EX_ALU|Mux5~0_combout  & (!\EX_ALU|Mux3~0_combout  & \EX_ALU|Equal0~7_combout )))

	.dataa(\EX_ALU|Mux4~0_combout ),
	.datab(\EX_ALU|Mux5~0_combout ),
	.datac(\EX_ALU|Mux3~0_combout ),
	.datad(\EX_ALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~8 .lut_mask = 16'h0100;
defparam \EX_ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~30_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~30 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~25_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29  & ((\IF_ID_Pipeline_Stage|Instruction_ID [3]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~25 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_2_ID[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[29]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \EX_ALU|Add0~90 (
// Equation(s):
// \EX_ALU|Add0~90_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29] & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0] $ 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [29] & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~90 .lut_mask = 16'h590C;
defparam \EX_ALU|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \EX_ALU|Add0~91 (
// Equation(s):
// \EX_ALU|Add0~91_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] $ (\EX_ALU|Add0~90_combout  $ (!\EX_ALU|Add0~89 )))) # (GND)
// \EX_ALU|Add0~92  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] & ((\EX_ALU|Add0~90_combout ) # (!\EX_ALU|Add0~89 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] & (\EX_ALU|Add0~90_combout  & !\EX_ALU|Add0~89 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datab(\EX_ALU|Add0~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~89 ),
	.combout(\EX_ALU|Add0~91_combout ),
	.cout(\EX_ALU|Add0~92 ));
// synopsys translate_off
defparam \EX_ALU|Add0~91 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \EX_ALU|Add0~94 (
// Equation(s):
// \EX_ALU|Add0~94_combout  = (\EX_ALU|Add0~93_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (\EX_ALU|Add0~92  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (!\EX_ALU|Add0~92 )))) # (!\EX_ALU|Add0~93_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (!\EX_ALU|Add0~92 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & ((\EX_ALU|Add0~92 ) # (GND)))))
// \EX_ALU|Add0~95  = CARRY((\EX_ALU|Add0~93_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & !\EX_ALU|Add0~92 )) # (!\EX_ALU|Add0~93_combout  & ((!\EX_ALU|Add0~92 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]))))

	.dataa(\EX_ALU|Add0~93_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~92 ),
	.combout(\EX_ALU|Add0~94_combout ),
	.cout(\EX_ALU|Add0~95 ));
// synopsys translate_off
defparam \EX_ALU|Add0~94 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Add0~94_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\EX_ALU|Add0~94_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'h7030;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU|Add0~10_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Mux17~0_combout ),
	.datad(\EX_ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'h7500;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU|Add0~13_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Mux17~0_combout ),
	.datad(\EX_ALU|Add0~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'h7500;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Add0~16_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Add0~16_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'h20F0;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \EX_ALU|Equal0~9 (
// Equation(s):
// \EX_ALU|Equal0~9_combout  = (!\EX_ALU|Mux30~0_combout  & (!\EX_ALU|Mux29~0_combout  & (!\EX_ALU|Mux28~0_combout  & !\EX_ALU|Mux27~0_combout )))

	.dataa(\EX_ALU|Mux30~0_combout ),
	.datab(\EX_ALU|Mux29~0_combout ),
	.datac(\EX_ALU|Mux28~0_combout ),
	.datad(\EX_ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~9 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~11_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~11 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[11]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~8_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~8 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~9_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~9 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \EX_ALU|WideOr0~2 (
// Equation(s):
// \EX_ALU|WideOr0~2_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~3_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~3 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~2_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\IF_ID_Pipeline_Stage|Instruction_ID 
// [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~2 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \EX_ALU|WideOr0~0 (
// Equation(s):
// \EX_ALU|WideOr0~0_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [2])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~14_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~14 .lut_mask = 16'hF0E0;
defparam \ID_Registers|Read_Data_1_ID[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \EX_ALU|WideOr0~3 (
// Equation(s):
// \EX_ALU|WideOr0~3_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \EX_ALU|WideOr0~4 (
// Equation(s):
// \EX_ALU|WideOr0~4_combout  = (\EX_ALU|WideOr0~1_combout ) # ((\EX_ALU|WideOr0~2_combout ) # ((\EX_ALU|WideOr0~0_combout ) # (\EX_ALU|WideOr0~3_combout )))

	.dataa(\EX_ALU|WideOr0~1_combout ),
	.datab(\EX_ALU|WideOr0~2_combout ),
	.datac(\EX_ALU|WideOr0~0_combout ),
	.datad(\EX_ALU|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~29_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~29 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X25_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~28_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~28 .lut_mask = 16'hCCC8;
defparam \ID_Registers|Read_Data_1_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X25_Y25_N2
cycloneii_lcell_comb \EX_ALU|WideOr0~8 (
// Equation(s):
// \EX_ALU|WideOr0~8_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~8 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneii_lcell_comb \EX_ALU|WideOr0~7 (
// Equation(s):
// \EX_ALU|WideOr0~7_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~7 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~23_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~23 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~21_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~21 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \EX_ALU|WideOr0~6 (
// Equation(s):
// \EX_ALU|WideOr0~6_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~6 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \EX_ALU|WideOr0~9 (
// Equation(s):
// \EX_ALU|WideOr0~9_combout  = (\EX_ALU|WideOr0~5_combout ) # ((\EX_ALU|WideOr0~8_combout ) # ((\EX_ALU|WideOr0~7_combout ) # (\EX_ALU|WideOr0~6_combout )))

	.dataa(\EX_ALU|WideOr0~5_combout ),
	.datab(\EX_ALU|WideOr0~8_combout ),
	.datac(\EX_ALU|WideOr0~7_combout ),
	.datad(\EX_ALU|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = (\EX_ALU|Add0~4_combout  & (((!\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\EX_ALU|Mux17~0_combout )))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'h7F00;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \EX_ALU|Mux31~2 (
// Equation(s):
// \EX_ALU|Mux31~2_combout  = (\EX_ALU|Mux31~0_combout ) # ((\EX_ALU|Mux31~1_combout  & ((\EX_ALU|WideOr0~4_combout ) # (\EX_ALU|WideOr0~9_combout ))))

	.dataa(\EX_ALU|Mux31~1_combout ),
	.datab(\EX_ALU|WideOr0~4_combout ),
	.datac(\EX_ALU|WideOr0~9_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~2 .lut_mask = 16'hFFA8;
defparam \EX_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Add0~25_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~25_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'h2F00;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU|Add0~28_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'h2F00;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Add0~22_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'h5D00;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \EX_ALU|Equal0~10 (
// Equation(s):
// \EX_ALU|Equal0~10_combout  = (!\EX_ALU|Mux26~0_combout  & (!\EX_ALU|Mux24~0_combout  & (!\EX_ALU|Mux23~0_combout  & !\EX_ALU|Mux25~0_combout )))

	.dataa(\EX_ALU|Mux26~0_combout ),
	.datab(\EX_ALU|Mux24~0_combout ),
	.datac(\EX_ALU|Mux23~0_combout ),
	.datad(\EX_ALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~10 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \EX_ALU|Equal0~11 (
// Equation(s):
// \EX_ALU|Equal0~11_combout  = (\EX_ALU|Equal0~9_combout  & (!\EX_ALU|Mux31~2_combout  & \EX_ALU|Equal0~10_combout ))

	.dataa(vcc),
	.datab(\EX_ALU|Equal0~9_combout ),
	.datac(\EX_ALU|Mux31~2_combout ),
	.datad(\EX_ALU|Equal0~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~11 .lut_mask = 16'h0C00;
defparam \EX_ALU|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \EX_ALU|Add0~96 (
// Equation(s):
// \EX_ALU|Add0~96_combout  = (\ID_EX_Pipeline_Stage|Read_Data_2_EX [31] & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  $ (((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))) # (!\ID_EX_Pipeline_Stage|Read_Data_2_EX [31] & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~96 .lut_mask = 16'h390A;
defparam \EX_ALU|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~31_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # 
// (\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~31 .lut_mask = 16'hFE00;
defparam \ID_Registers|Read_Data_1_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \EX_ALU|Add0~97 (
// Equation(s):
// \EX_ALU|Add0~97_combout  = \EX_ALU|Add0~96_combout  $ (\EX_ALU|Add0~95  $ (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]))

	.dataa(vcc),
	.datab(\EX_ALU|Add0~96_combout ),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.cin(\EX_ALU|Add0~95 ),
	.combout(\EX_ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~97 .lut_mask = 16'h3CC3;
defparam \EX_ALU|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU|Add0~97_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\EX_ALU|Add0~97_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'h7030;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \EX_ALU|Equal0~12 (
// Equation(s):
// \EX_ALU|Equal0~12_combout  = (!\EX_ALU|Mux2~0_combout  & (!\EX_ALU|Mux1~0_combout  & (\EX_ALU|Equal0~11_combout  & !\EX_ALU|Mux0~0_combout )))

	.dataa(\EX_ALU|Mux2~0_combout ),
	.datab(\EX_ALU|Mux1~0_combout ),
	.datac(\EX_ALU|Equal0~11_combout ),
	.datad(\EX_ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~12 .lut_mask = 16'h0010;
defparam \EX_ALU|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \EX_ALU|Equal0~13 (
// Equation(s):
// \EX_ALU|Equal0~13_combout  = (\EX_ALU|Equal0~4_combout  & (\EX_ALU|Equal0~6_combout  & (\EX_ALU|Equal0~8_combout  & \EX_ALU|Equal0~12_combout )))

	.dataa(\EX_ALU|Equal0~4_combout ),
	.datab(\EX_ALU|Equal0~6_combout ),
	.datac(\EX_ALU|Equal0~8_combout ),
	.datad(\EX_ALU|Equal0~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~13 .lut_mask = 16'h8000;
defparam \EX_ALU|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Zero_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Equal0~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ));

// Location: LCCOMB_X20_Y26_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~2_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[4]~4_combout )))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .lut_mask = 16'hCAAA;
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: LCCOMB_X21_Y26_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y26_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCCOMB_X20_Y26_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]));

// Location: LCFF_X19_Y26_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]));

// Location: LCCOMB_X20_Y26_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~3_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCCOMB_X23_Y25_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~9_combout  = (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[21]~8_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[21]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~9 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [26]));

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & (\IF_ID_Pipeline_Stage|Instruction_ID [25] & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'h0030;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCCOMB_X22_Y25_N20
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|ALUOp_EX [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Branch_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ));

// Location: LCCOMB_X21_Y26_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~0_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]),
	.datab(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: LCCOMB_X18_Y26_N12
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCCOMB_X18_Y26_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]));

// Location: LCCOMB_X20_Y26_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y26_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X19_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]));

// Location: LCFF_X21_Y26_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: LCFF_X21_Y26_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]));

// Location: LCFF_X21_Y26_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: LCFF_X21_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]));

// Location: LCFF_X21_Y26_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: LCCOMB_X18_Y26_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]));

// Location: LCFF_X21_Y26_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: LCCOMB_X18_Y26_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]));

// Location: LCFF_X21_Y25_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: LCCOMB_X20_Y25_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y25_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]));

// Location: LCFF_X21_Y25_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCCOMB_X18_Y25_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y25_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]));

// Location: LCFF_X21_Y25_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: LCFF_X21_Y25_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]));

// Location: LCCOMB_X23_Y25_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [2]));

// Location: LCFF_X25_Y23_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [3]));

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [5]));

// Location: LCFF_X23_Y25_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [21]));

// Location: LCFF_X23_Y24_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [22]));

// Location: LCCOMB_X22_Y25_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [23]));

// Location: LCCOMB_X25_Y25_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [25]));

// Location: LCFF_X22_Y25_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [26]));

// Location: LCFF_X22_Y21_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [27]));

// Location: LCCOMB_X23_Y25_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [28]));

// Location: LCFF_X28_Y22_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [29]));

// Location: LCFF_X22_Y21_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [31]));

// Location: LCCOMB_X25_Y25_N6
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [25] & \IF_ID_Pipeline_Stage|Instruction_ID [26]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h1010;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemtoReg_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemtoReg_EX~regout ));

// Location: LCCOMB_X25_Y29_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemtoReg_EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|MemtoReg_EX~regout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemtoReg_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ));

// Location: LCCOMB_X24_Y29_N4
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout  = \EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|MemtoReg_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ));

// Location: LCFF_X22_Y22_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux31~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]));

// Location: LCCOMB_X21_Y29_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y29_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]));

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Add0~7_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Mux17~0_combout ),
	.datad(\EX_ALU|Add0~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'h7500;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder_combout  = \EX_ALU|Mux30~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]));

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]));

// Location: LCFF_X25_Y21_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]));

// Location: LCCOMB_X17_Y15_N20
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y15_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]));

// Location: LCFF_X25_Y21_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]));

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]));

// Location: LCFF_X25_Y21_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux27~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]));

// Location: LCFF_X25_Y21_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]));

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Add0~19_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Add0~19_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'h7050;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]));

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]));

// Location: LCFF_X23_Y23_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]));

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]));

// Location: LCFF_X23_Y21_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]));

// Location: LCFF_X22_Y21_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]));

// Location: LCFF_X23_Y21_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]));

// Location: LCCOMB_X22_Y21_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]));

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (\EX_ALU|Add0~31_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU|Add0~31_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'h20F0;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]));

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]));

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU|Add0~34_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'h4F00;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]));

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]));

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (\EX_ALU|Add0~37_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\EX_ALU|Add0~37_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'h50D0;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]));

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]));

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Add0~40_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\EX_ALU|Add0~40_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'h50D0;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]));

// Location: LCFF_X22_Y22_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]));

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_ALU|Add0~43_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\EX_ALU|Add0~43_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'h50D0;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]));

// Location: LCCOMB_X11_Y17_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]));

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \EX_ALU|Mux17~1 (
// Equation(s):
// \EX_ALU|Mux17~1_combout  = (\EX_ALU|Add0~46_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\EX_ALU|Add0~46_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~1 .lut_mask = 16'h50D0;
defparam \EX_ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]));

// Location: LCFF_X22_Y22_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]));

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_ALU|Add0~49_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\EX_ALU|Add0~49_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'h50D0;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]));

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]));

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Add0~52_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'h2F00;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux15~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]));

// Location: LCCOMB_X16_Y23_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y23_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]));

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_ALU|Add0~55_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~55_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'h4F00;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]));

// Location: LCCOMB_X22_Y26_N26
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]));

// Location: LCFF_X23_Y22_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]));

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]));

// Location: LCFF_X23_Y21_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]));

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]));

// Location: LCFF_X23_Y21_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]));

// Location: LCFF_X22_Y21_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]));

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_ALU|Add0~67_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_ALU|Mux17~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~67_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'h4F00;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]));

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]));

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_ALU|Add0~70_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Add0~70_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'h2A0A;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]));

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]));

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_ALU|Add0~73_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU|Add0~73_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'h2F00;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]));

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]));

// Location: LCFF_X23_Y21_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]));

// Location: LCFF_X22_Y21_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]));

// Location: LCFF_X24_Y21_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]));

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]));

// Location: LCFF_X24_Y21_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]));

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]));

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_ALU|Add0~85_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU|Mux17~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\EX_ALU|Add0~85_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'h7030;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]));

// Location: LCCOMB_X24_Y28_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]));

// Location: LCFF_X24_Y21_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]));

// Location: LCCOMB_X23_Y8_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]));

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_ALU|Add0~91_combout  & (((\EX_ALU|Mux17~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU|Add0~91_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'h3B00;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]));

// Location: LCCOMB_X12_Y16_N4
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y16_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]));

// Location: LCFF_X24_Y21_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]));

// Location: LCCOMB_X24_Y1_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y1_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]));

// Location: LCFF_X24_Y21_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]));

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]));

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[0]));
// synopsys translate_off
defparam \PC_Plus_4_EX[0]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[0]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[0]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[0]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[0]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[0]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[0]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[0]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[0]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[0]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[0]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[0]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[1]));
// synopsys translate_off
defparam \PC_Plus_4_EX[1]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[1]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[1]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[1]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[1]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[1]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[1]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[1]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[1]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[1]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[1]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[1]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[2]));
// synopsys translate_off
defparam \PC_Plus_4_EX[2]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[2]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[2]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[2]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[2]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[2]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[2]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[2]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[2]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[2]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[2]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[2]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[3]));
// synopsys translate_off
defparam \PC_Plus_4_EX[3]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[3]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[3]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[3]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[3]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[3]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[3]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[3]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[3]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[3]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[3]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[3]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[4]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[4]));
// synopsys translate_off
defparam \PC_Plus_4_EX[4]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[4]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[4]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[4]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[4]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[4]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[4]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[4]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[4]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[4]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[4]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[4]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[5]));
// synopsys translate_off
defparam \PC_Plus_4_EX[5]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[5]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[5]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[5]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[5]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[5]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[5]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[5]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[5]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[5]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[5]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[5]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[6]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[6]));
// synopsys translate_off
defparam \PC_Plus_4_EX[6]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[6]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[6]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[6]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[6]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[6]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[6]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[6]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[6]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[6]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[6]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[6]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[7]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[7]));
// synopsys translate_off
defparam \PC_Plus_4_EX[7]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[7]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[7]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[7]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[7]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[7]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[7]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[7]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[7]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[7]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[7]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[7]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[8]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[8]));
// synopsys translate_off
defparam \PC_Plus_4_EX[8]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[8]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[8]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[8]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[8]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[8]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[8]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[8]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[8]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[8]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[8]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[8]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[9]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[9]));
// synopsys translate_off
defparam \PC_Plus_4_EX[9]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[9]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[9]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[9]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[9]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[9]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[9]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[9]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[9]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[9]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[9]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[9]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[10]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[10]));
// synopsys translate_off
defparam \PC_Plus_4_EX[10]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[10]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[10]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[10]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[10]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[10]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[10]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[10]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[10]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[10]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[10]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[10]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[11]));
// synopsys translate_off
defparam \PC_Plus_4_EX[11]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[11]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[11]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[11]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[11]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[11]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[11]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[11]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[11]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[11]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[11]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[11]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[12]));
// synopsys translate_off
defparam \PC_Plus_4_EX[12]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[12]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[12]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[12]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[12]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[12]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[12]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[12]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[12]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[12]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[12]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[12]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[13]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[13]));
// synopsys translate_off
defparam \PC_Plus_4_EX[13]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[13]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[13]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[13]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[13]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[13]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[13]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[13]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[13]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[13]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[13]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[13]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[14]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[14]));
// synopsys translate_off
defparam \PC_Plus_4_EX[14]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[14]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[14]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[14]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[14]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[14]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[14]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[14]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[14]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[14]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[14]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[14]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[15]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[15]));
// synopsys translate_off
defparam \PC_Plus_4_EX[15]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[15]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[15]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[15]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[15]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[15]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[15]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[15]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[15]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[15]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[15]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[15]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[16]));
// synopsys translate_off
defparam \PC_Plus_4_EX[16]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[16]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[16]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[16]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[16]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[16]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[16]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[16]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[16]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[16]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[16]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[16]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[17]));
// synopsys translate_off
defparam \PC_Plus_4_EX[17]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[17]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[17]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[17]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[17]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[17]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[17]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[17]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[17]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[17]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[17]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[17]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[18]));
// synopsys translate_off
defparam \PC_Plus_4_EX[18]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[18]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[18]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[18]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[18]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[18]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[18]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[18]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[18]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[18]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[18]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[18]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[19]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[19]));
// synopsys translate_off
defparam \PC_Plus_4_EX[19]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[19]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[19]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[19]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[19]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[19]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[19]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[19]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[19]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[19]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[19]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[19]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[20]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[20]));
// synopsys translate_off
defparam \PC_Plus_4_EX[20]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[20]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[20]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[20]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[20]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[20]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[20]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[20]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[20]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[20]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[20]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[20]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[21]));
// synopsys translate_off
defparam \PC_Plus_4_EX[21]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[21]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[21]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[21]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[21]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[21]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[21]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[21]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[21]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[21]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[21]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[21]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[22]));
// synopsys translate_off
defparam \PC_Plus_4_EX[22]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[22]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[22]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[22]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[22]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[22]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[22]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[22]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[22]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[22]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[22]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[22]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[23]));
// synopsys translate_off
defparam \PC_Plus_4_EX[23]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[23]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[23]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[23]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[23]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[23]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[23]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[23]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[23]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[23]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[23]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[23]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[24]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[24]));
// synopsys translate_off
defparam \PC_Plus_4_EX[24]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[24]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[24]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[24]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[24]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[24]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[24]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[24]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[24]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[24]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[24]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[24]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[25]));
// synopsys translate_off
defparam \PC_Plus_4_EX[25]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[25]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[25]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[25]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[25]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[25]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[25]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[25]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[25]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[25]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[25]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[25]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[26]));
// synopsys translate_off
defparam \PC_Plus_4_EX[26]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[26]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[26]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[26]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[26]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[26]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[26]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[26]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[26]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[26]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[26]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[26]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[27]));
// synopsys translate_off
defparam \PC_Plus_4_EX[27]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[27]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[27]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[27]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[27]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[27]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[27]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[27]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[27]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[27]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[27]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[27]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[28]));
// synopsys translate_off
defparam \PC_Plus_4_EX[28]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[28]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[28]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[28]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[28]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[28]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[28]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[28]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[28]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[28]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[28]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[28]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[29]));
// synopsys translate_off
defparam \PC_Plus_4_EX[29]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[29]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[29]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[29]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[29]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[29]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[29]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[29]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[29]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[29]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[29]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[29]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[30]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[30]));
// synopsys translate_off
defparam \PC_Plus_4_EX[30]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[30]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[30]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[30]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[30]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[30]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[30]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[30]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[30]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[30]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[30]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[30]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[31]));
// synopsys translate_off
defparam \PC_Plus_4_EX[31]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[31]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[31]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[31]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[31]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[31]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[31]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[31]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[31]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[31]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[31]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[31]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[0]));
// synopsys translate_off
defparam \Instruction_EX[0]~I .input_async_reset = "none";
defparam \Instruction_EX[0]~I .input_power_up = "low";
defparam \Instruction_EX[0]~I .input_register_mode = "none";
defparam \Instruction_EX[0]~I .input_sync_reset = "none";
defparam \Instruction_EX[0]~I .oe_async_reset = "none";
defparam \Instruction_EX[0]~I .oe_power_up = "low";
defparam \Instruction_EX[0]~I .oe_register_mode = "none";
defparam \Instruction_EX[0]~I .oe_sync_reset = "none";
defparam \Instruction_EX[0]~I .operation_mode = "output";
defparam \Instruction_EX[0]~I .output_async_reset = "none";
defparam \Instruction_EX[0]~I .output_power_up = "low";
defparam \Instruction_EX[0]~I .output_register_mode = "none";
defparam \Instruction_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[1]));
// synopsys translate_off
defparam \Instruction_EX[1]~I .input_async_reset = "none";
defparam \Instruction_EX[1]~I .input_power_up = "low";
defparam \Instruction_EX[1]~I .input_register_mode = "none";
defparam \Instruction_EX[1]~I .input_sync_reset = "none";
defparam \Instruction_EX[1]~I .oe_async_reset = "none";
defparam \Instruction_EX[1]~I .oe_power_up = "low";
defparam \Instruction_EX[1]~I .oe_register_mode = "none";
defparam \Instruction_EX[1]~I .oe_sync_reset = "none";
defparam \Instruction_EX[1]~I .operation_mode = "output";
defparam \Instruction_EX[1]~I .output_async_reset = "none";
defparam \Instruction_EX[1]~I .output_power_up = "low";
defparam \Instruction_EX[1]~I .output_register_mode = "none";
defparam \Instruction_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[2]));
// synopsys translate_off
defparam \Instruction_EX[2]~I .input_async_reset = "none";
defparam \Instruction_EX[2]~I .input_power_up = "low";
defparam \Instruction_EX[2]~I .input_register_mode = "none";
defparam \Instruction_EX[2]~I .input_sync_reset = "none";
defparam \Instruction_EX[2]~I .oe_async_reset = "none";
defparam \Instruction_EX[2]~I .oe_power_up = "low";
defparam \Instruction_EX[2]~I .oe_register_mode = "none";
defparam \Instruction_EX[2]~I .oe_sync_reset = "none";
defparam \Instruction_EX[2]~I .operation_mode = "output";
defparam \Instruction_EX[2]~I .output_async_reset = "none";
defparam \Instruction_EX[2]~I .output_power_up = "low";
defparam \Instruction_EX[2]~I .output_register_mode = "none";
defparam \Instruction_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[3]));
// synopsys translate_off
defparam \Instruction_EX[3]~I .input_async_reset = "none";
defparam \Instruction_EX[3]~I .input_power_up = "low";
defparam \Instruction_EX[3]~I .input_register_mode = "none";
defparam \Instruction_EX[3]~I .input_sync_reset = "none";
defparam \Instruction_EX[3]~I .oe_async_reset = "none";
defparam \Instruction_EX[3]~I .oe_power_up = "low";
defparam \Instruction_EX[3]~I .oe_register_mode = "none";
defparam \Instruction_EX[3]~I .oe_sync_reset = "none";
defparam \Instruction_EX[3]~I .operation_mode = "output";
defparam \Instruction_EX[3]~I .output_async_reset = "none";
defparam \Instruction_EX[3]~I .output_power_up = "low";
defparam \Instruction_EX[3]~I .output_register_mode = "none";
defparam \Instruction_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[4]));
// synopsys translate_off
defparam \Instruction_EX[4]~I .input_async_reset = "none";
defparam \Instruction_EX[4]~I .input_power_up = "low";
defparam \Instruction_EX[4]~I .input_register_mode = "none";
defparam \Instruction_EX[4]~I .input_sync_reset = "none";
defparam \Instruction_EX[4]~I .oe_async_reset = "none";
defparam \Instruction_EX[4]~I .oe_power_up = "low";
defparam \Instruction_EX[4]~I .oe_register_mode = "none";
defparam \Instruction_EX[4]~I .oe_sync_reset = "none";
defparam \Instruction_EX[4]~I .operation_mode = "output";
defparam \Instruction_EX[4]~I .output_async_reset = "none";
defparam \Instruction_EX[4]~I .output_power_up = "low";
defparam \Instruction_EX[4]~I .output_register_mode = "none";
defparam \Instruction_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[5]));
// synopsys translate_off
defparam \Instruction_EX[5]~I .input_async_reset = "none";
defparam \Instruction_EX[5]~I .input_power_up = "low";
defparam \Instruction_EX[5]~I .input_register_mode = "none";
defparam \Instruction_EX[5]~I .input_sync_reset = "none";
defparam \Instruction_EX[5]~I .oe_async_reset = "none";
defparam \Instruction_EX[5]~I .oe_power_up = "low";
defparam \Instruction_EX[5]~I .oe_register_mode = "none";
defparam \Instruction_EX[5]~I .oe_sync_reset = "none";
defparam \Instruction_EX[5]~I .operation_mode = "output";
defparam \Instruction_EX[5]~I .output_async_reset = "none";
defparam \Instruction_EX[5]~I .output_power_up = "low";
defparam \Instruction_EX[5]~I .output_register_mode = "none";
defparam \Instruction_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[6]));
// synopsys translate_off
defparam \Instruction_EX[6]~I .input_async_reset = "none";
defparam \Instruction_EX[6]~I .input_power_up = "low";
defparam \Instruction_EX[6]~I .input_register_mode = "none";
defparam \Instruction_EX[6]~I .input_sync_reset = "none";
defparam \Instruction_EX[6]~I .oe_async_reset = "none";
defparam \Instruction_EX[6]~I .oe_power_up = "low";
defparam \Instruction_EX[6]~I .oe_register_mode = "none";
defparam \Instruction_EX[6]~I .oe_sync_reset = "none";
defparam \Instruction_EX[6]~I .operation_mode = "output";
defparam \Instruction_EX[6]~I .output_async_reset = "none";
defparam \Instruction_EX[6]~I .output_power_up = "low";
defparam \Instruction_EX[6]~I .output_register_mode = "none";
defparam \Instruction_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[7]));
// synopsys translate_off
defparam \Instruction_EX[7]~I .input_async_reset = "none";
defparam \Instruction_EX[7]~I .input_power_up = "low";
defparam \Instruction_EX[7]~I .input_register_mode = "none";
defparam \Instruction_EX[7]~I .input_sync_reset = "none";
defparam \Instruction_EX[7]~I .oe_async_reset = "none";
defparam \Instruction_EX[7]~I .oe_power_up = "low";
defparam \Instruction_EX[7]~I .oe_register_mode = "none";
defparam \Instruction_EX[7]~I .oe_sync_reset = "none";
defparam \Instruction_EX[7]~I .operation_mode = "output";
defparam \Instruction_EX[7]~I .output_async_reset = "none";
defparam \Instruction_EX[7]~I .output_power_up = "low";
defparam \Instruction_EX[7]~I .output_register_mode = "none";
defparam \Instruction_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[8]));
// synopsys translate_off
defparam \Instruction_EX[8]~I .input_async_reset = "none";
defparam \Instruction_EX[8]~I .input_power_up = "low";
defparam \Instruction_EX[8]~I .input_register_mode = "none";
defparam \Instruction_EX[8]~I .input_sync_reset = "none";
defparam \Instruction_EX[8]~I .oe_async_reset = "none";
defparam \Instruction_EX[8]~I .oe_power_up = "low";
defparam \Instruction_EX[8]~I .oe_register_mode = "none";
defparam \Instruction_EX[8]~I .oe_sync_reset = "none";
defparam \Instruction_EX[8]~I .operation_mode = "output";
defparam \Instruction_EX[8]~I .output_async_reset = "none";
defparam \Instruction_EX[8]~I .output_power_up = "low";
defparam \Instruction_EX[8]~I .output_register_mode = "none";
defparam \Instruction_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[9]));
// synopsys translate_off
defparam \Instruction_EX[9]~I .input_async_reset = "none";
defparam \Instruction_EX[9]~I .input_power_up = "low";
defparam \Instruction_EX[9]~I .input_register_mode = "none";
defparam \Instruction_EX[9]~I .input_sync_reset = "none";
defparam \Instruction_EX[9]~I .oe_async_reset = "none";
defparam \Instruction_EX[9]~I .oe_power_up = "low";
defparam \Instruction_EX[9]~I .oe_register_mode = "none";
defparam \Instruction_EX[9]~I .oe_sync_reset = "none";
defparam \Instruction_EX[9]~I .operation_mode = "output";
defparam \Instruction_EX[9]~I .output_async_reset = "none";
defparam \Instruction_EX[9]~I .output_power_up = "low";
defparam \Instruction_EX[9]~I .output_register_mode = "none";
defparam \Instruction_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[10]));
// synopsys translate_off
defparam \Instruction_EX[10]~I .input_async_reset = "none";
defparam \Instruction_EX[10]~I .input_power_up = "low";
defparam \Instruction_EX[10]~I .input_register_mode = "none";
defparam \Instruction_EX[10]~I .input_sync_reset = "none";
defparam \Instruction_EX[10]~I .oe_async_reset = "none";
defparam \Instruction_EX[10]~I .oe_power_up = "low";
defparam \Instruction_EX[10]~I .oe_register_mode = "none";
defparam \Instruction_EX[10]~I .oe_sync_reset = "none";
defparam \Instruction_EX[10]~I .operation_mode = "output";
defparam \Instruction_EX[10]~I .output_async_reset = "none";
defparam \Instruction_EX[10]~I .output_power_up = "low";
defparam \Instruction_EX[10]~I .output_register_mode = "none";
defparam \Instruction_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[11]));
// synopsys translate_off
defparam \Instruction_EX[11]~I .input_async_reset = "none";
defparam \Instruction_EX[11]~I .input_power_up = "low";
defparam \Instruction_EX[11]~I .input_register_mode = "none";
defparam \Instruction_EX[11]~I .input_sync_reset = "none";
defparam \Instruction_EX[11]~I .oe_async_reset = "none";
defparam \Instruction_EX[11]~I .oe_power_up = "low";
defparam \Instruction_EX[11]~I .oe_register_mode = "none";
defparam \Instruction_EX[11]~I .oe_sync_reset = "none";
defparam \Instruction_EX[11]~I .operation_mode = "output";
defparam \Instruction_EX[11]~I .output_async_reset = "none";
defparam \Instruction_EX[11]~I .output_power_up = "low";
defparam \Instruction_EX[11]~I .output_register_mode = "none";
defparam \Instruction_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[12]));
// synopsys translate_off
defparam \Instruction_EX[12]~I .input_async_reset = "none";
defparam \Instruction_EX[12]~I .input_power_up = "low";
defparam \Instruction_EX[12]~I .input_register_mode = "none";
defparam \Instruction_EX[12]~I .input_sync_reset = "none";
defparam \Instruction_EX[12]~I .oe_async_reset = "none";
defparam \Instruction_EX[12]~I .oe_power_up = "low";
defparam \Instruction_EX[12]~I .oe_register_mode = "none";
defparam \Instruction_EX[12]~I .oe_sync_reset = "none";
defparam \Instruction_EX[12]~I .operation_mode = "output";
defparam \Instruction_EX[12]~I .output_async_reset = "none";
defparam \Instruction_EX[12]~I .output_power_up = "low";
defparam \Instruction_EX[12]~I .output_register_mode = "none";
defparam \Instruction_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[13]));
// synopsys translate_off
defparam \Instruction_EX[13]~I .input_async_reset = "none";
defparam \Instruction_EX[13]~I .input_power_up = "low";
defparam \Instruction_EX[13]~I .input_register_mode = "none";
defparam \Instruction_EX[13]~I .input_sync_reset = "none";
defparam \Instruction_EX[13]~I .oe_async_reset = "none";
defparam \Instruction_EX[13]~I .oe_power_up = "low";
defparam \Instruction_EX[13]~I .oe_register_mode = "none";
defparam \Instruction_EX[13]~I .oe_sync_reset = "none";
defparam \Instruction_EX[13]~I .operation_mode = "output";
defparam \Instruction_EX[13]~I .output_async_reset = "none";
defparam \Instruction_EX[13]~I .output_power_up = "low";
defparam \Instruction_EX[13]~I .output_register_mode = "none";
defparam \Instruction_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[14]));
// synopsys translate_off
defparam \Instruction_EX[14]~I .input_async_reset = "none";
defparam \Instruction_EX[14]~I .input_power_up = "low";
defparam \Instruction_EX[14]~I .input_register_mode = "none";
defparam \Instruction_EX[14]~I .input_sync_reset = "none";
defparam \Instruction_EX[14]~I .oe_async_reset = "none";
defparam \Instruction_EX[14]~I .oe_power_up = "low";
defparam \Instruction_EX[14]~I .oe_register_mode = "none";
defparam \Instruction_EX[14]~I .oe_sync_reset = "none";
defparam \Instruction_EX[14]~I .operation_mode = "output";
defparam \Instruction_EX[14]~I .output_async_reset = "none";
defparam \Instruction_EX[14]~I .output_power_up = "low";
defparam \Instruction_EX[14]~I .output_register_mode = "none";
defparam \Instruction_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[15]));
// synopsys translate_off
defparam \Instruction_EX[15]~I .input_async_reset = "none";
defparam \Instruction_EX[15]~I .input_power_up = "low";
defparam \Instruction_EX[15]~I .input_register_mode = "none";
defparam \Instruction_EX[15]~I .input_sync_reset = "none";
defparam \Instruction_EX[15]~I .oe_async_reset = "none";
defparam \Instruction_EX[15]~I .oe_power_up = "low";
defparam \Instruction_EX[15]~I .oe_register_mode = "none";
defparam \Instruction_EX[15]~I .oe_sync_reset = "none";
defparam \Instruction_EX[15]~I .operation_mode = "output";
defparam \Instruction_EX[15]~I .output_async_reset = "none";
defparam \Instruction_EX[15]~I .output_power_up = "low";
defparam \Instruction_EX[15]~I .output_register_mode = "none";
defparam \Instruction_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[16]));
// synopsys translate_off
defparam \Instruction_EX[16]~I .input_async_reset = "none";
defparam \Instruction_EX[16]~I .input_power_up = "low";
defparam \Instruction_EX[16]~I .input_register_mode = "none";
defparam \Instruction_EX[16]~I .input_sync_reset = "none";
defparam \Instruction_EX[16]~I .oe_async_reset = "none";
defparam \Instruction_EX[16]~I .oe_power_up = "low";
defparam \Instruction_EX[16]~I .oe_register_mode = "none";
defparam \Instruction_EX[16]~I .oe_sync_reset = "none";
defparam \Instruction_EX[16]~I .operation_mode = "output";
defparam \Instruction_EX[16]~I .output_async_reset = "none";
defparam \Instruction_EX[16]~I .output_power_up = "low";
defparam \Instruction_EX[16]~I .output_register_mode = "none";
defparam \Instruction_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[17]));
// synopsys translate_off
defparam \Instruction_EX[17]~I .input_async_reset = "none";
defparam \Instruction_EX[17]~I .input_power_up = "low";
defparam \Instruction_EX[17]~I .input_register_mode = "none";
defparam \Instruction_EX[17]~I .input_sync_reset = "none";
defparam \Instruction_EX[17]~I .oe_async_reset = "none";
defparam \Instruction_EX[17]~I .oe_power_up = "low";
defparam \Instruction_EX[17]~I .oe_register_mode = "none";
defparam \Instruction_EX[17]~I .oe_sync_reset = "none";
defparam \Instruction_EX[17]~I .operation_mode = "output";
defparam \Instruction_EX[17]~I .output_async_reset = "none";
defparam \Instruction_EX[17]~I .output_power_up = "low";
defparam \Instruction_EX[17]~I .output_register_mode = "none";
defparam \Instruction_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[18]));
// synopsys translate_off
defparam \Instruction_EX[18]~I .input_async_reset = "none";
defparam \Instruction_EX[18]~I .input_power_up = "low";
defparam \Instruction_EX[18]~I .input_register_mode = "none";
defparam \Instruction_EX[18]~I .input_sync_reset = "none";
defparam \Instruction_EX[18]~I .oe_async_reset = "none";
defparam \Instruction_EX[18]~I .oe_power_up = "low";
defparam \Instruction_EX[18]~I .oe_register_mode = "none";
defparam \Instruction_EX[18]~I .oe_sync_reset = "none";
defparam \Instruction_EX[18]~I .operation_mode = "output";
defparam \Instruction_EX[18]~I .output_async_reset = "none";
defparam \Instruction_EX[18]~I .output_power_up = "low";
defparam \Instruction_EX[18]~I .output_register_mode = "none";
defparam \Instruction_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[19]));
// synopsys translate_off
defparam \Instruction_EX[19]~I .input_async_reset = "none";
defparam \Instruction_EX[19]~I .input_power_up = "low";
defparam \Instruction_EX[19]~I .input_register_mode = "none";
defparam \Instruction_EX[19]~I .input_sync_reset = "none";
defparam \Instruction_EX[19]~I .oe_async_reset = "none";
defparam \Instruction_EX[19]~I .oe_power_up = "low";
defparam \Instruction_EX[19]~I .oe_register_mode = "none";
defparam \Instruction_EX[19]~I .oe_sync_reset = "none";
defparam \Instruction_EX[19]~I .operation_mode = "output";
defparam \Instruction_EX[19]~I .output_async_reset = "none";
defparam \Instruction_EX[19]~I .output_power_up = "low";
defparam \Instruction_EX[19]~I .output_register_mode = "none";
defparam \Instruction_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[20]));
// synopsys translate_off
defparam \Instruction_EX[20]~I .input_async_reset = "none";
defparam \Instruction_EX[20]~I .input_power_up = "low";
defparam \Instruction_EX[20]~I .input_register_mode = "none";
defparam \Instruction_EX[20]~I .input_sync_reset = "none";
defparam \Instruction_EX[20]~I .oe_async_reset = "none";
defparam \Instruction_EX[20]~I .oe_power_up = "low";
defparam \Instruction_EX[20]~I .oe_register_mode = "none";
defparam \Instruction_EX[20]~I .oe_sync_reset = "none";
defparam \Instruction_EX[20]~I .operation_mode = "output";
defparam \Instruction_EX[20]~I .output_async_reset = "none";
defparam \Instruction_EX[20]~I .output_power_up = "low";
defparam \Instruction_EX[20]~I .output_register_mode = "none";
defparam \Instruction_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[21]));
// synopsys translate_off
defparam \Instruction_EX[21]~I .input_async_reset = "none";
defparam \Instruction_EX[21]~I .input_power_up = "low";
defparam \Instruction_EX[21]~I .input_register_mode = "none";
defparam \Instruction_EX[21]~I .input_sync_reset = "none";
defparam \Instruction_EX[21]~I .oe_async_reset = "none";
defparam \Instruction_EX[21]~I .oe_power_up = "low";
defparam \Instruction_EX[21]~I .oe_register_mode = "none";
defparam \Instruction_EX[21]~I .oe_sync_reset = "none";
defparam \Instruction_EX[21]~I .operation_mode = "output";
defparam \Instruction_EX[21]~I .output_async_reset = "none";
defparam \Instruction_EX[21]~I .output_power_up = "low";
defparam \Instruction_EX[21]~I .output_register_mode = "none";
defparam \Instruction_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[22]));
// synopsys translate_off
defparam \Instruction_EX[22]~I .input_async_reset = "none";
defparam \Instruction_EX[22]~I .input_power_up = "low";
defparam \Instruction_EX[22]~I .input_register_mode = "none";
defparam \Instruction_EX[22]~I .input_sync_reset = "none";
defparam \Instruction_EX[22]~I .oe_async_reset = "none";
defparam \Instruction_EX[22]~I .oe_power_up = "low";
defparam \Instruction_EX[22]~I .oe_register_mode = "none";
defparam \Instruction_EX[22]~I .oe_sync_reset = "none";
defparam \Instruction_EX[22]~I .operation_mode = "output";
defparam \Instruction_EX[22]~I .output_async_reset = "none";
defparam \Instruction_EX[22]~I .output_power_up = "low";
defparam \Instruction_EX[22]~I .output_register_mode = "none";
defparam \Instruction_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[23]));
// synopsys translate_off
defparam \Instruction_EX[23]~I .input_async_reset = "none";
defparam \Instruction_EX[23]~I .input_power_up = "low";
defparam \Instruction_EX[23]~I .input_register_mode = "none";
defparam \Instruction_EX[23]~I .input_sync_reset = "none";
defparam \Instruction_EX[23]~I .oe_async_reset = "none";
defparam \Instruction_EX[23]~I .oe_power_up = "low";
defparam \Instruction_EX[23]~I .oe_register_mode = "none";
defparam \Instruction_EX[23]~I .oe_sync_reset = "none";
defparam \Instruction_EX[23]~I .operation_mode = "output";
defparam \Instruction_EX[23]~I .output_async_reset = "none";
defparam \Instruction_EX[23]~I .output_power_up = "low";
defparam \Instruction_EX[23]~I .output_register_mode = "none";
defparam \Instruction_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[24]));
// synopsys translate_off
defparam \Instruction_EX[24]~I .input_async_reset = "none";
defparam \Instruction_EX[24]~I .input_power_up = "low";
defparam \Instruction_EX[24]~I .input_register_mode = "none";
defparam \Instruction_EX[24]~I .input_sync_reset = "none";
defparam \Instruction_EX[24]~I .oe_async_reset = "none";
defparam \Instruction_EX[24]~I .oe_power_up = "low";
defparam \Instruction_EX[24]~I .oe_register_mode = "none";
defparam \Instruction_EX[24]~I .oe_sync_reset = "none";
defparam \Instruction_EX[24]~I .operation_mode = "output";
defparam \Instruction_EX[24]~I .output_async_reset = "none";
defparam \Instruction_EX[24]~I .output_power_up = "low";
defparam \Instruction_EX[24]~I .output_register_mode = "none";
defparam \Instruction_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[25]));
// synopsys translate_off
defparam \Instruction_EX[25]~I .input_async_reset = "none";
defparam \Instruction_EX[25]~I .input_power_up = "low";
defparam \Instruction_EX[25]~I .input_register_mode = "none";
defparam \Instruction_EX[25]~I .input_sync_reset = "none";
defparam \Instruction_EX[25]~I .oe_async_reset = "none";
defparam \Instruction_EX[25]~I .oe_power_up = "low";
defparam \Instruction_EX[25]~I .oe_register_mode = "none";
defparam \Instruction_EX[25]~I .oe_sync_reset = "none";
defparam \Instruction_EX[25]~I .operation_mode = "output";
defparam \Instruction_EX[25]~I .output_async_reset = "none";
defparam \Instruction_EX[25]~I .output_power_up = "low";
defparam \Instruction_EX[25]~I .output_register_mode = "none";
defparam \Instruction_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[26]));
// synopsys translate_off
defparam \Instruction_EX[26]~I .input_async_reset = "none";
defparam \Instruction_EX[26]~I .input_power_up = "low";
defparam \Instruction_EX[26]~I .input_register_mode = "none";
defparam \Instruction_EX[26]~I .input_sync_reset = "none";
defparam \Instruction_EX[26]~I .oe_async_reset = "none";
defparam \Instruction_EX[26]~I .oe_power_up = "low";
defparam \Instruction_EX[26]~I .oe_register_mode = "none";
defparam \Instruction_EX[26]~I .oe_sync_reset = "none";
defparam \Instruction_EX[26]~I .operation_mode = "output";
defparam \Instruction_EX[26]~I .output_async_reset = "none";
defparam \Instruction_EX[26]~I .output_power_up = "low";
defparam \Instruction_EX[26]~I .output_register_mode = "none";
defparam \Instruction_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[27]));
// synopsys translate_off
defparam \Instruction_EX[27]~I .input_async_reset = "none";
defparam \Instruction_EX[27]~I .input_power_up = "low";
defparam \Instruction_EX[27]~I .input_register_mode = "none";
defparam \Instruction_EX[27]~I .input_sync_reset = "none";
defparam \Instruction_EX[27]~I .oe_async_reset = "none";
defparam \Instruction_EX[27]~I .oe_power_up = "low";
defparam \Instruction_EX[27]~I .oe_register_mode = "none";
defparam \Instruction_EX[27]~I .oe_sync_reset = "none";
defparam \Instruction_EX[27]~I .operation_mode = "output";
defparam \Instruction_EX[27]~I .output_async_reset = "none";
defparam \Instruction_EX[27]~I .output_power_up = "low";
defparam \Instruction_EX[27]~I .output_register_mode = "none";
defparam \Instruction_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[28]));
// synopsys translate_off
defparam \Instruction_EX[28]~I .input_async_reset = "none";
defparam \Instruction_EX[28]~I .input_power_up = "low";
defparam \Instruction_EX[28]~I .input_register_mode = "none";
defparam \Instruction_EX[28]~I .input_sync_reset = "none";
defparam \Instruction_EX[28]~I .oe_async_reset = "none";
defparam \Instruction_EX[28]~I .oe_power_up = "low";
defparam \Instruction_EX[28]~I .oe_register_mode = "none";
defparam \Instruction_EX[28]~I .oe_sync_reset = "none";
defparam \Instruction_EX[28]~I .operation_mode = "output";
defparam \Instruction_EX[28]~I .output_async_reset = "none";
defparam \Instruction_EX[28]~I .output_power_up = "low";
defparam \Instruction_EX[28]~I .output_register_mode = "none";
defparam \Instruction_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[29]));
// synopsys translate_off
defparam \Instruction_EX[29]~I .input_async_reset = "none";
defparam \Instruction_EX[29]~I .input_power_up = "low";
defparam \Instruction_EX[29]~I .input_register_mode = "none";
defparam \Instruction_EX[29]~I .input_sync_reset = "none";
defparam \Instruction_EX[29]~I .oe_async_reset = "none";
defparam \Instruction_EX[29]~I .oe_power_up = "low";
defparam \Instruction_EX[29]~I .oe_register_mode = "none";
defparam \Instruction_EX[29]~I .oe_sync_reset = "none";
defparam \Instruction_EX[29]~I .operation_mode = "output";
defparam \Instruction_EX[29]~I .output_async_reset = "none";
defparam \Instruction_EX[29]~I .output_power_up = "low";
defparam \Instruction_EX[29]~I .output_register_mode = "none";
defparam \Instruction_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[30]));
// synopsys translate_off
defparam \Instruction_EX[30]~I .input_async_reset = "none";
defparam \Instruction_EX[30]~I .input_power_up = "low";
defparam \Instruction_EX[30]~I .input_register_mode = "none";
defparam \Instruction_EX[30]~I .input_sync_reset = "none";
defparam \Instruction_EX[30]~I .oe_async_reset = "none";
defparam \Instruction_EX[30]~I .oe_power_up = "low";
defparam \Instruction_EX[30]~I .oe_register_mode = "none";
defparam \Instruction_EX[30]~I .oe_sync_reset = "none";
defparam \Instruction_EX[30]~I .operation_mode = "output";
defparam \Instruction_EX[30]~I .output_async_reset = "none";
defparam \Instruction_EX[30]~I .output_power_up = "low";
defparam \Instruction_EX[30]~I .output_register_mode = "none";
defparam \Instruction_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[31]));
// synopsys translate_off
defparam \Instruction_EX[31]~I .input_async_reset = "none";
defparam \Instruction_EX[31]~I .input_power_up = "low";
defparam \Instruction_EX[31]~I .input_register_mode = "none";
defparam \Instruction_EX[31]~I .input_sync_reset = "none";
defparam \Instruction_EX[31]~I .oe_async_reset = "none";
defparam \Instruction_EX[31]~I .oe_power_up = "low";
defparam \Instruction_EX[31]~I .oe_register_mode = "none";
defparam \Instruction_EX[31]~I .oe_sync_reset = "none";
defparam \Instruction_EX[31]~I .operation_mode = "output";
defparam \Instruction_EX[31]~I .output_async_reset = "none";
defparam \Instruction_EX[31]~I .output_power_up = "low";
defparam \Instruction_EX[31]~I .output_register_mode = "none";
defparam \Instruction_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegWrite_WB~I (
	.datain(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_WB));
// synopsys translate_off
defparam \RegWrite_WB~I .input_async_reset = "none";
defparam \RegWrite_WB~I .input_power_up = "low";
defparam \RegWrite_WB~I .input_register_mode = "none";
defparam \RegWrite_WB~I .input_sync_reset = "none";
defparam \RegWrite_WB~I .oe_async_reset = "none";
defparam \RegWrite_WB~I .oe_power_up = "low";
defparam \RegWrite_WB~I .oe_register_mode = "none";
defparam \RegWrite_WB~I .oe_sync_reset = "none";
defparam \RegWrite_WB~I .operation_mode = "output";
defparam \RegWrite_WB~I .output_async_reset = "none";
defparam \RegWrite_WB~I .output_power_up = "low";
defparam \RegWrite_WB~I .output_register_mode = "none";
defparam \RegWrite_WB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemtoReg_WB~I (
	.datain(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemtoReg_WB));
// synopsys translate_off
defparam \MemtoReg_WB~I .input_async_reset = "none";
defparam \MemtoReg_WB~I .input_power_up = "low";
defparam \MemtoReg_WB~I .input_register_mode = "none";
defparam \MemtoReg_WB~I .input_sync_reset = "none";
defparam \MemtoReg_WB~I .oe_async_reset = "none";
defparam \MemtoReg_WB~I .oe_power_up = "low";
defparam \MemtoReg_WB~I .oe_register_mode = "none";
defparam \MemtoReg_WB~I .oe_sync_reset = "none";
defparam \MemtoReg_WB~I .operation_mode = "output";
defparam \MemtoReg_WB~I .output_async_reset = "none";
defparam \MemtoReg_WB~I .output_power_up = "low";
defparam \MemtoReg_WB~I .output_register_mode = "none";
defparam \MemtoReg_WB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB));
// synopsys translate_off
defparam \Read_Data_WB~I .input_async_reset = "none";
defparam \Read_Data_WB~I .input_power_up = "low";
defparam \Read_Data_WB~I .input_register_mode = "none";
defparam \Read_Data_WB~I .input_sync_reset = "none";
defparam \Read_Data_WB~I .oe_async_reset = "none";
defparam \Read_Data_WB~I .oe_power_up = "low";
defparam \Read_Data_WB~I .oe_register_mode = "none";
defparam \Read_Data_WB~I .oe_sync_reset = "none";
defparam \Read_Data_WB~I .operation_mode = "output";
defparam \Read_Data_WB~I .output_async_reset = "none";
defparam \Read_Data_WB~I .output_power_up = "low";
defparam \Read_Data_WB~I .output_register_mode = "none";
defparam \Read_Data_WB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[0]));
// synopsys translate_off
defparam \ALU_Result_WB[0]~I .input_async_reset = "none";
defparam \ALU_Result_WB[0]~I .input_power_up = "low";
defparam \ALU_Result_WB[0]~I .input_register_mode = "none";
defparam \ALU_Result_WB[0]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_power_up = "low";
defparam \ALU_Result_WB[0]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .operation_mode = "output";
defparam \ALU_Result_WB[0]~I .output_async_reset = "none";
defparam \ALU_Result_WB[0]~I .output_power_up = "low";
defparam \ALU_Result_WB[0]~I .output_register_mode = "none";
defparam \ALU_Result_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[1]));
// synopsys translate_off
defparam \ALU_Result_WB[1]~I .input_async_reset = "none";
defparam \ALU_Result_WB[1]~I .input_power_up = "low";
defparam \ALU_Result_WB[1]~I .input_register_mode = "none";
defparam \ALU_Result_WB[1]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_power_up = "low";
defparam \ALU_Result_WB[1]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .operation_mode = "output";
defparam \ALU_Result_WB[1]~I .output_async_reset = "none";
defparam \ALU_Result_WB[1]~I .output_power_up = "low";
defparam \ALU_Result_WB[1]~I .output_register_mode = "none";
defparam \ALU_Result_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[2]));
// synopsys translate_off
defparam \ALU_Result_WB[2]~I .input_async_reset = "none";
defparam \ALU_Result_WB[2]~I .input_power_up = "low";
defparam \ALU_Result_WB[2]~I .input_register_mode = "none";
defparam \ALU_Result_WB[2]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_power_up = "low";
defparam \ALU_Result_WB[2]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .operation_mode = "output";
defparam \ALU_Result_WB[2]~I .output_async_reset = "none";
defparam \ALU_Result_WB[2]~I .output_power_up = "low";
defparam \ALU_Result_WB[2]~I .output_register_mode = "none";
defparam \ALU_Result_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[3]));
// synopsys translate_off
defparam \ALU_Result_WB[3]~I .input_async_reset = "none";
defparam \ALU_Result_WB[3]~I .input_power_up = "low";
defparam \ALU_Result_WB[3]~I .input_register_mode = "none";
defparam \ALU_Result_WB[3]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_power_up = "low";
defparam \ALU_Result_WB[3]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .operation_mode = "output";
defparam \ALU_Result_WB[3]~I .output_async_reset = "none";
defparam \ALU_Result_WB[3]~I .output_power_up = "low";
defparam \ALU_Result_WB[3]~I .output_register_mode = "none";
defparam \ALU_Result_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[4]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[4]));
// synopsys translate_off
defparam \ALU_Result_WB[4]~I .input_async_reset = "none";
defparam \ALU_Result_WB[4]~I .input_power_up = "low";
defparam \ALU_Result_WB[4]~I .input_register_mode = "none";
defparam \ALU_Result_WB[4]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_power_up = "low";
defparam \ALU_Result_WB[4]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .operation_mode = "output";
defparam \ALU_Result_WB[4]~I .output_async_reset = "none";
defparam \ALU_Result_WB[4]~I .output_power_up = "low";
defparam \ALU_Result_WB[4]~I .output_register_mode = "none";
defparam \ALU_Result_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[5]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[5]));
// synopsys translate_off
defparam \ALU_Result_WB[5]~I .input_async_reset = "none";
defparam \ALU_Result_WB[5]~I .input_power_up = "low";
defparam \ALU_Result_WB[5]~I .input_register_mode = "none";
defparam \ALU_Result_WB[5]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_power_up = "low";
defparam \ALU_Result_WB[5]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .operation_mode = "output";
defparam \ALU_Result_WB[5]~I .output_async_reset = "none";
defparam \ALU_Result_WB[5]~I .output_power_up = "low";
defparam \ALU_Result_WB[5]~I .output_register_mode = "none";
defparam \ALU_Result_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[6]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[6]));
// synopsys translate_off
defparam \ALU_Result_WB[6]~I .input_async_reset = "none";
defparam \ALU_Result_WB[6]~I .input_power_up = "low";
defparam \ALU_Result_WB[6]~I .input_register_mode = "none";
defparam \ALU_Result_WB[6]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_power_up = "low";
defparam \ALU_Result_WB[6]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .operation_mode = "output";
defparam \ALU_Result_WB[6]~I .output_async_reset = "none";
defparam \ALU_Result_WB[6]~I .output_power_up = "low";
defparam \ALU_Result_WB[6]~I .output_register_mode = "none";
defparam \ALU_Result_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[7]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[7]));
// synopsys translate_off
defparam \ALU_Result_WB[7]~I .input_async_reset = "none";
defparam \ALU_Result_WB[7]~I .input_power_up = "low";
defparam \ALU_Result_WB[7]~I .input_register_mode = "none";
defparam \ALU_Result_WB[7]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_power_up = "low";
defparam \ALU_Result_WB[7]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .operation_mode = "output";
defparam \ALU_Result_WB[7]~I .output_async_reset = "none";
defparam \ALU_Result_WB[7]~I .output_power_up = "low";
defparam \ALU_Result_WB[7]~I .output_register_mode = "none";
defparam \ALU_Result_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[8]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[8]));
// synopsys translate_off
defparam \ALU_Result_WB[8]~I .input_async_reset = "none";
defparam \ALU_Result_WB[8]~I .input_power_up = "low";
defparam \ALU_Result_WB[8]~I .input_register_mode = "none";
defparam \ALU_Result_WB[8]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_power_up = "low";
defparam \ALU_Result_WB[8]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .operation_mode = "output";
defparam \ALU_Result_WB[8]~I .output_async_reset = "none";
defparam \ALU_Result_WB[8]~I .output_power_up = "low";
defparam \ALU_Result_WB[8]~I .output_register_mode = "none";
defparam \ALU_Result_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[9]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[9]));
// synopsys translate_off
defparam \ALU_Result_WB[9]~I .input_async_reset = "none";
defparam \ALU_Result_WB[9]~I .input_power_up = "low";
defparam \ALU_Result_WB[9]~I .input_register_mode = "none";
defparam \ALU_Result_WB[9]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_power_up = "low";
defparam \ALU_Result_WB[9]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .operation_mode = "output";
defparam \ALU_Result_WB[9]~I .output_async_reset = "none";
defparam \ALU_Result_WB[9]~I .output_power_up = "low";
defparam \ALU_Result_WB[9]~I .output_register_mode = "none";
defparam \ALU_Result_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[10]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[10]));
// synopsys translate_off
defparam \ALU_Result_WB[10]~I .input_async_reset = "none";
defparam \ALU_Result_WB[10]~I .input_power_up = "low";
defparam \ALU_Result_WB[10]~I .input_register_mode = "none";
defparam \ALU_Result_WB[10]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_power_up = "low";
defparam \ALU_Result_WB[10]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .operation_mode = "output";
defparam \ALU_Result_WB[10]~I .output_async_reset = "none";
defparam \ALU_Result_WB[10]~I .output_power_up = "low";
defparam \ALU_Result_WB[10]~I .output_register_mode = "none";
defparam \ALU_Result_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[11]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[11]));
// synopsys translate_off
defparam \ALU_Result_WB[11]~I .input_async_reset = "none";
defparam \ALU_Result_WB[11]~I .input_power_up = "low";
defparam \ALU_Result_WB[11]~I .input_register_mode = "none";
defparam \ALU_Result_WB[11]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_power_up = "low";
defparam \ALU_Result_WB[11]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .operation_mode = "output";
defparam \ALU_Result_WB[11]~I .output_async_reset = "none";
defparam \ALU_Result_WB[11]~I .output_power_up = "low";
defparam \ALU_Result_WB[11]~I .output_register_mode = "none";
defparam \ALU_Result_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[12]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[12]));
// synopsys translate_off
defparam \ALU_Result_WB[12]~I .input_async_reset = "none";
defparam \ALU_Result_WB[12]~I .input_power_up = "low";
defparam \ALU_Result_WB[12]~I .input_register_mode = "none";
defparam \ALU_Result_WB[12]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_power_up = "low";
defparam \ALU_Result_WB[12]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .operation_mode = "output";
defparam \ALU_Result_WB[12]~I .output_async_reset = "none";
defparam \ALU_Result_WB[12]~I .output_power_up = "low";
defparam \ALU_Result_WB[12]~I .output_register_mode = "none";
defparam \ALU_Result_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[13]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[13]));
// synopsys translate_off
defparam \ALU_Result_WB[13]~I .input_async_reset = "none";
defparam \ALU_Result_WB[13]~I .input_power_up = "low";
defparam \ALU_Result_WB[13]~I .input_register_mode = "none";
defparam \ALU_Result_WB[13]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_power_up = "low";
defparam \ALU_Result_WB[13]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .operation_mode = "output";
defparam \ALU_Result_WB[13]~I .output_async_reset = "none";
defparam \ALU_Result_WB[13]~I .output_power_up = "low";
defparam \ALU_Result_WB[13]~I .output_register_mode = "none";
defparam \ALU_Result_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[14]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[14]));
// synopsys translate_off
defparam \ALU_Result_WB[14]~I .input_async_reset = "none";
defparam \ALU_Result_WB[14]~I .input_power_up = "low";
defparam \ALU_Result_WB[14]~I .input_register_mode = "none";
defparam \ALU_Result_WB[14]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_power_up = "low";
defparam \ALU_Result_WB[14]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .operation_mode = "output";
defparam \ALU_Result_WB[14]~I .output_async_reset = "none";
defparam \ALU_Result_WB[14]~I .output_power_up = "low";
defparam \ALU_Result_WB[14]~I .output_register_mode = "none";
defparam \ALU_Result_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[15]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[15]));
// synopsys translate_off
defparam \ALU_Result_WB[15]~I .input_async_reset = "none";
defparam \ALU_Result_WB[15]~I .input_power_up = "low";
defparam \ALU_Result_WB[15]~I .input_register_mode = "none";
defparam \ALU_Result_WB[15]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_power_up = "low";
defparam \ALU_Result_WB[15]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .operation_mode = "output";
defparam \ALU_Result_WB[15]~I .output_async_reset = "none";
defparam \ALU_Result_WB[15]~I .output_power_up = "low";
defparam \ALU_Result_WB[15]~I .output_register_mode = "none";
defparam \ALU_Result_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[16]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[16]));
// synopsys translate_off
defparam \ALU_Result_WB[16]~I .input_async_reset = "none";
defparam \ALU_Result_WB[16]~I .input_power_up = "low";
defparam \ALU_Result_WB[16]~I .input_register_mode = "none";
defparam \ALU_Result_WB[16]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_power_up = "low";
defparam \ALU_Result_WB[16]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .operation_mode = "output";
defparam \ALU_Result_WB[16]~I .output_async_reset = "none";
defparam \ALU_Result_WB[16]~I .output_power_up = "low";
defparam \ALU_Result_WB[16]~I .output_register_mode = "none";
defparam \ALU_Result_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[17]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[17]));
// synopsys translate_off
defparam \ALU_Result_WB[17]~I .input_async_reset = "none";
defparam \ALU_Result_WB[17]~I .input_power_up = "low";
defparam \ALU_Result_WB[17]~I .input_register_mode = "none";
defparam \ALU_Result_WB[17]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_power_up = "low";
defparam \ALU_Result_WB[17]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .operation_mode = "output";
defparam \ALU_Result_WB[17]~I .output_async_reset = "none";
defparam \ALU_Result_WB[17]~I .output_power_up = "low";
defparam \ALU_Result_WB[17]~I .output_register_mode = "none";
defparam \ALU_Result_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[18]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[18]));
// synopsys translate_off
defparam \ALU_Result_WB[18]~I .input_async_reset = "none";
defparam \ALU_Result_WB[18]~I .input_power_up = "low";
defparam \ALU_Result_WB[18]~I .input_register_mode = "none";
defparam \ALU_Result_WB[18]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_power_up = "low";
defparam \ALU_Result_WB[18]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .operation_mode = "output";
defparam \ALU_Result_WB[18]~I .output_async_reset = "none";
defparam \ALU_Result_WB[18]~I .output_power_up = "low";
defparam \ALU_Result_WB[18]~I .output_register_mode = "none";
defparam \ALU_Result_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[19]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[19]));
// synopsys translate_off
defparam \ALU_Result_WB[19]~I .input_async_reset = "none";
defparam \ALU_Result_WB[19]~I .input_power_up = "low";
defparam \ALU_Result_WB[19]~I .input_register_mode = "none";
defparam \ALU_Result_WB[19]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_power_up = "low";
defparam \ALU_Result_WB[19]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .operation_mode = "output";
defparam \ALU_Result_WB[19]~I .output_async_reset = "none";
defparam \ALU_Result_WB[19]~I .output_power_up = "low";
defparam \ALU_Result_WB[19]~I .output_register_mode = "none";
defparam \ALU_Result_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[20]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[20]));
// synopsys translate_off
defparam \ALU_Result_WB[20]~I .input_async_reset = "none";
defparam \ALU_Result_WB[20]~I .input_power_up = "low";
defparam \ALU_Result_WB[20]~I .input_register_mode = "none";
defparam \ALU_Result_WB[20]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_power_up = "low";
defparam \ALU_Result_WB[20]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .operation_mode = "output";
defparam \ALU_Result_WB[20]~I .output_async_reset = "none";
defparam \ALU_Result_WB[20]~I .output_power_up = "low";
defparam \ALU_Result_WB[20]~I .output_register_mode = "none";
defparam \ALU_Result_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[21]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[21]));
// synopsys translate_off
defparam \ALU_Result_WB[21]~I .input_async_reset = "none";
defparam \ALU_Result_WB[21]~I .input_power_up = "low";
defparam \ALU_Result_WB[21]~I .input_register_mode = "none";
defparam \ALU_Result_WB[21]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_power_up = "low";
defparam \ALU_Result_WB[21]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .operation_mode = "output";
defparam \ALU_Result_WB[21]~I .output_async_reset = "none";
defparam \ALU_Result_WB[21]~I .output_power_up = "low";
defparam \ALU_Result_WB[21]~I .output_register_mode = "none";
defparam \ALU_Result_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[22]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[22]));
// synopsys translate_off
defparam \ALU_Result_WB[22]~I .input_async_reset = "none";
defparam \ALU_Result_WB[22]~I .input_power_up = "low";
defparam \ALU_Result_WB[22]~I .input_register_mode = "none";
defparam \ALU_Result_WB[22]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_power_up = "low";
defparam \ALU_Result_WB[22]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .operation_mode = "output";
defparam \ALU_Result_WB[22]~I .output_async_reset = "none";
defparam \ALU_Result_WB[22]~I .output_power_up = "low";
defparam \ALU_Result_WB[22]~I .output_register_mode = "none";
defparam \ALU_Result_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[23]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[23]));
// synopsys translate_off
defparam \ALU_Result_WB[23]~I .input_async_reset = "none";
defparam \ALU_Result_WB[23]~I .input_power_up = "low";
defparam \ALU_Result_WB[23]~I .input_register_mode = "none";
defparam \ALU_Result_WB[23]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_power_up = "low";
defparam \ALU_Result_WB[23]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .operation_mode = "output";
defparam \ALU_Result_WB[23]~I .output_async_reset = "none";
defparam \ALU_Result_WB[23]~I .output_power_up = "low";
defparam \ALU_Result_WB[23]~I .output_register_mode = "none";
defparam \ALU_Result_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[24]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[24]));
// synopsys translate_off
defparam \ALU_Result_WB[24]~I .input_async_reset = "none";
defparam \ALU_Result_WB[24]~I .input_power_up = "low";
defparam \ALU_Result_WB[24]~I .input_register_mode = "none";
defparam \ALU_Result_WB[24]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_power_up = "low";
defparam \ALU_Result_WB[24]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .operation_mode = "output";
defparam \ALU_Result_WB[24]~I .output_async_reset = "none";
defparam \ALU_Result_WB[24]~I .output_power_up = "low";
defparam \ALU_Result_WB[24]~I .output_register_mode = "none";
defparam \ALU_Result_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[25]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[25]));
// synopsys translate_off
defparam \ALU_Result_WB[25]~I .input_async_reset = "none";
defparam \ALU_Result_WB[25]~I .input_power_up = "low";
defparam \ALU_Result_WB[25]~I .input_register_mode = "none";
defparam \ALU_Result_WB[25]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_power_up = "low";
defparam \ALU_Result_WB[25]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .operation_mode = "output";
defparam \ALU_Result_WB[25]~I .output_async_reset = "none";
defparam \ALU_Result_WB[25]~I .output_power_up = "low";
defparam \ALU_Result_WB[25]~I .output_register_mode = "none";
defparam \ALU_Result_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[26]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[26]));
// synopsys translate_off
defparam \ALU_Result_WB[26]~I .input_async_reset = "none";
defparam \ALU_Result_WB[26]~I .input_power_up = "low";
defparam \ALU_Result_WB[26]~I .input_register_mode = "none";
defparam \ALU_Result_WB[26]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_power_up = "low";
defparam \ALU_Result_WB[26]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .operation_mode = "output";
defparam \ALU_Result_WB[26]~I .output_async_reset = "none";
defparam \ALU_Result_WB[26]~I .output_power_up = "low";
defparam \ALU_Result_WB[26]~I .output_register_mode = "none";
defparam \ALU_Result_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[27]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[27]));
// synopsys translate_off
defparam \ALU_Result_WB[27]~I .input_async_reset = "none";
defparam \ALU_Result_WB[27]~I .input_power_up = "low";
defparam \ALU_Result_WB[27]~I .input_register_mode = "none";
defparam \ALU_Result_WB[27]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_power_up = "low";
defparam \ALU_Result_WB[27]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .operation_mode = "output";
defparam \ALU_Result_WB[27]~I .output_async_reset = "none";
defparam \ALU_Result_WB[27]~I .output_power_up = "low";
defparam \ALU_Result_WB[27]~I .output_register_mode = "none";
defparam \ALU_Result_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[28]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[28]));
// synopsys translate_off
defparam \ALU_Result_WB[28]~I .input_async_reset = "none";
defparam \ALU_Result_WB[28]~I .input_power_up = "low";
defparam \ALU_Result_WB[28]~I .input_register_mode = "none";
defparam \ALU_Result_WB[28]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_power_up = "low";
defparam \ALU_Result_WB[28]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .operation_mode = "output";
defparam \ALU_Result_WB[28]~I .output_async_reset = "none";
defparam \ALU_Result_WB[28]~I .output_power_up = "low";
defparam \ALU_Result_WB[28]~I .output_register_mode = "none";
defparam \ALU_Result_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[29]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[29]));
// synopsys translate_off
defparam \ALU_Result_WB[29]~I .input_async_reset = "none";
defparam \ALU_Result_WB[29]~I .input_power_up = "low";
defparam \ALU_Result_WB[29]~I .input_register_mode = "none";
defparam \ALU_Result_WB[29]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_power_up = "low";
defparam \ALU_Result_WB[29]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .operation_mode = "output";
defparam \ALU_Result_WB[29]~I .output_async_reset = "none";
defparam \ALU_Result_WB[29]~I .output_power_up = "low";
defparam \ALU_Result_WB[29]~I .output_register_mode = "none";
defparam \ALU_Result_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[30]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[30]));
// synopsys translate_off
defparam \ALU_Result_WB[30]~I .input_async_reset = "none";
defparam \ALU_Result_WB[30]~I .input_power_up = "low";
defparam \ALU_Result_WB[30]~I .input_register_mode = "none";
defparam \ALU_Result_WB[30]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_power_up = "low";
defparam \ALU_Result_WB[30]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .operation_mode = "output";
defparam \ALU_Result_WB[30]~I .output_async_reset = "none";
defparam \ALU_Result_WB[30]~I .output_power_up = "low";
defparam \ALU_Result_WB[30]~I .output_register_mode = "none";
defparam \ALU_Result_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[31]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[31]));
// synopsys translate_off
defparam \ALU_Result_WB[31]~I .input_async_reset = "none";
defparam \ALU_Result_WB[31]~I .input_power_up = "low";
defparam \ALU_Result_WB[31]~I .input_register_mode = "none";
defparam \ALU_Result_WB[31]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_power_up = "low";
defparam \ALU_Result_WB[31]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .operation_mode = "output";
defparam \ALU_Result_WB[31]~I .output_async_reset = "none";
defparam \ALU_Result_WB[31]~I .output_power_up = "low";
defparam \ALU_Result_WB[31]~I .output_register_mode = "none";
defparam \ALU_Result_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[0]));
// synopsys translate_off
defparam \Write_Register_WB[0]~I .input_async_reset = "none";
defparam \Write_Register_WB[0]~I .input_power_up = "low";
defparam \Write_Register_WB[0]~I .input_register_mode = "none";
defparam \Write_Register_WB[0]~I .input_sync_reset = "none";
defparam \Write_Register_WB[0]~I .oe_async_reset = "none";
defparam \Write_Register_WB[0]~I .oe_power_up = "low";
defparam \Write_Register_WB[0]~I .oe_register_mode = "none";
defparam \Write_Register_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[0]~I .operation_mode = "output";
defparam \Write_Register_WB[0]~I .output_async_reset = "none";
defparam \Write_Register_WB[0]~I .output_power_up = "low";
defparam \Write_Register_WB[0]~I .output_register_mode = "none";
defparam \Write_Register_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[1]));
// synopsys translate_off
defparam \Write_Register_WB[1]~I .input_async_reset = "none";
defparam \Write_Register_WB[1]~I .input_power_up = "low";
defparam \Write_Register_WB[1]~I .input_register_mode = "none";
defparam \Write_Register_WB[1]~I .input_sync_reset = "none";
defparam \Write_Register_WB[1]~I .oe_async_reset = "none";
defparam \Write_Register_WB[1]~I .oe_power_up = "low";
defparam \Write_Register_WB[1]~I .oe_register_mode = "none";
defparam \Write_Register_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[1]~I .operation_mode = "output";
defparam \Write_Register_WB[1]~I .output_async_reset = "none";
defparam \Write_Register_WB[1]~I .output_power_up = "low";
defparam \Write_Register_WB[1]~I .output_register_mode = "none";
defparam \Write_Register_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[2]));
// synopsys translate_off
defparam \Write_Register_WB[2]~I .input_async_reset = "none";
defparam \Write_Register_WB[2]~I .input_power_up = "low";
defparam \Write_Register_WB[2]~I .input_register_mode = "none";
defparam \Write_Register_WB[2]~I .input_sync_reset = "none";
defparam \Write_Register_WB[2]~I .oe_async_reset = "none";
defparam \Write_Register_WB[2]~I .oe_power_up = "low";
defparam \Write_Register_WB[2]~I .oe_register_mode = "none";
defparam \Write_Register_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[2]~I .operation_mode = "output";
defparam \Write_Register_WB[2]~I .output_async_reset = "none";
defparam \Write_Register_WB[2]~I .output_power_up = "low";
defparam \Write_Register_WB[2]~I .output_register_mode = "none";
defparam \Write_Register_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[3]));
// synopsys translate_off
defparam \Write_Register_WB[3]~I .input_async_reset = "none";
defparam \Write_Register_WB[3]~I .input_power_up = "low";
defparam \Write_Register_WB[3]~I .input_register_mode = "none";
defparam \Write_Register_WB[3]~I .input_sync_reset = "none";
defparam \Write_Register_WB[3]~I .oe_async_reset = "none";
defparam \Write_Register_WB[3]~I .oe_power_up = "low";
defparam \Write_Register_WB[3]~I .oe_register_mode = "none";
defparam \Write_Register_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[3]~I .operation_mode = "output";
defparam \Write_Register_WB[3]~I .output_async_reset = "none";
defparam \Write_Register_WB[3]~I .output_power_up = "low";
defparam \Write_Register_WB[3]~I .output_register_mode = "none";
defparam \Write_Register_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[4]));
// synopsys translate_off
defparam \Write_Register_WB[4]~I .input_async_reset = "none";
defparam \Write_Register_WB[4]~I .input_power_up = "low";
defparam \Write_Register_WB[4]~I .input_register_mode = "none";
defparam \Write_Register_WB[4]~I .input_sync_reset = "none";
defparam \Write_Register_WB[4]~I .oe_async_reset = "none";
defparam \Write_Register_WB[4]~I .oe_power_up = "low";
defparam \Write_Register_WB[4]~I .oe_register_mode = "none";
defparam \Write_Register_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[4]~I .operation_mode = "output";
defparam \Write_Register_WB[4]~I .output_async_reset = "none";
defparam \Write_Register_WB[4]~I .output_power_up = "low";
defparam \Write_Register_WB[4]~I .output_register_mode = "none";
defparam \Write_Register_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
