/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 152 344 320 360)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 19 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 152 384 320 400)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "rst" (rect 5 0 17 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 152 424 336 440)
	(text "INPUT" (rect 141 0 169 10)(font "Arial" (font_size 6)))
	(text "Phase_cntrl[1..0]" (rect 5 0 88 12)(font "Arial" ))
	(pt 184 8)
	(drawing
		(line (pt 100 12)(pt 125 12))
		(line (pt 100 4)(pt 125 4))
		(line (pt 129 8)(pt 184 8))
		(line (pt 100 12)(pt 100 4))
		(line (pt 125 4)(pt 129 8))
		(line (pt 125 12)(pt 129 8))
	)
	(text "VCC" (rect 144 7 164 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 984 368 1160 384)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DDS_Out[7..0]" (rect 90 0 163 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 432 344 648 456)
	(text "DDS_In" (rect 5 0 43 12)(font "Arial" ))
	(text "inst" (rect 8 96 25 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 12 12)(font "Arial" ))
		(text "rst" (rect 21 43 33 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Phase_cntrl[1..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "Phase_cntrl[1..0]" (rect 21 59 104 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 216 32)
		(output)
		(text "regOut[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "regOut[7..0]" (rect 146 27 205 39)(font "Arial" ))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 96))
	)
)
(symbol
	(rect 752 344 968 472)
	(text "ROM" (rect 93 0 128 16)(font "Arial" (font_size 10)))
	(text "inst3" (rect 8 112 31 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[7..0]" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "address[7..0]" (rect 4 18 79 32)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 88 32)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 98 33 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112))
	)
	(port
		(pt 216 32)
		(output)
		(text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
		(text "q[7..0]" (rect 183 18 218 32)(font "Arial" (font_size 8)))
		(line (pt 216 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(text "8 bits" (rect 109 23 121 50)(font "Arial" )(vertical))
		(text "256 words" (rect 120 13 132 62)(font "Arial" )(vertical))
		(text "Block type: AUTO" (rect 48 114 137 126)(font "Arial" ))
		(line (pt 104 24)(pt 136 24))
		(line (pt 136 24)(pt 136 96))
		(line (pt 136 96)(pt 104 96))
		(line (pt 104 96)(pt 104 24))
		(line (pt 118 58)(pt 123 63))
		(line (pt 118 62)(pt 123 57))
		(line (pt 88 27)(pt 96 27))
		(line (pt 96 27)(pt 96 39))
		(line (pt 96 39)(pt 88 39))
		(line (pt 88 39)(pt 88 27))
		(line (pt 88 34)(pt 90 36))
		(line (pt 90 36)(pt 88 38))
		(line (pt 80 36)(pt 88 36))
		(line (pt 96 32)(pt 104 32)(line_width 3))
		(line (pt 80 112)(pt 80 36))
		(line (pt 0 0)(pt 217 0))
		(line (pt 217 0)(pt 217 130))
		(line (pt 0 130)(pt 217 130))
		(line (pt 0 0)(pt 0 130))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
	)
)
(connector
	(pt 752 376)
	(pt 648 376)
	(bus)
)
(connector
	(pt 752 456)
	(pt 696 456)
)
(connector
	(pt 696 512)
	(pt 696 456)
)
(connector
	(pt 696 512)
	(pt 376 512)
)
(connector
	(pt 432 376)
	(pt 376 376)
)
(connector
	(pt 968 376)
	(pt 984 376)
	(bus)
)
(connector
	(pt 344 408)
	(pt 344 432)
	(bus)
)
(connector
	(pt 344 432)
	(pt 336 432)
	(bus)
)
(connector
	(pt 344 408)
	(pt 432 408)
	(bus)
)
(connector
	(pt 320 392)
	(pt 432 392)
)
(connector
	(pt 376 352)
	(pt 320 352)
)
(connector
	(pt 376 352)
	(pt 376 376)
)
(connector
	(pt 376 376)
	(pt 376 512)
)
(junction (pt 376 376))
