#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 14 05:28:03 2022
# Process ID: 13904
# Current directory: C:/Users/danel/Desktop/IAS0150_FPGA_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7412 C:\Users\danel\Desktop\IAS0150_FPGA_project\IAS0150_FPGA_project.xpr
# Log file: C:/Users/danel/Desktop/IAS0150_FPGA_project/vivado.log
# Journal file: C:/Users/danel/Desktop/IAS0150_FPGA_project\vivado.jou
# Running On: LAPTOP-6O9MPDIM, OS: Windows, CPU Frequency: 2371 MHz, CPU Physical cores: 6, Host memory: 7969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1 -checks TIMING-14
opt_design
report_methodology -name ultrafast_methodology_2
close_design
open_run synth_1 -name synth_1
opt_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
reset_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
close_design
launch_runs impl_1 -jobs 3
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
