Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 24 13:25:16 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a15tiftg256-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 44
+-----------+----------+--------------------------------------------------------+--------+
| Rule      | Severity | Description                                            | Checks |
+-----------+----------+--------------------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 8      |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1      |
| TIMING-18 | Warning  | Missing input or output delay                          | 32     |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 2      |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1      |
+-----------+----------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell microblaze_i/st[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) control_i/adc_oe_reg[1]_lopt_replica/PRE,
control_i/adc_oe_reg[1]_lopt_replica_2/PRE,
control_i/adc_oe_reg[1]_lopt_replica_3/PRE, control_i/usb_idx_reg[7]/CLR,
control_i/usb_idx_reg[8]/CLR, control_i/usb_idx_reg[9]/CLR,
control_i/usb_write_n_reg/PRE, control_i/usb_writedata_reg[0]/CLR,
control_i/usb_writedata_reg[1]/CLR, control_i/usb_writedata_reg[2]/CLR,
control_i/usb_writedata_reg[3]/CLR, control_i/usb_writedata_reg[4]/CLR,
control_i/usb_writedata_reg[5]/CLR, control_i/usb_writedata_reg[6]/CLR,
control_i/usb_writedata_reg[7]/CLR (the first 15 of 152 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_data[0] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_data[10] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_data[11] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_data[1] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_data[2] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_data[3] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_data[4] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_data[5] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_data[6] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_data[7] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_data[8] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_data[9] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adf_muxout relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on usb_rxf relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on usb_txe relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on adc_oe[0] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on adc_oe[1] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on adc_shdn[0] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on adc_shdn[1] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on pa_en relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on usb_data[0] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on usb_data[1] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on usb_data[2] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on usb_data[3] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on usb_data[4] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on usb_data[5] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on usb_data[6] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on usb_data[7] relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on usb_oe relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on usb_rd relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on usb_wr relative to the rising and/or falling clock edge(s) of usb_clkout.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_3_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '43' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '43' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 25.000 -name sysclk -waveform {0.000 12.500} -add [get_ports sysclk] (Source: C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc (Line: 2))
Previous: create_clock -period 25.000 [get_ports sysclk] (Source: c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc (Line: 53))
Related violations: <none>


