<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/acr2/data/xmlReportxbr.dtd">
<document><ascFile>processor_4bit.rpt</ascFile><devFile>C:/Xilinx/acr2/data/xa2c32a.chp</devFile><mfdFile>processor_4bit.mfd</mfdFile><htmlFile logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="VQ44" date="11-11-2025" time="  2:19PM" speed="-6" design="processor_4bit" device="XA2C32A" status="10" eqnType="1" version="1.0" statusStr="Design Rule Checking Failed" swVersion="H.38"/><inputs id="clk"/><inputs id="reset_n"/><inputs id="instruction0_SPECSIG"/><inputs id="instruction10_SPECSIG"/><inputs id="instruction1_SPECSIG"/><inputs id="instruction2_SPECSIG"/><inputs id="instruction3_SPECSIG"/><inputs id="instruction4_SPECSIG"/><inputs id="instruction5_SPECSIG"/><inputs id="instruction6_SPECSIG"/><inputs id="instruction7_SPECSIG"/><inputs id="instruction8_SPECSIG"/><inputs id="instruction9_SPECSIG"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC4_PIN34" pinnum="34"/><pin id="FB1_MC5_PIN33" pinnum="33"/><pin id="FB1_MC6_PIN32" pinnum="32"/><pin id="FB1_MC7_PIN31" pinnum="31"/><pin id="FB1_MC8_PIN30" pinnum="30"/><pin id="FB1_MC9_PIN29" pinnum="29"/><pin id="FB1_MC10_PIN28" pinnum="28"/><pin id="FB1_MC11_PIN27" pinnum="27"/><pin id="FB1_MC12_PIN23" pinnum="23"/><pin id="FB1_MC13_PIN22" pinnum="22"/><pin id="FB1_MC14_PIN21" pinnum="21"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN19" pinnum="19"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" use="VCCAUX" pinnum="35"/><pin id="FB_PIN7" use="VCCIO-UNUSED" pinnum="7"/><pin id="FB_PIN15" use="VCC" pinnum="15"/><pin id="FB_PIN26" use="VCCIO-UNUSED" pinnum="26"/><failuretable><failsig name="N_PZ_437"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_441"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_482"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_484"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="addr0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="addr1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="addr2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="addr3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="alualuadderfa2cout1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="alu_sel0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="alu_sel1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="alu_sel2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="csn"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="current_state0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="current_state1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="mem_out0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="mem_out1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="mem_out2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="mem_out3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="operand0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="operand1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="operand2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="operand3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_0_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_0_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_0_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_0_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_10_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_10_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_10_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_10_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_11_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_11_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_11_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_11_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_12_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_12_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_12_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_12_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_13_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_13_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_13_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_13_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_14_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_14_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_14_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_14_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_15_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_15_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_15_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_15_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_1_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_1_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_1_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_1_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_2_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_2_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_2_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_2_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_3_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_3_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_3_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_3_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_4_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_4_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_4_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_4_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_5_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_5_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_5_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_5_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_6_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_6_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_6_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_6_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_7_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_7_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_7_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_7_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_8_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_8_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_8_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_8_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_9_0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_9_1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_9_2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rammemory_9_3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="result0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="result1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="result2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="result3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="rwn"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig></failuretable><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19"/><PAL/></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="current_state0_SPECSIG"/><signal id="current_state1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="current_state0_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_2_1"><signal id="current_state0_SPECSIG"/></pterm><pterm id="INPUTPINS_2_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_2_3"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="3"><equation id="current_state1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="INPUTPINS_2_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_2_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_2_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_3_1"><signal id="mem_out0_SPECSIG"/><signal id="rwn" negated="ON"/></pterm><pterm id="INPUTPINS_3_2"><signal id="mem_out0_SPECSIG"/><signal id="csn"/></pterm><pterm id="INPUTPINS_3_3"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_15_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_4"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_14_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_5"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_13_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_6"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_12_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_7"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_11_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_8"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_10_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_9"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_9_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_10"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_8_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_11"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_7_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_12"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_6_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_13"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_5_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_14"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_4_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_15"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_3_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_16"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_2_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_17"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_1_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_18"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_0_0_SPECSIG"/></pterm><pterm id="INPUTPINS_3_19"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_3_20"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="25"><equation id="mem_out0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_3_1"/><eq_pterm ptindx="INPUTPINS_3_2"/><eq_pterm ptindx="INPUTPINS_3_3"/><eq_pterm ptindx="INPUTPINS_3_4"/><eq_pterm ptindx="INPUTPINS_3_5"/><eq_pterm ptindx="INPUTPINS_3_6"/><eq_pterm ptindx="INPUTPINS_3_7"/><eq_pterm ptindx="INPUTPINS_3_8"/><eq_pterm ptindx="INPUTPINS_3_9"/><eq_pterm ptindx="INPUTPINS_3_10"/><eq_pterm ptindx="INPUTPINS_3_11"/><eq_pterm ptindx="INPUTPINS_3_12"/><eq_pterm ptindx="INPUTPINS_3_13"/><eq_pterm ptindx="INPUTPINS_3_14"/><eq_pterm ptindx="INPUTPINS_3_15"/><eq_pterm ptindx="INPUTPINS_3_16"/><eq_pterm ptindx="INPUTPINS_3_17"/><eq_pterm ptindx="INPUTPINS_3_18"/></d2><clk><eq_pterm ptindx="INPUTPINS_3_20"/></clk><reset><eq_pterm ptindx="INPUTPINS_3_19"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_4_1"><signal id="current_state0_SPECSIG"/><signal id="current_state1_SPECSIG"/></pterm><pterm id="INPUTPINS_4_2"><signal id="current_state1_SPECSIG"/><signal id="rwn" negated="ON"/></pterm><pterm id="INPUTPINS_4_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_4_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="rwn" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_4_1"/><eq_pterm ptindx="INPUTPINS_4_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_4_4"/></clk><set><eq_pterm ptindx="INPUTPINS_4_3"/></set></equation></unmapped_eqn><pterm id="INPUTPINS_5_1"><signal id="current_state0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_5_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_5_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="3"><equation id="csn" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_5_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_5_3"/></clk><set><eq_pterm ptindx="INPUTPINS_5_2"/></set></equation></unmapped_eqn><pterm id="INPUTPINS_6_1"><signal id="current_state0_SPECSIG"/><signal id="instruction7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_6_2"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_6_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_6_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="addr3_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_6_1"/><eq_pterm ptindx="INPUTPINS_6_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_6_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_6_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_7_1"><signal id="current_state0_SPECSIG"/><signal id="instruction6_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_7_2"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_7_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_7_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="addr2_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_7_1"/><eq_pterm ptindx="INPUTPINS_7_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_7_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_7_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_8_1"><signal id="current_state0_SPECSIG"/><signal id="instruction5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_8_2"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_8_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_8_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="addr1_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_8_1"/><eq_pterm ptindx="INPUTPINS_8_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_8_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_8_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_9_1"><signal id="current_state0_SPECSIG"/><signal id="instruction4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_9_2"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_9_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_9_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="addr0_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_9_1"/><eq_pterm ptindx="INPUTPINS_9_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_9_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_9_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_10_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_10_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_10_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_0_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_10_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_10_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_10_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_11_1"><signal id="mem_out0_SPECSIG"/></pterm><pterm id="INPUTPINS_11_2"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG"/><signal id="operand0_SPECSIG"/></pterm><pterm id="INPUTPINS_11_3"><signal id="alu_sel1_SPECSIG"/><signal id="operand0_SPECSIG" negated="ON"/><signal id="N_PZ_437"/></pterm><pterm id="INPUTPINS_11_4"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="operand0_SPECSIG"/><signal id="alu_sel0_SPECSIG"/></pterm><pterm id="INPUTPINS_11_5"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="operand0_SPECSIG"/><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_437"/></pterm><pterm id="INPUTPINS_11_6"><signal id="mem_out0_SPECSIG"/><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="operand0_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_437" negated="ON"/></pterm><pterm id="INPUTPINS_11_7"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_11_8"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="8"><equation id="result0_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="INPUTPINS_11_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_11_2"/><eq_pterm ptindx="INPUTPINS_11_3"/><eq_pterm ptindx="INPUTPINS_11_4"/><eq_pterm ptindx="INPUTPINS_11_5"/><eq_pterm ptindx="INPUTPINS_11_6"/></d2><clk><eq_pterm ptindx="INPUTPINS_11_8"/></clk><reset><eq_pterm ptindx="INPUTPINS_11_7"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_12_1"><signal id="current_state0_SPECSIG"/><signal id="alu_sel1_SPECSIG"/></pterm><pterm id="INPUTPINS_12_2"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG"/></pterm><pterm id="INPUTPINS_12_3"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/><signal id="instruction8_SPECSIG" negated="ON"/><signal id="instruction9_SPECSIG"/></pterm><pterm id="INPUTPINS_12_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/><signal id="instruction9_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_12_5"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_12_6"><signal id="clk"/></pterm><unmapped_eqn sigUse="8"><equation id="alu_sel1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_12_1"/><eq_pterm ptindx="INPUTPINS_12_2"/><eq_pterm ptindx="INPUTPINS_12_3"/><eq_pterm ptindx="INPUTPINS_12_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_12_6"/></clk><reset><eq_pterm ptindx="INPUTPINS_12_5"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_13_1"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/><signal id="instruction10_SPECSIG"/></pterm><pterm id="INPUTPINS_13_2"><signal id="current_state0_SPECSIG"/><signal id="alu_sel2_SPECSIG"/></pterm><pterm id="INPUTPINS_13_3"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="alu_sel2_SPECSIG"/></pterm><pterm id="INPUTPINS_13_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/><signal id="instruction8_SPECSIG"/><signal id="instruction9_SPECSIG"/></pterm><pterm id="INPUTPINS_13_5"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_13_6"><signal id="clk"/></pterm><unmapped_eqn sigUse="8"><equation id="alu_sel2_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="INPUTPINS_13_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_13_2"/><eq_pterm ptindx="INPUTPINS_13_3"/><eq_pterm ptindx="INPUTPINS_13_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_13_6"/></clk><reset><eq_pterm ptindx="INPUTPINS_13_5"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_14_1"><signal id="instruction0_SPECSIG"/></pterm><pterm id="INPUTPINS_14_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_14_3"><signal id="clk"/></pterm><pterm id="INPUTPINS_14_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="operand0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_14_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_14_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_14_2"/></reset><ce><eq_pterm ptindx="INPUTPINS_14_4"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_15_1"><signal id="current_state0_SPECSIG"/><signal id="alu_sel0_SPECSIG"/></pterm><pterm id="INPUTPINS_15_2"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/></pterm><pterm id="INPUTPINS_15_3"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/><signal id="instruction8_SPECSIG"/><signal id="instruction9_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_15_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/><signal id="instruction8_SPECSIG" negated="ON"/><signal id="instruction9_SPECSIG"/></pterm><pterm id="INPUTPINS_15_5"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_15_6"><signal id="clk"/></pterm><unmapped_eqn sigUse="7"><equation id="alu_sel0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_15_1"/><eq_pterm ptindx="INPUTPINS_15_2"/><eq_pterm ptindx="INPUTPINS_15_3"/><eq_pterm ptindx="INPUTPINS_15_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_15_6"/></clk><reset><eq_pterm ptindx="INPUTPINS_15_5"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_16_1"><signal id="alu_sel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_16_2"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_437"><d2><eq_pterm ptindx="INPUTPINS_16_1"/><eq_pterm ptindx="INPUTPINS_16_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_17_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_17_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_17_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_10_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_17_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_17_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_17_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_18_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_18_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_18_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_11_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_18_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_18_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_18_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_19_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_19_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_19_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_12_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_19_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_19_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_19_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_20_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_20_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_20_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_13_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_20_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_20_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_20_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_21_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_21_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_21_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_14_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_21_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_21_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_21_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_22_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_22_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_22_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_15_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_22_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_22_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_22_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_23_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_23_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_23_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_1_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_23_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_23_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_23_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_24_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_24_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_24_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_2_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_24_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_24_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_24_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_25_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_25_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_25_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_3_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_25_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_25_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_25_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_26_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_26_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_26_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_4_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_26_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_26_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_26_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_27_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_27_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_27_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_5_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_27_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_27_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_27_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_28_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_28_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_28_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_6_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_28_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_28_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_28_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_29_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_29_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_29_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_7_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_29_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_29_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_29_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_30_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_30_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_30_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_8_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_30_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_30_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_30_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_31_1"><signal id="result0_SPECSIG"/></pterm><pterm id="INPUTPINS_31_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_31_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_9_0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_31_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_31_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_31_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_32_1"><signal id="rwn" negated="ON"/><signal id="mem_out1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_2"><signal id="csn"/><signal id="mem_out1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_3"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_15_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_4"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_14_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_5"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_13_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_6"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_12_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_7"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_11_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_8"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_10_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_9"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_9_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_10"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_8_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_11"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_7_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_12"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_6_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_13"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_5_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_14"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_4_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_15"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_3_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_16"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_2_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_17"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_1_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_18"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_0_1_SPECSIG"/></pterm><pterm id="INPUTPINS_32_19"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_32_20"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="25"><equation id="mem_out1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_32_1"/><eq_pterm ptindx="INPUTPINS_32_2"/><eq_pterm ptindx="INPUTPINS_32_3"/><eq_pterm ptindx="INPUTPINS_32_4"/><eq_pterm ptindx="INPUTPINS_32_5"/><eq_pterm ptindx="INPUTPINS_32_6"/><eq_pterm ptindx="INPUTPINS_32_7"/><eq_pterm ptindx="INPUTPINS_32_8"/><eq_pterm ptindx="INPUTPINS_32_9"/><eq_pterm ptindx="INPUTPINS_32_10"/><eq_pterm ptindx="INPUTPINS_32_11"/><eq_pterm ptindx="INPUTPINS_32_12"/><eq_pterm ptindx="INPUTPINS_32_13"/><eq_pterm ptindx="INPUTPINS_32_14"/><eq_pterm ptindx="INPUTPINS_32_15"/><eq_pterm ptindx="INPUTPINS_32_16"/><eq_pterm ptindx="INPUTPINS_32_17"/><eq_pterm ptindx="INPUTPINS_32_18"/></d2><clk><eq_pterm ptindx="INPUTPINS_32_20"/></clk><reset><eq_pterm ptindx="INPUTPINS_32_19"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_33_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_33_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_33_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_0_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_33_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_33_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_33_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_34_1"><signal id="alu_sel1_SPECSIG"/><signal id="operand1_SPECSIG"/><signal id="N_PZ_484"/></pterm><pterm id="INPUTPINS_34_2"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="mem_out1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_34_3"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out1_SPECSIG" negated="ON"/><signal id="N_PZ_482"/></pterm><pterm id="INPUTPINS_34_4"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out1_SPECSIG" negated="ON"/><signal id="N_PZ_484"/></pterm><pterm id="INPUTPINS_34_5"><signal id="N_PZ_437" negated="ON"/><signal id="mem_out1_SPECSIG" negated="ON"/><signal id="operand1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_34_6"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="N_PZ_484"/></pterm><pterm id="INPUTPINS_34_7"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="operand1_SPECSIG" negated="ON"/><signal id="N_PZ_484" negated="ON"/></pterm><pterm id="INPUTPINS_34_8"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG"/><signal id="N_PZ_437"/><signal id="mem_out1_SPECSIG"/></pterm><pterm id="INPUTPINS_34_9"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG"/><signal id="mem_out1_SPECSIG"/><signal id="N_PZ_484" negated="ON"/></pterm><pterm id="INPUTPINS_34_10"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="operand0_SPECSIG"/><signal id="N_PZ_484"/></pterm><pterm id="INPUTPINS_34_11"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_437" negated="ON"/><signal id="operand1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_34_12"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_482"/><signal id="N_PZ_484"/></pterm><pterm id="INPUTPINS_34_13"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="operand1_SPECSIG"/><signal id="N_PZ_482" negated="ON"/></pterm><pterm id="INPUTPINS_34_14"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_437"/><signal id="N_PZ_482"/></pterm><pterm id="INPUTPINS_34_15"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_34_16"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="12"><equation id="result1_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_34_1"/><eq_pterm ptindx="INPUTPINS_34_2"/><eq_pterm ptindx="INPUTPINS_34_3"/><eq_pterm ptindx="INPUTPINS_34_4"/><eq_pterm ptindx="INPUTPINS_34_5"/><eq_pterm ptindx="INPUTPINS_34_6"/><eq_pterm ptindx="INPUTPINS_34_7"/><eq_pterm ptindx="INPUTPINS_34_8"/><eq_pterm ptindx="INPUTPINS_34_9"/><eq_pterm ptindx="INPUTPINS_34_10"/><eq_pterm ptindx="INPUTPINS_34_11"/><eq_pterm ptindx="INPUTPINS_34_12"/><eq_pterm ptindx="INPUTPINS_34_13"/><eq_pterm ptindx="INPUTPINS_34_14"/></d2><clk><eq_pterm ptindx="INPUTPINS_34_16"/></clk><reset><eq_pterm ptindx="INPUTPINS_34_15"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_35_1"><signal id="instruction1_SPECSIG"/></pterm><pterm id="INPUTPINS_35_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_35_3"><signal id="clk"/></pterm><pterm id="INPUTPINS_35_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="operand1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_35_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_35_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_35_2"/></reset><ce><eq_pterm ptindx="INPUTPINS_35_4"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_36_1"><signal id="mem_out1_SPECSIG"/><signal id="operand1_SPECSIG"/></pterm><pterm id="INPUTPINS_36_2"><signal id="mem_out0_SPECSIG"/><signal id="operand0_SPECSIG"/><signal id="mem_out1_SPECSIG"/></pterm><pterm id="INPUTPINS_36_3"><signal id="mem_out0_SPECSIG"/><signal id="operand0_SPECSIG"/><signal id="operand1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_482"><d2><eq_pterm ptindx="INPUTPINS_36_1"/><eq_pterm ptindx="INPUTPINS_36_2"/><eq_pterm ptindx="INPUTPINS_36_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_37_1"><signal id="mem_out1_SPECSIG"/><signal id="operand1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_37_2"><signal id="mem_out0_SPECSIG"/><signal id="operand0_SPECSIG" negated="ON"/><signal id="mem_out1_SPECSIG"/></pterm><pterm id="INPUTPINS_37_3"><signal id="mem_out0_SPECSIG"/><signal id="operand0_SPECSIG" negated="ON"/><signal id="operand1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_484"><d2><eq_pterm ptindx="INPUTPINS_37_1"/><eq_pterm ptindx="INPUTPINS_37_2"/><eq_pterm ptindx="INPUTPINS_37_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_38_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_38_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_38_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_10_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_38_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_38_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_38_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_39_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_39_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_39_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_11_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_39_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_39_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_39_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_40_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_40_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_40_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_12_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_40_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_40_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_40_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_41_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_41_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_41_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_13_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_41_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_41_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_41_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_42_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_42_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_42_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_14_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_42_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_42_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_42_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_43_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_43_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_43_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_15_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_43_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_43_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_43_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_44_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_44_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_44_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_1_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_44_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_44_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_44_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_45_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_45_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_45_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_2_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_45_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_45_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_45_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_46_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_46_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_46_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_3_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_46_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_46_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_46_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_47_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_47_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_47_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_4_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_47_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_47_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_47_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_48_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_48_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_48_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_5_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_48_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_48_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_48_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_49_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_49_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_49_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_6_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_49_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_49_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_49_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_50_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_50_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_50_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_7_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_50_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_50_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_50_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_51_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_51_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_51_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_8_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_51_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_51_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_51_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_52_1"><signal id="result1_SPECSIG"/></pterm><pterm id="INPUTPINS_52_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_52_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_9_1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_52_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_52_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_52_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_53_1"><signal id="rwn" negated="ON"/><signal id="mem_out2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_2"><signal id="csn"/><signal id="mem_out2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_3"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_15_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_4"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_14_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_5"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_13_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_6"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_12_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_7"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_11_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_8"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_10_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_9"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_9_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_10"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_8_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_11"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_7_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_12"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_6_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_13"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_5_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_14"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_4_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_15"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_3_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_16"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_2_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_17"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_1_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_18"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_0_2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_19"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_53_20"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="25"><equation id="mem_out2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_53_1"/><eq_pterm ptindx="INPUTPINS_53_2"/><eq_pterm ptindx="INPUTPINS_53_3"/><eq_pterm ptindx="INPUTPINS_53_4"/><eq_pterm ptindx="INPUTPINS_53_5"/><eq_pterm ptindx="INPUTPINS_53_6"/><eq_pterm ptindx="INPUTPINS_53_7"/><eq_pterm ptindx="INPUTPINS_53_8"/><eq_pterm ptindx="INPUTPINS_53_9"/><eq_pterm ptindx="INPUTPINS_53_10"/><eq_pterm ptindx="INPUTPINS_53_11"/><eq_pterm ptindx="INPUTPINS_53_12"/><eq_pterm ptindx="INPUTPINS_53_13"/><eq_pterm ptindx="INPUTPINS_53_14"/><eq_pterm ptindx="INPUTPINS_53_15"/><eq_pterm ptindx="INPUTPINS_53_16"/><eq_pterm ptindx="INPUTPINS_53_17"/><eq_pterm ptindx="INPUTPINS_53_18"/></d2><clk><eq_pterm ptindx="INPUTPINS_53_20"/></clk><reset><eq_pterm ptindx="INPUTPINS_53_19"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_54_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_54_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_54_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_0_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_54_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_54_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_54_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_55_1"><signal id="alu_sel2_SPECSIG"/><signal id="N_PZ_437"/><signal id="mem_out2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_55_2"><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_437" negated="ON"/><signal id="mem_out2_SPECSIG"/></pterm><pterm id="INPUTPINS_55_3"><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_437" negated="ON"/><signal id="operand2_SPECSIG"/></pterm><pterm id="INPUTPINS_55_4"><signal id="alu_sel1_SPECSIG"/><signal id="N_PZ_437" negated="ON"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_55_5"><signal id="alu_sel1_SPECSIG"/><signal id="N_PZ_437" negated="ON"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG"/></pterm><pterm id="INPUTPINS_55_6"><signal id="alu_sel1_SPECSIG"/><signal id="N_PZ_484"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG"/></pterm><pterm id="INPUTPINS_55_7"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="operand2_SPECSIG"/><signal id="N_PZ_441" negated="ON"/></pterm><pterm id="INPUTPINS_55_8"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="N_PZ_437"/><signal id="mem_out2_SPECSIG"/><signal id="N_PZ_441" negated="ON"/></pterm><pterm id="INPUTPINS_55_9"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="N_PZ_437" negated="ON"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG"/></pterm><pterm id="INPUTPINS_55_10"><signal id="alu_sel1_SPECSIG"/><signal id="N_PZ_437"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG" negated="ON"/><signal id="alualuadderfa2cout1_SPECSIG"/></pterm><pterm id="INPUTPINS_55_11"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="N_PZ_484"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG" negated="ON"/><signal id="N_PZ_441" negated="ON"/></pterm><pterm id="INPUTPINS_55_12"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="N_PZ_441" negated="ON"/></pterm><pterm id="INPUTPINS_55_13"><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_482"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG"/><signal id="N_PZ_441"/></pterm><pterm id="INPUTPINS_55_14"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_437"/><signal id="N_PZ_482"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_55_15"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_55_16"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="12"><equation id="result2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_55_1"/><eq_pterm ptindx="INPUTPINS_55_2"/><eq_pterm ptindx="INPUTPINS_55_3"/><eq_pterm ptindx="INPUTPINS_55_4"/><eq_pterm ptindx="INPUTPINS_55_5"/><eq_pterm ptindx="INPUTPINS_55_6"/><eq_pterm ptindx="INPUTPINS_55_7"/><eq_pterm ptindx="INPUTPINS_55_8"/><eq_pterm ptindx="INPUTPINS_55_9"/><eq_pterm ptindx="INPUTPINS_55_10"/><eq_pterm ptindx="INPUTPINS_55_11"/><eq_pterm ptindx="INPUTPINS_55_12"/><eq_pterm ptindx="INPUTPINS_55_13"/><eq_pterm ptindx="INPUTPINS_55_14"/></d2><clk><eq_pterm ptindx="INPUTPINS_55_16"/></clk><reset><eq_pterm ptindx="INPUTPINS_55_15"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_56_1"><signal id="instruction2_SPECSIG"/></pterm><pterm id="INPUTPINS_56_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_56_3"><signal id="clk"/></pterm><pterm id="INPUTPINS_56_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="operand2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_56_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_56_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_56_2"/></reset><ce><eq_pterm ptindx="INPUTPINS_56_4"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_57_1"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="N_PZ_437"/><signal id="mem_out1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_57_2"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG"/><signal id="mem_out2_SPECSIG"/></pterm><pterm id="INPUTPINS_57_3"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="N_PZ_484" negated="ON"/></pterm><pterm id="INPUTPINS_57_4"><signal id="alu_sel1_SPECSIG"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_57_5"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_437"/></pterm><pterm id="INPUTPINS_57_6"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_482" negated="ON"/></pterm><pterm id="INPUTPINS_57_7"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="N_PZ_437"/><signal id="N_PZ_482" negated="ON"/></pterm><pterm id="INPUTPINS_57_8"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="mem_out1_SPECSIG" negated="ON"/><signal id="operand1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_57_9"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG"/></pterm><pterm id="INPUTPINS_57_10"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_57_11"><signal id="mem_out0_SPECSIG" negated="ON"/><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="operand0_SPECSIG" negated="ON"/><signal id="N_PZ_482" negated="ON"/></pterm><pterm id="INPUTPINS_57_12"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG"/></pterm><unmapped_eqn sigUse="12"><equation id="alualuadderfa2cout1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_57_1"/><eq_pterm ptindx="INPUTPINS_57_2"/><eq_pterm ptindx="INPUTPINS_57_3"/><eq_pterm ptindx="INPUTPINS_57_4"/><eq_pterm ptindx="INPUTPINS_57_5"/><eq_pterm ptindx="INPUTPINS_57_6"/><eq_pterm ptindx="INPUTPINS_57_7"/><eq_pterm ptindx="INPUTPINS_57_8"/><eq_pterm ptindx="INPUTPINS_57_9"/><eq_pterm ptindx="INPUTPINS_57_10"/><eq_pterm ptindx="INPUTPINS_57_11"/><eq_pterm ptindx="INPUTPINS_57_12"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_58_1"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alualuadderfa2cout1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_58_2"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="N_PZ_441"><d2><eq_pterm ptindx="INPUTPINS_58_1"/><eq_pterm ptindx="INPUTPINS_58_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_59_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_59_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_59_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_10_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_59_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_59_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_59_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_60_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_60_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_60_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_11_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_60_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_60_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_60_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_61_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_61_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_61_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_12_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_61_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_61_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_61_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_62_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_62_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_62_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_13_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_62_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_62_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_62_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_63_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_63_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_63_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_14_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_63_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_63_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_63_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_64_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_64_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_64_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_15_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_64_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_64_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_64_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_65_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_65_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_65_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_1_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_65_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_65_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_65_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_66_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_66_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_66_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_2_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_66_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_66_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_66_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_67_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_67_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_67_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_3_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_67_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_67_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_67_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_68_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_68_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_68_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_4_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_68_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_68_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_68_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_69_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_69_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_69_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_5_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_69_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_69_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_69_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_70_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_70_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_70_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_6_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_70_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_70_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_70_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_71_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_71_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_71_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_7_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_71_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_71_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_71_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_72_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_72_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_72_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_8_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_72_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_72_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_72_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_73_1"><signal id="result2_SPECSIG"/></pterm><pterm id="INPUTPINS_73_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_73_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_9_2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_73_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_73_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_73_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_74_1"><signal id="rwn" negated="ON"/><signal id="mem_out3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_2"><signal id="csn"/><signal id="mem_out3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_3"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_15_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_4"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_14_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_5"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_13_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_6"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_12_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_7"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_11_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_8"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_10_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_9"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_9_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_10"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_8_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_11"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_7_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_12"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_6_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_13"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_5_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_14"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_4_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_15"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/><signal id="rammemory_3_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_16"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_2_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_17"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/><signal id="rammemory_1_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_18"><signal id="rwn"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/><signal id="rammemory_0_3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_19"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_74_20"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="25"><equation id="mem_out3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_74_1"/><eq_pterm ptindx="INPUTPINS_74_2"/><eq_pterm ptindx="INPUTPINS_74_3"/><eq_pterm ptindx="INPUTPINS_74_4"/><eq_pterm ptindx="INPUTPINS_74_5"/><eq_pterm ptindx="INPUTPINS_74_6"/><eq_pterm ptindx="INPUTPINS_74_7"/><eq_pterm ptindx="INPUTPINS_74_8"/><eq_pterm ptindx="INPUTPINS_74_9"/><eq_pterm ptindx="INPUTPINS_74_10"/><eq_pterm ptindx="INPUTPINS_74_11"/><eq_pterm ptindx="INPUTPINS_74_12"/><eq_pterm ptindx="INPUTPINS_74_13"/><eq_pterm ptindx="INPUTPINS_74_14"/><eq_pterm ptindx="INPUTPINS_74_15"/><eq_pterm ptindx="INPUTPINS_74_16"/><eq_pterm ptindx="INPUTPINS_74_17"/><eq_pterm ptindx="INPUTPINS_74_18"/></d2><clk><eq_pterm ptindx="INPUTPINS_74_20"/></clk><reset><eq_pterm ptindx="INPUTPINS_74_19"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_75_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_75_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_75_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_0_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_75_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_75_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_75_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_76_1"><signal id="mem_out3_SPECSIG" negated="ON"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_2"><signal id="N_PZ_437"/><signal id="N_PZ_441"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_3"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG"/><signal id="N_PZ_437"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_4"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_5"><signal id="alu_sel1_SPECSIG"/><signal id="alualuadderfa2cout1_SPECSIG" negated="ON"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_6"><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_437"/><signal id="N_PZ_441"/><signal id="mem_out3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_7"><signal id="alu_sel1_SPECSIG"/><signal id="N_PZ_437"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_8"><signal id="alu_sel1_SPECSIG"/><signal id="N_PZ_437"/><signal id="operand2_SPECSIG"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_9"><signal id="alu_sel1_SPECSIG"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG" negated="ON"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_10"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_437" negated="ON"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_11"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_437" negated="ON"/><signal id="mem_out3_SPECSIG" negated="ON"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_12"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG" negated="ON"/><signal id="N_PZ_441" negated="ON"/><signal id="mem_out3_SPECSIG" negated="ON"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_13"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_441"/><signal id="mem_out3_SPECSIG" negated="ON"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_14"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_15"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG" negated="ON"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="mem_out3_SPECSIG" negated="ON"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_16"><signal id="alu_sel1_SPECSIG"/><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="operand2_SPECSIG"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_76_17"><signal id="alu_sel1_SPECSIG" negated="ON"/><signal id="alu_sel0_SPECSIG"/><signal id="N_PZ_437"/><signal id="N_PZ_441" negated="ON"/><signal id="mem_out3_SPECSIG"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_18"><signal id="alu_sel2_SPECSIG" negated="ON"/><signal id="mem_out2_SPECSIG"/><signal id="operand2_SPECSIG"/><signal id="alualuadderfa2cout1_SPECSIG"/><signal id="mem_out3_SPECSIG" negated="ON"/><signal id="operand3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_19"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_76_20"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="12"><equation id="result3_SPECSIG" regUse="DFF" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_76_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_76_2"/><eq_pterm ptindx="INPUTPINS_76_3"/><eq_pterm ptindx="INPUTPINS_76_4"/><eq_pterm ptindx="INPUTPINS_76_5"/><eq_pterm ptindx="INPUTPINS_76_6"/><eq_pterm ptindx="INPUTPINS_76_7"/><eq_pterm ptindx="INPUTPINS_76_8"/><eq_pterm ptindx="INPUTPINS_76_9"/><eq_pterm ptindx="INPUTPINS_76_10"/><eq_pterm ptindx="INPUTPINS_76_11"/><eq_pterm ptindx="INPUTPINS_76_12"/><eq_pterm ptindx="INPUTPINS_76_13"/><eq_pterm ptindx="INPUTPINS_76_14"/><eq_pterm ptindx="INPUTPINS_76_15"/><eq_pterm ptindx="INPUTPINS_76_16"/><eq_pterm ptindx="INPUTPINS_76_17"/><eq_pterm ptindx="INPUTPINS_76_18"/></d2><clk><eq_pterm ptindx="INPUTPINS_76_20"/></clk><reset><eq_pterm ptindx="INPUTPINS_76_19"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_77_1"><signal id="instruction3_SPECSIG"/></pterm><pterm id="INPUTPINS_77_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="INPUTPINS_77_3"><signal id="clk"/></pterm><pterm id="INPUTPINS_77_4"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="current_state1_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="operand3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_77_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_77_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_77_2"/></reset><ce><eq_pterm ptindx="INPUTPINS_77_4"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_78_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_78_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_78_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_10_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_78_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_78_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_78_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_79_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_79_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_79_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_11_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_79_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_79_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_79_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_80_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_80_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_80_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_12_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_80_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_80_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_80_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_81_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_81_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_81_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_13_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_81_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_81_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_81_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_82_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_82_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_82_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_14_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_82_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_82_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_82_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_83_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_83_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_83_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_15_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_83_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_83_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_83_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_84_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_84_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_84_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_1_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_84_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_84_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_84_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_85_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_85_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_85_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_2_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_85_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_85_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_85_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_86_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_86_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_86_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_3_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_86_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_86_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_86_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_87_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_87_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_87_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_4_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_87_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_87_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_87_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_88_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_88_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_88_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_5_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_88_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_88_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_88_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_89_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_89_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_89_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_6_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_89_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_89_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_89_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_90_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_90_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_90_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_7_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_90_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_90_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_90_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_91_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_91_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_91_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_8_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_91_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_91_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_91_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_92_1"><signal id="result3_SPECSIG"/></pterm><pterm id="INPUTPINS_92_2"><signal id="clk"/></pterm><pterm id="INPUTPINS_92_3"><signal id="reset_n"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="addr0_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="rammemory_9_3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_92_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_92_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_92_3"/></ce></equation></unmapped_eqn><unmapped_input id="clk"/><unmapped_input id="reset_n"/><unmapped_input id="instruction0_SPECSIG"/><unmapped_input id="instruction10_SPECSIG"/><unmapped_input id="instruction1_SPECSIG"/><unmapped_input id="instruction2_SPECSIG"/><unmapped_input id="instruction3_SPECSIG"/><unmapped_input id="instruction4_SPECSIG"/><unmapped_input id="instruction5_SPECSIG"/><unmapped_input id="instruction6_SPECSIG"/><unmapped_input id="instruction7_SPECSIG"/><unmapped_input id="instruction8_SPECSIG"/><unmapped_input id="instruction9_SPECSIG"/></unmapped_logic><vcc/><gnd/><messages><error>Cpld:1063 - Design requires at least 88 macrocells, exceeds device limit   32.</error><error>Cpld:1062 - Design contains 178 unique product terms, exceeds device limit   112.</error><error>Cpld:1064 - Design rules checking error. Fitting process stopped.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts loc="ON" part="xa2c32a-6-VQ44" prld="LOW" slew="FAST" inreg="ON" iostd="LVCMOS18" mlopt="ON" gsropt="ON" gtsopt="ON" inputs="32" keepio="OFF" pterms="36" unused="GROUND" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" blkfanin="38" datagate="ON" ignoredg="OFF" ignorets="OFF" optimize="DENSITY" terminate="FLOAT"/><specSig value="instruction&lt;0&gt;" signal="instruction0_SPECSIG"/><specSig value="instruction&lt;10&gt;" signal="instruction10_SPECSIG"/><specSig value="instruction&lt;1&gt;" signal="instruction1_SPECSIG"/><specSig value="instruction&lt;2&gt;" signal="instruction2_SPECSIG"/><specSig value="instruction&lt;3&gt;" signal="instruction3_SPECSIG"/><specSig value="instruction&lt;4&gt;" signal="instruction4_SPECSIG"/><specSig value="instruction&lt;5&gt;" signal="instruction5_SPECSIG"/><specSig value="instruction&lt;6&gt;" signal="instruction6_SPECSIG"/><specSig value="instruction&lt;7&gt;" signal="instruction7_SPECSIG"/><specSig value="instruction&lt;8&gt;" signal="instruction8_SPECSIG"/><specSig value="instruction&lt;9&gt;" signal="instruction9_SPECSIG"/><specSig value="addr&lt;0&gt;" signal="addr0_SPECSIG"/><specSig value="addr&lt;1&gt;" signal="addr1_SPECSIG"/><specSig value="addr&lt;2&gt;" signal="addr2_SPECSIG"/><specSig value="addr&lt;3&gt;" signal="addr3_SPECSIG"/><specSig value="alu/alu/adder/fa2/cout1" signal="alualuadderfa2cout1_SPECSIG"/><specSig value="alu_sel&lt;0&gt;" signal="alu_sel0_SPECSIG"/><specSig value="alu_sel&lt;1&gt;" signal="alu_sel1_SPECSIG"/><specSig value="alu_sel&lt;2&gt;" signal="alu_sel2_SPECSIG"/><specSig value="current_state&lt;0&gt;" signal="current_state0_SPECSIG"/><specSig value="current_state&lt;1&gt;" signal="current_state1_SPECSIG"/><specSig value="mem_out&lt;0&gt;" signal="mem_out0_SPECSIG"/><specSig value="mem_out&lt;1&gt;" signal="mem_out1_SPECSIG"/><specSig value="mem_out&lt;2&gt;" signal="mem_out2_SPECSIG"/><specSig value="mem_out&lt;3&gt;" signal="mem_out3_SPECSIG"/><specSig value="operand&lt;0&gt;" signal="operand0_SPECSIG"/><specSig value="operand&lt;1&gt;" signal="operand1_SPECSIG"/><specSig value="operand&lt;2&gt;" signal="operand2_SPECSIG"/><specSig value="operand&lt;3&gt;" signal="operand3_SPECSIG"/><specSig value="ram/memory_0_0" signal="rammemory_0_0_SPECSIG"/><specSig value="ram/memory_0_1" signal="rammemory_0_1_SPECSIG"/><specSig value="ram/memory_0_2" signal="rammemory_0_2_SPECSIG"/><specSig value="ram/memory_0_3" signal="rammemory_0_3_SPECSIG"/><specSig value="ram/memory_10_0" signal="rammemory_10_0_SPECSIG"/><specSig value="ram/memory_10_1" signal="rammemory_10_1_SPECSIG"/><specSig value="ram/memory_10_2" signal="rammemory_10_2_SPECSIG"/><specSig value="ram/memory_10_3" signal="rammemory_10_3_SPECSIG"/><specSig value="ram/memory_11_0" signal="rammemory_11_0_SPECSIG"/><specSig value="ram/memory_11_1" signal="rammemory_11_1_SPECSIG"/><specSig value="ram/memory_11_2" signal="rammemory_11_2_SPECSIG"/><specSig value="ram/memory_11_3" signal="rammemory_11_3_SPECSIG"/><specSig value="ram/memory_12_0" signal="rammemory_12_0_SPECSIG"/><specSig value="ram/memory_12_1" signal="rammemory_12_1_SPECSIG"/><specSig value="ram/memory_12_2" signal="rammemory_12_2_SPECSIG"/><specSig value="ram/memory_12_3" signal="rammemory_12_3_SPECSIG"/><specSig value="ram/memory_13_0" signal="rammemory_13_0_SPECSIG"/><specSig value="ram/memory_13_1" signal="rammemory_13_1_SPECSIG"/><specSig value="ram/memory_13_2" signal="rammemory_13_2_SPECSIG"/><specSig value="ram/memory_13_3" signal="rammemory_13_3_SPECSIG"/><specSig value="ram/memory_14_0" signal="rammemory_14_0_SPECSIG"/><specSig value="ram/memory_14_1" signal="rammemory_14_1_SPECSIG"/><specSig value="ram/memory_14_2" signal="rammemory_14_2_SPECSIG"/><specSig value="ram/memory_14_3" signal="rammemory_14_3_SPECSIG"/><specSig value="ram/memory_15_0" signal="rammemory_15_0_SPECSIG"/><specSig value="ram/memory_15_1" signal="rammemory_15_1_SPECSIG"/><specSig value="ram/memory_15_2" signal="rammemory_15_2_SPECSIG"/><specSig value="ram/memory_15_3" signal="rammemory_15_3_SPECSIG"/><specSig value="ram/memory_1_0" signal="rammemory_1_0_SPECSIG"/><specSig value="ram/memory_1_1" signal="rammemory_1_1_SPECSIG"/><specSig value="ram/memory_1_2" signal="rammemory_1_2_SPECSIG"/><specSig value="ram/memory_1_3" signal="rammemory_1_3_SPECSIG"/><specSig value="ram/memory_2_0" signal="rammemory_2_0_SPECSIG"/><specSig value="ram/memory_2_1" signal="rammemory_2_1_SPECSIG"/><specSig value="ram/memory_2_2" signal="rammemory_2_2_SPECSIG"/><specSig value="ram/memory_2_3" signal="rammemory_2_3_SPECSIG"/><specSig value="ram/memory_3_0" signal="rammemory_3_0_SPECSIG"/><specSig value="ram/memory_3_1" signal="rammemory_3_1_SPECSIG"/><specSig value="ram/memory_3_2" signal="rammemory_3_2_SPECSIG"/><specSig value="ram/memory_3_3" signal="rammemory_3_3_SPECSIG"/><specSig value="ram/memory_4_0" signal="rammemory_4_0_SPECSIG"/><specSig value="ram/memory_4_1" signal="rammemory_4_1_SPECSIG"/><specSig value="ram/memory_4_2" signal="rammemory_4_2_SPECSIG"/><specSig value="ram/memory_4_3" signal="rammemory_4_3_SPECSIG"/><specSig value="ram/memory_5_0" signal="rammemory_5_0_SPECSIG"/><specSig value="ram/memory_5_1" signal="rammemory_5_1_SPECSIG"/><specSig value="ram/memory_5_2" signal="rammemory_5_2_SPECSIG"/><specSig value="ram/memory_5_3" signal="rammemory_5_3_SPECSIG"/><specSig value="ram/memory_6_0" signal="rammemory_6_0_SPECSIG"/><specSig value="ram/memory_6_1" signal="rammemory_6_1_SPECSIG"/><specSig value="ram/memory_6_2" signal="rammemory_6_2_SPECSIG"/><specSig value="ram/memory_6_3" signal="rammemory_6_3_SPECSIG"/><specSig value="ram/memory_7_0" signal="rammemory_7_0_SPECSIG"/><specSig value="ram/memory_7_1" signal="rammemory_7_1_SPECSIG"/><specSig value="ram/memory_7_2" signal="rammemory_7_2_SPECSIG"/><specSig value="ram/memory_7_3" signal="rammemory_7_3_SPECSIG"/><specSig value="ram/memory_8_0" signal="rammemory_8_0_SPECSIG"/><specSig value="ram/memory_8_1" signal="rammemory_8_1_SPECSIG"/><specSig value="ram/memory_8_2" signal="rammemory_8_2_SPECSIG"/><specSig value="ram/memory_8_3" signal="rammemory_8_3_SPECSIG"/><specSig value="ram/memory_9_0" signal="rammemory_9_0_SPECSIG"/><specSig value="ram/memory_9_1" signal="rammemory_9_1_SPECSIG"/><specSig value="ram/memory_9_2" signal="rammemory_9_2_SPECSIG"/><specSig value="ram/memory_9_3" signal="rammemory_9_3_SPECSIG"/><specSig value="result&lt;0&gt;" signal="result0_SPECSIG"/><specSig value="result&lt;1&gt;" signal="result1_SPECSIG"/><specSig value="result&lt;2&gt;" signal="result2_SPECSIG"/><specSig value="result&lt;3&gt;" signal="result3_SPECSIG"/></document>
