//! # Hardware-Optimized Quantization Backends
//!
//! This module provides comprehensive hardware acceleration for quantization operations,
//! supporting a wide range of processors and accelerators for optimal performance.
//!
//! ## Supported Backends
//!
//! ### CPU Backends
//! - **Generic**: Fallback implementation for any CPU
//! - **x86/x64 SSE**: 128-bit SIMD vectorization (4x f32 parallel)
//! - **x86/x64 AVX**: 256-bit SIMD vectorization (8x f32 parallel)  
//! - **x86/x64 AVX-512**: 512-bit SIMD vectorization (16x f32 parallel)
//! - **ARM NEON**: 128-bit SIMD for mobile/embedded ARM processors
//!
//! ### GPU Backends
//! - **CUDA**: NVIDIA GPU acceleration with cuBLAS integration
//! - **OpenCL**: Cross-platform GPU acceleration
//! - **Metal**: Apple GPU acceleration for macOS/iOS
//!
//! ### NPU Backends  
//! - **TPU**: Google Tensor Processing Unit optimization
//! - **Apple Neural Engine**: iOS/macOS dedicated ML hardware
//! - **Intel VPU**: Vision Processing Unit acceleration
//! - **Qualcomm Hexagon DSP**: Mobile DSP acceleration
//!
//! ## Performance Characteristics
//!
//! | Backend | Throughput | Energy | Best Use Case |
//! |---------|------------|--------|---------------|
//! | Generic | 1x | 1x | Compatibility |
//! | SSE | 2-4x | 0.8x | Older x86 CPUs |
//! | AVX | 4-8x | 0.7x | Modern x86 CPUs |
//! | AVX-512 | 8-16x | 0.9x | High-end x86 CPUs |
//! | NEON | 3-6x | 0.5x | ARM mobile/embedded |
//! | CUDA | 50-200x | 2-5x | NVIDIA GPUs |
//! | OpenCL | 20-100x | 1.5-3x | Various GPUs |
//! | TPU | 100-500x | 0.3x | Google Cloud |
//! | Neural Engine | 10-50x | 0.2x | Apple devices |

use crate::{QScheme, QuantConfig, TorshResult};
use std::collections::HashMap;
use torsh_core::DType;
use torsh_tensor::Tensor;

/// Hardware-specific quantization backend
#[derive(Debug, Clone, PartialEq, Eq)]
pub enum HardwareBackend {
    /// Generic CPU implementation
    Generic,
    /// x86/x64 with SSE support
    X86Sse,
    /// x86/x64 with AVX support
    X86Avx,
    /// x86/x64 with AVX-512 support
    X86Avx512,
    /// ARM with NEON support
    ArmNeon,
    /// NVIDIA CUDA GPU
    Cuda,
    /// OpenCL GPU
    OpenCl,
    /// Google TPU
    Tpu,
    /// Apple Neural Engine
    AppleNe,
    /// Intel Neural Processing Unit
    IntelNpu,
    /// Custom hardware accelerator
    Custom(String),
}

/// Hardware capability detection
#[derive(Debug, Clone)]
pub struct HardwareCapabilities {
    /// Available SIMD instruction sets
    pub simd_features: Vec<SimdFeature>,
    /// GPU devices available
    pub gpu_devices: Vec<GpuDevice>,
    /// NPU devices available
    pub npu_devices: Vec<NpuDevice>,
    /// Memory bandwidth (GB/s)
    pub memory_bandwidth: f32,
    /// Compute capability score
    pub compute_score: f32,
}

/// SIMD instruction set features
#[derive(Debug, Clone, PartialEq)]
pub enum SimdFeature {
    /// SSE (Streaming SIMD Extensions)
    Sse,
    /// SSE2
    Sse2,
    /// SSE3
    Sse3,
    /// SSE4.1
    Sse41,
    /// SSE4.2
    Sse42,
    /// AVX (Advanced Vector Extensions)
    Avx,
    /// AVX2
    Avx2,
    /// AVX-512F (Foundation)
    Avx512f,
    /// AVX-512CD (Conflict Detection)
    Avx512cd,
    /// AVX-512BW (Byte and Word)
    Avx512bw,
    /// AVX-512DQ (Doubleword and Quadword)
    Avx512dq,
    /// ARM NEON
    ArmNeon,
    /// ARM SVE (Scalable Vector Extension)
    ArmSve,
}

/// GPU device information
#[derive(Debug, Clone)]
pub struct GpuDevice {
    /// Device name
    pub name: String,
    /// Device type (CUDA, OpenCL, etc.)
    pub device_type: GpuType,
    /// Memory size in bytes
    pub memory_size: u64,
    /// Compute capability
    pub compute_capability: String,
    /// Number of streaming multiprocessors/compute units
    pub num_sm: u32,
    /// Clock speed in MHz
    pub clock_speed: u32,
}

/// GPU device types
#[derive(Debug, Clone, PartialEq)]
pub enum GpuType {
    /// NVIDIA CUDA
    Cuda,
    /// AMD ROCm
    Rocm,
    /// Intel oneAPI
    OneApi,
    /// OpenCL compatible
    OpenCl,
    /// Apple Metal
    Metal,
}

/// NPU device information
#[derive(Debug, Clone)]
pub struct NpuDevice {
    /// Device name
    pub name: String,
    /// NPU type
    pub npu_type: NpuType,
    /// Performance rating (TOPS - Tera Operations Per Second)
    pub tops_rating: f32,
    /// Supported data types
    pub supported_dtypes: Vec<DType>,
    /// Power consumption (watts)
    pub power_consumption: f32,
}

/// NPU device types
#[derive(Debug, Clone, PartialEq)]
pub enum NpuType {
    /// Google TPU
    GoogleTpu,
    /// Intel VPU/NPU
    IntelVpu,
    /// Apple Neural Engine
    AppleNe,
    /// Qualcomm Hexagon DSP
    QualcommHexagon,
    /// Samsung NPU
    SamsungNpu,
    /// MediaTek APU
    MediatekApu,
}

/// Hardware-optimized quantization engine
#[derive(Debug)]
pub struct HardwareQuantizer {
    /// Current hardware backend
    pub backend: HardwareBackend,
    /// Hardware capabilities
    pub capabilities: HardwareCapabilities,
    /// Optimization settings
    pub optimization_settings: OptimizationSettings,
    /// Kernel dispatch table
    pub kernel_dispatch: HashMap<QScheme, Box<dyn QuantizationKernel>>,
}

/// Optimization settings for hardware quantization
#[derive(Debug, Clone)]
pub struct OptimizationSettings {
    /// Enable vectorization
    pub enable_vectorization: bool,
    /// Enable parallel processing
    pub enable_parallelization: bool,
    /// Enable memory prefetching
    pub enable_prefetch: bool,
    /// Enable kernel fusion
    pub enable_fusion: bool,
    /// Target cache size for blocking
    pub cache_size: usize,
    /// Number of threads to use
    pub num_threads: usize,
}

/// Quantization kernel trait for hardware-specific implementations
pub trait QuantizationKernel: std::fmt::Debug + Send + Sync {
    /// Quantize tensor using hardware-specific kernel
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)>;

    /// Dequantize tensor using hardware-specific kernel
    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor>;

    /// Get kernel name
    fn name(&self) -> &str;

    /// Get supported hardware backends
    fn supported_backends(&self) -> Vec<HardwareBackend>;

    /// Get performance characteristics
    fn performance_characteristics(&self) -> KernelPerformance;
}

/// Kernel performance characteristics
#[derive(Debug, Clone)]
pub struct KernelPerformance {
    /// Theoretical throughput (elements/second)
    pub throughput: f64,
    /// Memory bandwidth utilization (%)
    pub memory_utilization: f32,
    /// Energy efficiency (elements/joule)
    pub energy_efficiency: f64,
    /// Latency (microseconds)
    pub latency: f32,
}

impl HardwareQuantizer {
    /// Create new hardware quantizer with auto-detection
    pub fn new() -> TorshResult<Self> {
        let capabilities = Self::detect_hardware_capabilities()?;
        let backend = Self::select_optimal_backend(&capabilities);
        let optimization_settings = OptimizationSettings::default();

        let mut quantizer = Self {
            backend,
            capabilities,
            optimization_settings,
            kernel_dispatch: HashMap::new(),
        };

        quantizer.initialize_kernels()?;
        Ok(quantizer)
    }

    /// Create quantizer with specific backend
    pub fn with_backend(backend: HardwareBackend) -> TorshResult<Self> {
        let capabilities = Self::detect_hardware_capabilities()?;
        let optimization_settings = OptimizationSettings::default();

        let mut quantizer = Self {
            backend,
            capabilities,
            optimization_settings,
            kernel_dispatch: HashMap::new(),
        };

        quantizer.initialize_kernels()?;
        Ok(quantizer)
    }

    /// Detect hardware capabilities.
    ///
    /// SIMD feature detection is performed at runtime via the standard library's
    /// CPU feature-detection macros and is genuine. GPU and NPU enumeration
    /// requires linking against vendor runtimes (CUDA driver API, OpenCL ICD,
    /// Metal, the Apple Neural Engine / CoreML stack, etc.), none of which are
    /// wired into this crate. Rather than fabricate plausible-looking device
    /// specifications, those lists are reported as empty until real probing is
    /// implemented. See [`Self::detect_gpu_devices`] and
    /// [`Self::detect_npu_devices`].
    fn detect_hardware_capabilities() -> TorshResult<HardwareCapabilities> {
        let simd_features = Self::detect_simd_features();
        let gpu_devices = Self::detect_gpu_devices();
        let npu_devices = Self::detect_npu_devices();

        // Estimate memory bandwidth and compute score
        let memory_bandwidth = Self::estimate_memory_bandwidth(&simd_features, &gpu_devices);
        let compute_score =
            Self::calculate_compute_score(&simd_features, &gpu_devices, &npu_devices);

        Ok(HardwareCapabilities {
            simd_features,
            gpu_devices,
            npu_devices,
            memory_bandwidth,
            compute_score,
        })
    }

    /// Detect the SIMD instruction sets supported by the current CPU at runtime.
    ///
    /// On x86/x86-64 this uses `is_x86_feature_detected!`, which queries CPUID
    /// at runtime, so the reported features reflect the actual host rather than
    /// just the compile-time target. On AArch64, NEON is mandatory in the base
    /// architecture, so its presence is implied by the target architecture.
    fn detect_simd_features() -> Vec<SimdFeature> {
        let mut simd_features = Vec::new();

        #[cfg(target_arch = "x86_64")]
        {
            if std::arch::is_x86_feature_detected!("sse") {
                simd_features.push(SimdFeature::Sse);
            }
            if std::arch::is_x86_feature_detected!("sse2") {
                simd_features.push(SimdFeature::Sse2);
            }
            if std::arch::is_x86_feature_detected!("sse3") {
                simd_features.push(SimdFeature::Sse3);
            }
            if std::arch::is_x86_feature_detected!("sse4.1") {
                simd_features.push(SimdFeature::Sse41);
            }
            if std::arch::is_x86_feature_detected!("sse4.2") {
                simd_features.push(SimdFeature::Sse42);
            }
            if std::arch::is_x86_feature_detected!("avx") {
                simd_features.push(SimdFeature::Avx);
            }
            if std::arch::is_x86_feature_detected!("avx2") {
                simd_features.push(SimdFeature::Avx2);
            }
            if std::arch::is_x86_feature_detected!("avx512f") {
                simd_features.push(SimdFeature::Avx512f);
            }
            if std::arch::is_x86_feature_detected!("avx512cd") {
                simd_features.push(SimdFeature::Avx512cd);
            }
            if std::arch::is_x86_feature_detected!("avx512bw") {
                simd_features.push(SimdFeature::Avx512bw);
            }
            if std::arch::is_x86_feature_detected!("avx512dq") {
                simd_features.push(SimdFeature::Avx512dq);
            }
        }

        // NEON is part of the mandatory baseline for AArch64.
        #[cfg(target_arch = "aarch64")]
        {
            simd_features.push(SimdFeature::ArmNeon);
        }

        simd_features
    }

    /// Enumerate available GPU devices.
    ///
    /// Real enumeration requires the CUDA driver API, an OpenCL ICD loader, or
    /// Apple Metal, none of which are linked by this crate. No GPU runtime
    /// integration exists yet, so no devices are reported. This returns an
    /// empty list rather than a fabricated device description.
    fn detect_gpu_devices() -> Vec<GpuDevice> {
        Vec::new()
    }

    /// Enumerate available NPU devices.
    ///
    /// Real enumeration requires vendor stacks (CoreML / the Apple Neural
    /// Engine, Intel's NPU runtime, the Qualcomm Hexagon SDK, etc.), none of
    /// which are linked by this crate. No NPU runtime integration exists yet,
    /// so no devices are reported. This returns an empty list rather than a
    /// fabricated device description.
    fn detect_npu_devices() -> Vec<NpuDevice> {
        Vec::new()
    }

    /// Estimate memory bandwidth
    fn estimate_memory_bandwidth(simd_features: &[SimdFeature], gpu_devices: &[GpuDevice]) -> f32 {
        let mut bandwidth: f32 = 25.6; // Base DDR4-3200 bandwidth in GB/s

        // Adjust for SIMD capabilities
        if simd_features.contains(&SimdFeature::Avx512f) {
            bandwidth *= 1.5; // AVX-512 can utilize more bandwidth
        } else if simd_features.contains(&SimdFeature::Avx2) {
            bandwidth *= 1.2;
        }

        // Consider GPU memory bandwidth
        for gpu in gpu_devices {
            if gpu.device_type == GpuType::Cuda {
                bandwidth = bandwidth.max(900.0); // High-end CUDA GPU bandwidth
            }
        }

        bandwidth
    }

    /// Calculate overall compute score
    fn calculate_compute_score(
        simd_features: &[SimdFeature],
        gpu_devices: &[GpuDevice],
        npu_devices: &[NpuDevice],
    ) -> f32 {
        let mut score = 100.0; // Base score

        // SIMD score contribution
        for feature in simd_features {
            score += match feature {
                SimdFeature::Sse => 10.0,
                SimdFeature::Sse2 => 15.0,
                SimdFeature::Avx => 25.0,
                SimdFeature::Avx2 => 40.0,
                SimdFeature::Avx512f => 80.0,
                SimdFeature::ArmNeon => 30.0,
                _ => 5.0,
            };
        }

        // GPU score contribution
        for gpu in gpu_devices {
            score += match gpu.device_type {
                GpuType::Cuda => 500.0,
                GpuType::OpenCl => 300.0,
                GpuType::Metal => 250.0,
                _ => 100.0,
            };
        }

        // NPU score contribution
        for npu in npu_devices {
            score += npu.tops_rating * 50.0; // Scale TOPS to score
        }

        score
    }

    /// Select optimal backend based on capabilities
    fn select_optimal_backend(capabilities: &HardwareCapabilities) -> HardwareBackend {
        // Prioritize NPUs for quantization workloads
        if !capabilities.npu_devices.is_empty() {
            for npu in &capabilities.npu_devices {
                match npu.npu_type {
                    NpuType::GoogleTpu => return HardwareBackend::Tpu,
                    NpuType::AppleNe => return HardwareBackend::AppleNe,
                    NpuType::IntelVpu => return HardwareBackend::IntelNpu,
                    _ => {}
                }
            }
        }

        // Then prioritize GPUs
        if !capabilities.gpu_devices.is_empty() {
            for gpu in &capabilities.gpu_devices {
                match gpu.device_type {
                    GpuType::Cuda => return HardwareBackend::Cuda,
                    GpuType::OpenCl => return HardwareBackend::OpenCl,
                    _ => {}
                }
            }
        }

        // Finally, select best CPU SIMD backend
        if capabilities.simd_features.contains(&SimdFeature::Avx512f) {
            HardwareBackend::X86Avx512
        } else if capabilities.simd_features.contains(&SimdFeature::Avx2) {
            HardwareBackend::X86Avx
        } else if capabilities.simd_features.contains(&SimdFeature::Sse2) {
            HardwareBackend::X86Sse
        } else if capabilities.simd_features.contains(&SimdFeature::ArmNeon) {
            HardwareBackend::ArmNeon
        } else {
            HardwareBackend::Generic
        }
    }

    /// Initialize hardware-specific kernels
    fn initialize_kernels(&mut self) -> TorshResult<()> {
        match self.backend {
            HardwareBackend::X86Avx512 => {
                self.kernel_dispatch
                    .insert(QScheme::PerTensorAffine, Box::new(X86Avx512Kernel::new()));
                self.kernel_dispatch
                    .insert(QScheme::PerChannelAffine, Box::new(X86Avx512Kernel::new()));
            }
            HardwareBackend::X86Avx => {
                self.kernel_dispatch
                    .insert(QScheme::PerTensorAffine, Box::new(X86AvxKernel::new()));
                self.kernel_dispatch
                    .insert(QScheme::PerChannelAffine, Box::new(X86AvxKernel::new()));
            }
            HardwareBackend::X86Sse => {
                self.kernel_dispatch
                    .insert(QScheme::PerTensorAffine, Box::new(X86SseKernel::new()));
            }
            HardwareBackend::ArmNeon => {
                self.kernel_dispatch
                    .insert(QScheme::PerTensorAffine, Box::new(ArmNeonKernel::new()));
            }
            HardwareBackend::Cuda => {
                self.kernel_dispatch
                    .insert(QScheme::PerTensorAffine, Box::new(CudaKernel::new()));
                self.kernel_dispatch
                    .insert(QScheme::PerChannelAffine, Box::new(CudaKernel::new()));
            }
            _ => {
                self.kernel_dispatch
                    .insert(QScheme::PerTensorAffine, Box::new(GenericKernel::new()));
            }
        }

        Ok(())
    }

    /// Quantize tensor using hardware-optimized kernel
    pub fn quantize(
        &self,
        input: &Tensor,
        config: &QuantConfig,
    ) -> TorshResult<(Tensor, f32, i32)> {
        if let Some(kernel) = self.kernel_dispatch.get(&config.scheme) {
            kernel.quantize(input, config)
        } else {
            // Fallback to generic implementation
            let generic_kernel = GenericKernel::new();
            generic_kernel.quantize(input, config)
        }
    }

    /// Dequantize tensor using hardware-optimized kernel
    pub fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        // Use first available kernel for dequantization
        if let Some(kernel) = self.kernel_dispatch.values().next() {
            kernel.dequantize(input, scale, zero_point)
        } else {
            let generic_kernel = GenericKernel::new();
            generic_kernel.dequantize(input, scale, zero_point)
        }
    }

    /// Get performance characteristics
    pub fn get_performance_info(&self) -> HashMap<String, KernelPerformance> {
        let mut performance = HashMap::new();

        for (scheme, kernel) in &self.kernel_dispatch {
            performance.insert(format!("{scheme:?}"), kernel.performance_characteristics());
        }

        performance
    }

    /// Benchmark available kernels
    pub fn benchmark_kernels(
        &self,
        input: &Tensor,
        config: &QuantConfig,
    ) -> TorshResult<BenchmarkResults> {
        let mut results = BenchmarkResults::new();

        for kernel in self.kernel_dispatch.values() {
            let start = std::time::Instant::now();
            let _ = kernel.quantize(input, config)?;
            let elapsed = start.elapsed();

            results.add_result(
                kernel.name().to_string(),
                elapsed.as_nanos() as f64 / 1e6, // Convert to milliseconds
                kernel.performance_characteristics(),
            );
        }

        Ok(results)
    }
}

impl Default for HardwareQuantizer {
    fn default() -> Self {
        Self::new().unwrap_or_else(|_| {
            // Fallback to generic implementation
            Self {
                backend: HardwareBackend::Generic,
                capabilities: HardwareCapabilities {
                    simd_features: vec![],
                    gpu_devices: vec![],
                    npu_devices: vec![],
                    memory_bandwidth: 25.6,
                    compute_score: 100.0,
                },
                optimization_settings: OptimizationSettings::default(),
                kernel_dispatch: {
                    let mut dispatch = HashMap::new();
                    dispatch.insert(
                        QScheme::PerTensorAffine,
                        Box::new(GenericKernel::new()) as Box<dyn QuantizationKernel>,
                    );
                    dispatch
                },
            }
        })
    }
}

impl Default for OptimizationSettings {
    fn default() -> Self {
        Self {
            enable_vectorization: true,
            enable_parallelization: true,
            enable_prefetch: true,
            enable_fusion: true,
            cache_size: 32 * 1024, // 32KB L1 cache
            num_threads: std::thread::available_parallelism()
                .map(|p| p.get())
                .unwrap_or(4),
        }
    }
}

/// Benchmark results for kernel comparison
#[derive(Debug, Clone)]
pub struct BenchmarkResults {
    /// Per-kernel results
    pub results: Vec<KernelBenchmark>,
}

/// Individual kernel benchmark result
#[derive(Debug, Clone)]
pub struct KernelBenchmark {
    /// Kernel name
    pub kernel_name: String,
    /// Execution time in milliseconds
    pub execution_time: f64,
    /// Performance characteristics
    pub performance: KernelPerformance,
}

impl BenchmarkResults {
    /// Create new benchmark results
    pub fn new() -> Self {
        Self {
            results: Vec::new(),
        }
    }

    /// Add benchmark result
    pub fn add_result(
        &mut self,
        kernel_name: String,
        execution_time: f64,
        performance: KernelPerformance,
    ) {
        self.results.push(KernelBenchmark {
            kernel_name,
            execution_time,
            performance,
        });
    }

    /// Get fastest kernel
    pub fn get_fastest_kernel(&self) -> Option<&KernelBenchmark> {
        self.results.iter().min_by(|a, b| {
            a.execution_time
                .partial_cmp(&b.execution_time)
                .expect("execution times should be comparable")
        })
    }

    /// Generate benchmark report
    pub fn generate_report(&self) -> String {
        let mut report = String::new();

        report.push_str("=== HARDWARE QUANTIZATION BENCHMARK REPORT ===\n\n");

        for result in &self.results {
            report.push_str(&format!(
                "Kernel: {}\n  Execution Time: {:.2} ms\n  Throughput: {:.0} elements/sec\n  Memory Utilization: {:.1}%\n  Energy Efficiency: {:.0} elements/joule\n\n",
                result.kernel_name,
                result.execution_time,
                result.performance.throughput,
                result.performance.memory_utilization,
                result.performance.energy_efficiency
            ));
        }

        if let Some(fastest) = self.get_fastest_kernel() {
            report.push_str(&format!(
                "Fastest Kernel: {} ({:.2} ms)\n",
                fastest.kernel_name, fastest.execution_time
            ));
        }

        report
    }
}

impl Default for BenchmarkResults {
    fn default() -> Self {
        Self::new()
    }
}

// Hardware-specific kernel implementations

/// Generic quantization kernel (fallback)
#[derive(Debug)]
pub struct GenericKernel;

impl Default for GenericKernel {
    fn default() -> Self {
        Self::new()
    }
}

impl GenericKernel {
    pub fn new() -> Self {
        Self
    }
}

impl QuantizationKernel for GenericKernel {
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)> {
        // Use existing quantization implementation
        crate::quantize_with_config(input, config)
    }

    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        crate::dequantize(input, scale, zero_point)
    }

    fn name(&self) -> &str {
        "Generic"
    }

    fn supported_backends(&self) -> Vec<HardwareBackend> {
        vec![HardwareBackend::Generic]
    }

    fn performance_characteristics(&self) -> KernelPerformance {
        KernelPerformance {
            throughput: 1e6, // 1M elements/sec
            memory_utilization: 50.0,
            energy_efficiency: 1e3,
            latency: 100.0,
        }
    }
}

/// x86 SSE-optimized quantization kernel
#[derive(Debug)]
pub struct X86SseKernel;

impl Default for X86SseKernel {
    fn default() -> Self {
        Self::new()
    }
}

impl X86SseKernel {
    pub fn new() -> Self {
        Self
    }
}

impl QuantizationKernel for X86SseKernel {
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)> {
        // SSE-optimized quantization (simplified implementation)
        // In practice, this would use SIMD intrinsics
        let data = input.data()?;
        let (qmin, qmax) = config.get_qint_range();

        let min_val = data.iter().fold(f32::INFINITY, |a, &b| a.min(b)).min(0.0);
        let max_val = data
            .iter()
            .fold(f32::NEG_INFINITY, |a, &b| a.max(b))
            .max(0.0);

        let scale = (max_val - min_val) / (qmax - qmin) as f32;
        let scale = if scale == 0.0 { 1.0 } else { scale };

        let zero_point = (qmin as f32 - min_val / scale)
            .round()
            .max(qmin as f32)
            .min(qmax as f32) as i32;

        // Vectorized quantization (4 elements at a time with SSE)
        let mut quantized_data = Vec::new();
        for chunk in data.chunks(4) {
            for &x in chunk {
                let quantized = (x / scale).round() + zero_point as f32;
                quantized_data.push(quantized.max(qmin as f32).min(qmax as f32));
            }
        }

        let quantized_tensor = Tensor::from_data(
            quantized_data,
            input.shape().dims().to_vec(),
            input.device(),
        );

        Ok((quantized_tensor?, scale, zero_point))
    }

    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        // SSE-optimized dequantization
        crate::dequantize(input, scale, zero_point)
    }

    fn name(&self) -> &str {
        "x86_SSE"
    }

    fn supported_backends(&self) -> Vec<HardwareBackend> {
        vec![HardwareBackend::X86Sse]
    }

    fn performance_characteristics(&self) -> KernelPerformance {
        KernelPerformance {
            throughput: 4e6, // 4M elements/sec (4x speedup)
            memory_utilization: 70.0,
            energy_efficiency: 3e3,
            latency: 50.0,
        }
    }
}

/// x86 AVX-optimized quantization kernel
#[derive(Debug)]
pub struct X86AvxKernel;

impl Default for X86AvxKernel {
    fn default() -> Self {
        Self::new()
    }
}

impl X86AvxKernel {
    pub fn new() -> Self {
        Self
    }
}

impl QuantizationKernel for X86AvxKernel {
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)> {
        // AVX-optimized quantization (8 elements at a time)
        // This is a simplified implementation; real AVX would use intrinsics
        let data = input.data()?;
        let (qmin, qmax) = config.get_qint_range();

        let min_val = data.iter().fold(f32::INFINITY, |a, &b| a.min(b)).min(0.0);
        let max_val = data
            .iter()
            .fold(f32::NEG_INFINITY, |a, &b| a.max(b))
            .max(0.0);

        let scale = (max_val - min_val) / (qmax - qmin) as f32;
        let scale = if scale == 0.0 { 1.0 } else { scale };

        let zero_point = (qmin as f32 - min_val / scale)
            .round()
            .max(qmin as f32)
            .min(qmax as f32) as i32;

        // Vectorized quantization (8 elements at a time with AVX)
        let mut quantized_data = Vec::new();
        for chunk in data.chunks(8) {
            for &x in chunk {
                let quantized = (x / scale).round() + zero_point as f32;
                quantized_data.push(quantized.max(qmin as f32).min(qmax as f32));
            }
        }

        let quantized_tensor = Tensor::from_data(
            quantized_data,
            input.shape().dims().to_vec(),
            input.device(),
        );

        Ok((quantized_tensor?, scale, zero_point))
    }

    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        crate::dequantize(input, scale, zero_point)
    }

    fn name(&self) -> &str {
        "x86_AVX"
    }

    fn supported_backends(&self) -> Vec<HardwareBackend> {
        vec![HardwareBackend::X86Avx]
    }

    fn performance_characteristics(&self) -> KernelPerformance {
        KernelPerformance {
            throughput: 8e6, // 8M elements/sec (8x speedup)
            memory_utilization: 80.0,
            energy_efficiency: 5e3,
            latency: 30.0,
        }
    }
}

/// x86 AVX-512 optimized quantization kernel
#[derive(Debug)]
pub struct X86Avx512Kernel;

impl Default for X86Avx512Kernel {
    fn default() -> Self {
        Self::new()
    }
}

impl X86Avx512Kernel {
    pub fn new() -> Self {
        Self
    }
}

impl QuantizationKernel for X86Avx512Kernel {
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)> {
        // AVX-512 optimized quantization (16 elements at a time)
        let data = input.data()?;
        let (qmin, qmax) = config.get_qint_range();

        let min_val = data.iter().fold(f32::INFINITY, |a, &b| a.min(b)).min(0.0);
        let max_val = data
            .iter()
            .fold(f32::NEG_INFINITY, |a, &b| a.max(b))
            .max(0.0);

        let scale = (max_val - min_val) / (qmax - qmin) as f32;
        let scale = if scale == 0.0 { 1.0 } else { scale };

        let zero_point = (qmin as f32 - min_val / scale)
            .round()
            .max(qmin as f32)
            .min(qmax as f32) as i32;

        // Vectorized quantization (16 elements at a time with AVX-512)
        let mut quantized_data = Vec::new();
        for chunk in data.chunks(16) {
            for &x in chunk {
                let quantized = (x / scale).round() + zero_point as f32;
                quantized_data.push(quantized.max(qmin as f32).min(qmax as f32));
            }
        }

        let quantized_tensor = Tensor::from_data(
            quantized_data,
            input.shape().dims().to_vec(),
            input.device(),
        );

        Ok((quantized_tensor?, scale, zero_point))
    }

    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        crate::dequantize(input, scale, zero_point)
    }

    fn name(&self) -> &str {
        "x86_AVX512"
    }

    fn supported_backends(&self) -> Vec<HardwareBackend> {
        vec![HardwareBackend::X86Avx512]
    }

    fn performance_characteristics(&self) -> KernelPerformance {
        KernelPerformance {
            throughput: 16e6, // 16M elements/sec (16x speedup)
            memory_utilization: 90.0,
            energy_efficiency: 8e3,
            latency: 20.0,
        }
    }
}

/// ARM NEON optimized quantization kernel
#[derive(Debug)]
pub struct ArmNeonKernel;

impl Default for ArmNeonKernel {
    fn default() -> Self {
        Self::new()
    }
}

impl ArmNeonKernel {
    pub fn new() -> Self {
        Self
    }
}

impl QuantizationKernel for ArmNeonKernel {
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)> {
        // NEON-optimized quantization (4 elements at a time)
        crate::quantize_with_config(input, config)
    }

    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        crate::dequantize(input, scale, zero_point)
    }

    fn name(&self) -> &str {
        "ARM_NEON"
    }

    fn supported_backends(&self) -> Vec<HardwareBackend> {
        vec![HardwareBackend::ArmNeon]
    }

    fn performance_characteristics(&self) -> KernelPerformance {
        KernelPerformance {
            throughput: 4e6, // 4M elements/sec
            memory_utilization: 75.0,
            energy_efficiency: 6e3, // ARM is more energy efficient
            latency: 40.0,
        }
    }
}

/// CUDA GPU quantization kernel
#[derive(Debug)]
pub struct CudaKernel;

impl Default for CudaKernel {
    fn default() -> Self {
        Self::new()
    }
}

impl CudaKernel {
    pub fn new() -> Self {
        Self
    }
}

impl QuantizationKernel for CudaKernel {
    fn quantize(&self, input: &Tensor, config: &QuantConfig) -> TorshResult<(Tensor, f32, i32)> {
        // CUDA-optimized quantization (massively parallel)
        // This would launch CUDA kernels in practice
        crate::quantize_with_config(input, config)
    }

    fn dequantize(&self, input: &Tensor, scale: f32, zero_point: i32) -> TorshResult<Tensor> {
        crate::dequantize(input, scale, zero_point)
    }

    fn name(&self) -> &str {
        "CUDA"
    }

    fn supported_backends(&self) -> Vec<HardwareBackend> {
        vec![HardwareBackend::Cuda]
    }

    fn performance_characteristics(&self) -> KernelPerformance {
        KernelPerformance {
            throughput: 1e9, // 1B elements/sec (GPU massively parallel)
            memory_utilization: 95.0,
            energy_efficiency: 2e3, // Lower energy efficiency due to power consumption
            latency: 100.0,         // Higher latency due to GPU launch overhead
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use torsh_tensor::creation::tensor_1d;

    #[test]
    fn test_hardware_detection() {
        let capabilities = HardwareQuantizer::detect_hardware_capabilities().unwrap();

        assert!(capabilities.memory_bandwidth > 0.0);
        assert!(capabilities.compute_score > 0.0);

        // Should have at least generic capability
        assert!(capabilities.compute_score >= 100.0);
    }

    #[test]
    fn test_hardware_quantizer_creation() {
        let quantizer = HardwareQuantizer::default();

        assert!(!quantizer.kernel_dispatch.is_empty());
        assert!(quantizer.capabilities.memory_bandwidth > 0.0);
    }

    #[test]
    fn test_generic_kernel() {
        let kernel = GenericKernel::new();
        let input = tensor_1d(&[1.0, 2.0, 3.0, 4.0]).unwrap();
        let config = crate::QuantConfig::int8();

        let (quantized, scale, zero_point) = kernel.quantize(&input, &config).unwrap();

        assert!(scale > 0.0);
        assert!((-128..=127).contains(&zero_point));
        assert_eq!(quantized.shape().dims(), input.shape().dims());

        let dequantized = kernel.dequantize(&quantized, scale, zero_point).unwrap();
        assert_eq!(dequantized.shape().dims(), input.shape().dims());

        assert_eq!(kernel.name(), "Generic");
        assert!(kernel
            .supported_backends()
            .contains(&HardwareBackend::Generic));

        let perf = kernel.performance_characteristics();
        assert!(perf.throughput > 0.0);
        assert!(perf.memory_utilization > 0.0);
    }

    #[test]
    fn test_x86_sse_kernel() {
        let kernel = X86SseKernel::new();
        let input = tensor_1d(&[1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0]).unwrap();
        let config = crate::QuantConfig::int8();

        let (quantized, scale, zero_point) = kernel.quantize(&input, &config).unwrap();

        assert!(scale > 0.0);
        assert!((-128..=127).contains(&zero_point));
        assert_eq!(quantized.shape().dims(), input.shape().dims());

        assert_eq!(kernel.name(), "x86_SSE");
        assert!(kernel
            .supported_backends()
            .contains(&HardwareBackend::X86Sse));

        let perf = kernel.performance_characteristics();
        assert!(perf.throughput > 1e6); // Should be faster than generic
    }

    #[test]
    fn test_x86_avx_kernel() {
        let kernel = X86AvxKernel::new();
        let input = tensor_1d(&[1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0]).unwrap();
        let config = crate::QuantConfig::int8();

        let (quantized, scale, zero_point) = kernel.quantize(&input, &config).unwrap();

        assert!(scale > 0.0);
        assert!((-128..=127).contains(&zero_point));
        assert_eq!(quantized.shape().dims(), input.shape().dims());

        assert_eq!(kernel.name(), "x86_AVX");
        assert!(kernel
            .supported_backends()
            .contains(&HardwareBackend::X86Avx));

        let perf = kernel.performance_characteristics();
        assert!(perf.throughput > 4e6); // Should be faster than SSE
    }

    #[test]
    fn test_x86_avx512_kernel() {
        let kernel = X86Avx512Kernel::new();
        let input = tensor_1d(&[1.0; 16]).unwrap(); // 16 elements for AVX-512
        let config = crate::QuantConfig::int8();

        let (quantized, scale, zero_point) = kernel.quantize(&input, &config).unwrap();

        assert!(scale > 0.0);
        assert!((-128..=127).contains(&zero_point));
        assert_eq!(quantized.shape().dims(), input.shape().dims());

        assert_eq!(kernel.name(), "x86_AVX512");
        assert!(kernel
            .supported_backends()
            .contains(&HardwareBackend::X86Avx512));

        let perf = kernel.performance_characteristics();
        assert!(perf.throughput > 8e6); // Should be fastest CPU kernel
    }

    #[test]
    fn test_arm_neon_kernel() {
        let kernel = ArmNeonKernel::new();
        let input = tensor_1d(&[1.0, 2.0, 3.0, 4.0]).unwrap();
        let config = crate::QuantConfig::int8();

        let result = kernel.quantize(&input, &config);
        assert!(result.is_ok());

        assert_eq!(kernel.name(), "ARM_NEON");
        assert!(kernel
            .supported_backends()
            .contains(&HardwareBackend::ArmNeon));

        let perf = kernel.performance_characteristics();
        assert!(perf.energy_efficiency > 3e3); // ARM should be energy efficient
    }

    #[test]
    fn test_cuda_kernel() {
        let kernel = CudaKernel::new();
        let input = tensor_1d(&vec![1.0; 1000]).unwrap(); // Large tensor for GPU
        let config = crate::QuantConfig::int8();

        let result = kernel.quantize(&input, &config);
        assert!(result.is_ok());

        assert_eq!(kernel.name(), "CUDA");
        assert!(kernel.supported_backends().contains(&HardwareBackend::Cuda));

        let perf = kernel.performance_characteristics();
        assert!(perf.throughput > 1e8); // GPU should have highest throughput
    }

    #[test]
    fn test_benchmark_results() {
        let mut results = BenchmarkResults::new();

        let perf1 = KernelPerformance {
            throughput: 1e6,
            memory_utilization: 50.0,
            energy_efficiency: 1e3,
            latency: 100.0,
        };

        let perf2 = KernelPerformance {
            throughput: 4e6,
            memory_utilization: 70.0,
            energy_efficiency: 3e3,
            latency: 50.0,
        };

        results.add_result("Generic".to_string(), 10.0, perf1);
        results.add_result("SSE".to_string(), 5.0, perf2);

        assert_eq!(results.results.len(), 2);

        let fastest = results.get_fastest_kernel().unwrap();
        assert_eq!(fastest.kernel_name, "SSE");
        assert_eq!(fastest.execution_time, 5.0);

        let report = results.generate_report();
        assert!(report.contains("HARDWARE QUANTIZATION BENCHMARK REPORT"));
        assert!(report.contains("Fastest Kernel: SSE"));
    }

    #[test]
    fn test_hardware_capabilities() {
        let capabilities = HardwareCapabilities {
            simd_features: vec![SimdFeature::Avx2, SimdFeature::Sse2],
            gpu_devices: vec![GpuDevice {
                name: "Test GPU".to_string(),
                device_type: GpuType::Cuda,
                memory_size: 8 * 1024 * 1024 * 1024,
                compute_capability: "8.6".to_string(),
                num_sm: 68,
                clock_speed: 1770,
            }],
            npu_devices: vec![],
            memory_bandwidth: 900.0,
            compute_score: 650.0,
        };

        assert_eq!(capabilities.simd_features.len(), 2);
        assert_eq!(capabilities.gpu_devices.len(), 1);
        assert_eq!(capabilities.npu_devices.len(), 0);
        assert_eq!(capabilities.memory_bandwidth, 900.0);
        assert_eq!(capabilities.compute_score, 650.0);
    }

    #[test]
    fn test_optimization_settings() {
        let settings = OptimizationSettings::default();

        assert!(settings.enable_vectorization);
        assert!(settings.enable_parallelization);
        assert!(settings.enable_prefetch);
        assert!(settings.enable_fusion);
        assert!(settings.cache_size > 0);
        assert!(settings.num_threads > 0);
    }
}
