VERILOG_SOURCES += $(WPWD)/../tinyfpga/common/*.v
#COMPILE_ARGS += -I $(WPWD)/../tinyfpga/common/*.v
