.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PIN0 */
.set PIN0__0__DM__MASK, 0xE00000
.set PIN0__0__DM__SHIFT, 21
.set PIN0__0__DR, CYREG_PRT0_DR
.set PIN0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PIN0__0__HSIOM_MASK, 0xF0000000
.set PIN0__0__HSIOM_SHIFT, 28
.set PIN0__0__INTCFG, CYREG_PRT0_INTCFG
.set PIN0__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PIN0__0__MASK, 0x80
.set PIN0__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PIN0__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PIN0__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PIN0__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PIN0__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PIN0__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PIN0__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PIN0__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PIN0__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PIN0__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PIN0__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PIN0__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PIN0__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PIN0__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PIN0__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PIN0__0__PC, CYREG_PRT0_PC
.set PIN0__0__PC2, CYREG_PRT0_PC2
.set PIN0__0__PORT, 0
.set PIN0__0__PS, CYREG_PRT0_PS
.set PIN0__0__SHIFT, 7
.set PIN0__DR, CYREG_PRT0_DR
.set PIN0__INTCFG, CYREG_PRT0_INTCFG
.set PIN0__INTSTAT, CYREG_PRT0_INTSTAT
.set PIN0__MASK, 0x80
.set PIN0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PIN0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PIN0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PIN0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PIN0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PIN0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PIN0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PIN0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PIN0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PIN0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PIN0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PIN0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PIN0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PIN0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PIN0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PIN0__PC, CYREG_PRT0_PC
.set PIN0__PC2, CYREG_PRT0_PC2
.set PIN0__PORT, 0
.set PIN0__PS, CYREG_PRT0_PS
.set PIN0__SHIFT, 7

/* PIN1 */
.set PIN1__0__DM__MASK, 0xE00000
.set PIN1__0__DM__SHIFT, 21
.set PIN1__0__DR, CYREG_PRT3_DR
.set PIN1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PIN1__0__HSIOM_MASK, 0xF0000000
.set PIN1__0__HSIOM_SHIFT, 28
.set PIN1__0__INTCFG, CYREG_PRT3_INTCFG
.set PIN1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN1__0__MASK, 0x80
.set PIN1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN1__0__PC, CYREG_PRT3_PC
.set PIN1__0__PC2, CYREG_PRT3_PC2
.set PIN1__0__PORT, 3
.set PIN1__0__PS, CYREG_PRT3_PS
.set PIN1__0__SHIFT, 7
.set PIN1__DR, CYREG_PRT3_DR
.set PIN1__INTCFG, CYREG_PRT3_INTCFG
.set PIN1__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN1__MASK, 0x80
.set PIN1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN1__PC, CYREG_PRT3_PC
.set PIN1__PC2, CYREG_PRT3_PC2
.set PIN1__PORT, 3
.set PIN1__PS, CYREG_PRT3_PS
.set PIN1__SHIFT, 7

/* PIN2 */
.set PIN2__0__DM__MASK, 0x07
.set PIN2__0__DM__SHIFT, 0
.set PIN2__0__DR, CYREG_PRT0_DR
.set PIN2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PIN2__0__HSIOM_MASK, 0x0000000F
.set PIN2__0__HSIOM_SHIFT, 0
.set PIN2__0__INTCFG, CYREG_PRT0_INTCFG
.set PIN2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PIN2__0__MASK, 0x01
.set PIN2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PIN2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PIN2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PIN2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PIN2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PIN2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PIN2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PIN2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PIN2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PIN2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PIN2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PIN2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PIN2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PIN2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PIN2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PIN2__0__PC, CYREG_PRT0_PC
.set PIN2__0__PC2, CYREG_PRT0_PC2
.set PIN2__0__PORT, 0
.set PIN2__0__PS, CYREG_PRT0_PS
.set PIN2__0__SHIFT, 0
.set PIN2__DR, CYREG_PRT0_DR
.set PIN2__INTCFG, CYREG_PRT0_INTCFG
.set PIN2__INTSTAT, CYREG_PRT0_INTSTAT
.set PIN2__MASK, 0x01
.set PIN2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PIN2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PIN2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PIN2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PIN2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PIN2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PIN2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PIN2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PIN2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PIN2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PIN2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PIN2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PIN2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PIN2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PIN2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PIN2__PC, CYREG_PRT0_PC
.set PIN2__PC2, CYREG_PRT0_PC2
.set PIN2__PORT, 0
.set PIN2__PS, CYREG_PRT0_PS
.set PIN2__SHIFT, 0

/* PIN3 */
.set PIN3__0__DM__MASK, 0x38000
.set PIN3__0__DM__SHIFT, 15
.set PIN3__0__DR, CYREG_PRT3_DR
.set PIN3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PIN3__0__HSIOM_MASK, 0x00F00000
.set PIN3__0__HSIOM_SHIFT, 20
.set PIN3__0__INTCFG, CYREG_PRT3_INTCFG
.set PIN3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN3__0__MASK, 0x20
.set PIN3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN3__0__PC, CYREG_PRT3_PC
.set PIN3__0__PC2, CYREG_PRT3_PC2
.set PIN3__0__PORT, 3
.set PIN3__0__PS, CYREG_PRT3_PS
.set PIN3__0__SHIFT, 5
.set PIN3__DR, CYREG_PRT3_DR
.set PIN3__INTCFG, CYREG_PRT3_INTCFG
.set PIN3__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN3__MASK, 0x20
.set PIN3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN3__PC, CYREG_PRT3_PC
.set PIN3__PC2, CYREG_PRT3_PC2
.set PIN3__PORT, 3
.set PIN3__PS, CYREG_PRT3_PS
.set PIN3__SHIFT, 5

/* PIN4 */
.set PIN4__0__DM__MASK, 0x07
.set PIN4__0__DM__SHIFT, 0
.set PIN4__0__DR, CYREG_PRT1_DR
.set PIN4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PIN4__0__HSIOM_MASK, 0x0000000F
.set PIN4__0__HSIOM_SHIFT, 0
.set PIN4__0__INTCFG, CYREG_PRT1_INTCFG
.set PIN4__0__INTSTAT, CYREG_PRT1_INTSTAT
.set PIN4__0__MASK, 0x01
.set PIN4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PIN4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PIN4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PIN4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PIN4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PIN4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PIN4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PIN4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PIN4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PIN4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PIN4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PIN4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PIN4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PIN4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PIN4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PIN4__0__PC, CYREG_PRT1_PC
.set PIN4__0__PC2, CYREG_PRT1_PC2
.set PIN4__0__PORT, 1
.set PIN4__0__PS, CYREG_PRT1_PS
.set PIN4__0__SHIFT, 0
.set PIN4__DR, CYREG_PRT1_DR
.set PIN4__INTCFG, CYREG_PRT1_INTCFG
.set PIN4__INTSTAT, CYREG_PRT1_INTSTAT
.set PIN4__MASK, 0x01
.set PIN4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PIN4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PIN4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PIN4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PIN4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PIN4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PIN4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PIN4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PIN4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PIN4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PIN4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PIN4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PIN4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PIN4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PIN4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PIN4__PC, CYREG_PRT1_PC
.set PIN4__PC2, CYREG_PRT1_PC2
.set PIN4__PORT, 1
.set PIN4__PS, CYREG_PRT1_PS
.set PIN4__SHIFT, 0

/* PIN5 */
.set PIN5__0__DM__MASK, 0xE00000
.set PIN5__0__DM__SHIFT, 21
.set PIN5__0__DR, CYREG_PRT2_DR
.set PIN5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PIN5__0__HSIOM_MASK, 0xF0000000
.set PIN5__0__HSIOM_SHIFT, 28
.set PIN5__0__INTCFG, CYREG_PRT2_INTCFG
.set PIN5__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PIN5__0__MASK, 0x80
.set PIN5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIN5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIN5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIN5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIN5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIN5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIN5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIN5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIN5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIN5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIN5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIN5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIN5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIN5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIN5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIN5__0__PC, CYREG_PRT2_PC
.set PIN5__0__PC2, CYREG_PRT2_PC2
.set PIN5__0__PORT, 2
.set PIN5__0__PS, CYREG_PRT2_PS
.set PIN5__0__SHIFT, 7
.set PIN5__DR, CYREG_PRT2_DR
.set PIN5__INTCFG, CYREG_PRT2_INTCFG
.set PIN5__INTSTAT, CYREG_PRT2_INTSTAT
.set PIN5__MASK, 0x80
.set PIN5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIN5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIN5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIN5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIN5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIN5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIN5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIN5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIN5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIN5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIN5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIN5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIN5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIN5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIN5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIN5__PC, CYREG_PRT2_PC
.set PIN5__PC2, CYREG_PRT2_PC2
.set PIN5__PORT, 2
.set PIN5__PS, CYREG_PRT2_PS
.set PIN5__SHIFT, 7

/* PIN6 */
.set PIN6__0__DM__MASK, 0x1C0000
.set PIN6__0__DM__SHIFT, 18
.set PIN6__0__DR, CYREG_PRT2_DR
.set PIN6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PIN6__0__HSIOM_MASK, 0x0F000000
.set PIN6__0__HSIOM_SHIFT, 24
.set PIN6__0__INTCFG, CYREG_PRT2_INTCFG
.set PIN6__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PIN6__0__MASK, 0x40
.set PIN6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIN6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIN6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIN6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIN6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIN6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIN6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIN6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIN6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIN6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIN6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIN6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIN6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIN6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIN6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIN6__0__PC, CYREG_PRT2_PC
.set PIN6__0__PC2, CYREG_PRT2_PC2
.set PIN6__0__PORT, 2
.set PIN6__0__PS, CYREG_PRT2_PS
.set PIN6__0__SHIFT, 6
.set PIN6__DR, CYREG_PRT2_DR
.set PIN6__INTCFG, CYREG_PRT2_INTCFG
.set PIN6__INTSTAT, CYREG_PRT2_INTSTAT
.set PIN6__MASK, 0x40
.set PIN6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIN6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIN6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIN6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIN6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIN6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIN6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIN6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIN6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIN6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIN6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIN6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIN6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIN6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIN6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIN6__PC, CYREG_PRT2_PC
.set PIN6__PC2, CYREG_PRT2_PC2
.set PIN6__PORT, 2
.set PIN6__PS, CYREG_PRT2_PS
.set PIN6__SHIFT, 6

/* PIN7 */
.set PIN7__0__DM__MASK, 0x1C0000
.set PIN7__0__DM__SHIFT, 18
.set PIN7__0__DR, CYREG_PRT3_DR
.set PIN7__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PIN7__0__HSIOM_MASK, 0x0F000000
.set PIN7__0__HSIOM_SHIFT, 24
.set PIN7__0__INTCFG, CYREG_PRT3_INTCFG
.set PIN7__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN7__0__MASK, 0x40
.set PIN7__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN7__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN7__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN7__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN7__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN7__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN7__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN7__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN7__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN7__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN7__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN7__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN7__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN7__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN7__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN7__0__PC, CYREG_PRT3_PC
.set PIN7__0__PC2, CYREG_PRT3_PC2
.set PIN7__0__PORT, 3
.set PIN7__0__PS, CYREG_PRT3_PS
.set PIN7__0__SHIFT, 6
.set PIN7__DR, CYREG_PRT3_DR
.set PIN7__INTCFG, CYREG_PRT3_INTCFG
.set PIN7__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN7__MASK, 0x40
.set PIN7__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN7__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN7__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN7__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN7__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN7__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN7__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN7__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN7__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN7__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN7__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN7__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN7__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN7__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN7__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN7__PC, CYREG_PRT3_PC
.set PIN7__PC2, CYREG_PRT3_PC2
.set PIN7__PORT, 3
.set PIN7__PS, CYREG_PRT3_PS
.set PIN7__SHIFT, 6

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_SCB_IRQ */
.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_SCB_IRQ__INTC_MASK, 0x800
.set UART_SCB_IRQ__INTC_NUMBER, 11
.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_uart_rx_i2c_scl_spi_mosi */
.set UART_uart_rx_i2c_scl_spi_mosi__0__DM__MASK, 0x7000
.set UART_uart_rx_i2c_scl_spi_mosi__0__DM__SHIFT, 12
.set UART_uart_rx_i2c_scl_spi_mosi__0__DR, CYREG_PRT0_DR
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_GPIO, 0
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_I2C, 14
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_I2C_SCL, 14
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_MASK, 0x000F0000
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SHIFT, 16
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SPI, 15
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SPI_MOSI, 15
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_UART, 9
.set UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_UART_RX, 9
.set UART_uart_rx_i2c_scl_spi_mosi__0__INTCFG, CYREG_PRT0_INTCFG
.set UART_uart_rx_i2c_scl_spi_mosi__0__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_uart_rx_i2c_scl_spi_mosi__0__MASK, 0x10
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_uart_rx_i2c_scl_spi_mosi__0__PC, CYREG_PRT0_PC
.set UART_uart_rx_i2c_scl_spi_mosi__0__PC2, CYREG_PRT0_PC2
.set UART_uart_rx_i2c_scl_spi_mosi__0__PORT, 0
.set UART_uart_rx_i2c_scl_spi_mosi__0__PS, CYREG_PRT0_PS
.set UART_uart_rx_i2c_scl_spi_mosi__0__SHIFT, 4
.set UART_uart_rx_i2c_scl_spi_mosi__DR, CYREG_PRT0_DR
.set UART_uart_rx_i2c_scl_spi_mosi__INTCFG, CYREG_PRT0_INTCFG
.set UART_uart_rx_i2c_scl_spi_mosi__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_uart_rx_i2c_scl_spi_mosi__MASK, 0x10
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_uart_rx_i2c_scl_spi_mosi__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_uart_rx_i2c_scl_spi_mosi__PC, CYREG_PRT0_PC
.set UART_uart_rx_i2c_scl_spi_mosi__PC2, CYREG_PRT0_PC2
.set UART_uart_rx_i2c_scl_spi_mosi__PORT, 0
.set UART_uart_rx_i2c_scl_spi_mosi__PS, CYREG_PRT0_PS
.set UART_uart_rx_i2c_scl_spi_mosi__SHIFT, 4

/* UART_uart_tx_i2c_sda_spi_miso */
.set UART_uart_tx_i2c_sda_spi_miso__0__DM__MASK, 0x38000
.set UART_uart_tx_i2c_sda_spi_miso__0__DM__SHIFT, 15
.set UART_uart_tx_i2c_sda_spi_miso__0__DR, CYREG_PRT0_DR
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_GPIO, 0
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_I2C, 14
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_I2C_SDA, 14
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_MASK, 0x00F00000
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_SHIFT, 20
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_SPI, 15
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_SPI_MISO, 15
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_UART, 9
.set UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_UART_TX, 9
.set UART_uart_tx_i2c_sda_spi_miso__0__INTCFG, CYREG_PRT0_INTCFG
.set UART_uart_tx_i2c_sda_spi_miso__0__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_uart_tx_i2c_sda_spi_miso__0__MASK, 0x20
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_uart_tx_i2c_sda_spi_miso__0__PC, CYREG_PRT0_PC
.set UART_uart_tx_i2c_sda_spi_miso__0__PC2, CYREG_PRT0_PC2
.set UART_uart_tx_i2c_sda_spi_miso__0__PORT, 0
.set UART_uart_tx_i2c_sda_spi_miso__0__PS, CYREG_PRT0_PS
.set UART_uart_tx_i2c_sda_spi_miso__0__SHIFT, 5
.set UART_uart_tx_i2c_sda_spi_miso__DR, CYREG_PRT0_DR
.set UART_uart_tx_i2c_sda_spi_miso__INTCFG, CYREG_PRT0_INTCFG
.set UART_uart_tx_i2c_sda_spi_miso__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_uart_tx_i2c_sda_spi_miso__MASK, 0x20
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_uart_tx_i2c_sda_spi_miso__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_uart_tx_i2c_sda_spi_miso__PC, CYREG_PRT0_PC
.set UART_uart_tx_i2c_sda_spi_miso__PC2, CYREG_PRT0_PC2
.set UART_uart_tx_i2c_sda_spi_miso__PORT, 0
.set UART_uart_tx_i2c_sda_spi_miso__PS, CYREG_PRT0_PS
.set UART_uart_tx_i2c_sda_spi_miso__SHIFT, 5

/* UARTclock */
.set UARTclock__DIVIDER_MASK, 0x0000FFFF
.set UARTclock__ENABLE, CYREG_CLK_DIVIDER_A00
.set UARTclock__ENABLE_MASK, 0x80000000
.set UARTclock__MASK, 0x80000000
.set UARTclock__REGISTER, CYREG_CLK_DIVIDER_A00

/* Control_PIN1 */
.set Control_PIN1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_PIN1_Sync_ctrl_reg__0__POS, 0
.set Control_PIN1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_PIN1_Sync_ctrl_reg__1__POS, 1
.set Control_PIN1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_PIN1_Sync_ctrl_reg__2__POS, 2
.set Control_PIN1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_PIN1_Sync_ctrl_reg__3__POS, 3
.set Control_PIN1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_PIN1_Sync_ctrl_reg__4__POS, 4
.set Control_PIN1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_PIN1_Sync_ctrl_reg__5__POS, 5
.set Control_PIN1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_PIN1_Sync_ctrl_reg__6__POS, 6
.set Control_PIN1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_PIN1_Sync_ctrl_reg__7__POS, 7
.set Control_PIN1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Control_PIN1_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set Control_PIN1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Control_PIN1_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set Control_PIN1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Control_PIN1_Sync_ctrl_reg__MASK, 0xFF
.set Control_PIN1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Control_PIN1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Control_PIN1_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_03

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 12000000
.set CYDEV_BCLK__SYSCLK__KHZ, 12000
.set CYDEV_BCLK__SYSCLK__MHZ, 12
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0080
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
