// Seed: 76497625
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    input wand id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12
);
  wire id_14;
  wire id_15;
  assign id_12 = 1;
  wire id_16;
  wire id_17;
  assign id_14 = id_15;
  id_18(
      .id_0((1)), .id_1(id_3), .id_2(id_3), .id_3(1'b0), .id_4(1), .id_5(1), .id_6(1), .id_7(id_7)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output wire id_5,
    output logic id_6,
    output wand id_7
);
  assign id_7 = id_2;
  initial begin
    id_6 <= 1;
    id_6 <= #1 1;
  end
  module_0(
      id_2, id_0, id_4, id_5, id_0, id_4, id_1, id_2, id_0, id_0, id_0, id_0, id_5
  );
endmodule
