#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 13 18:14:11 2022
# Process ID: 19184
# Current directory: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3828 C:\Users\Bulls\Desktop\Lab_5_at_lab.xpr\Lab_5\Lab_5.xpr
# Log file: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/vivado.log
# Journal file: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: topLevel
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.535 ; gain = 153.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topLevel' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/topLevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab5_clks' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6155] done synthesizing module 'GND' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:328]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:298]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:298]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:328]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab5_clks' (17#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/lab5_clks.v:24]
WARNING: [Synth 8-7023] instance 'slowit' of module 'lab5_clks' has 6 connections declared, but only 5 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/topLevel.v:45]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'RNG' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'flip0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:36]
WARNING: [Synth 8-7023] instance 'flip1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:37]
WARNING: [Synth 8-7023] instance 'flip2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:38]
WARNING: [Synth 8-7023] instance 'flip3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:39]
WARNING: [Synth 8-7023] instance 'flip4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:40]
WARNING: [Synth 8-7023] instance 'flip5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:41]
WARNING: [Synth 8-7023] instance 'flip6' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:42]
WARNING: [Synth 8-7023] instance 'flip7' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:43]
INFO: [Synth 8-6155] done synthesizing module 'RNG' (19#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/RNG.v:23]
WARNING: [Synth 8-7023] instance 'capture' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/topLevel.v:58]
INFO: [Synth 8-6157] synthesizing module 'count6U' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:23]
WARNING: [Synth 8-7023] instance 'flip5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:71]
WARNING: [Synth 8-7023] instance 'flip4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:72]
WARNING: [Synth 8-7023] instance 'flip3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:73]
WARNING: [Synth 8-7023] instance 'flip2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:74]
WARNING: [Synth 8-7023] instance 'flip1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:75]
WARNING: [Synth 8-7023] instance 'flip0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:76]
INFO: [Synth 8-6155] done synthesizing module 'count6U' (20#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/count6U.v:23]
INFO: [Synth 8-6157] synthesizing module 'stateMachine' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'SM_logic' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/SM_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SM_logic' (21#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/SM_logic.v:23]
WARNING: [Synth 8-7023] instance 'sm0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:45]
WARNING: [Synth 8-7023] instance 'sm1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:46]
WARNING: [Synth 8-7023] instance 'sm2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:47]
WARNING: [Synth 8-7023] instance 'sm3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:48]
WARNING: [Synth 8-7023] instance 'sm4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:49]
INFO: [Synth 8-6155] done synthesizing module 'stateMachine' (22#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/stateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'shifter16' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/shifter16.v:23]
WARNING: [Synth 8-7023] instance 'shift' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/shifter16.v:33]
INFO: [Synth 8-6155] done synthesizing module 'shifter16' (23#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/shifter16.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ring_Counter' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Ring_Counter.v:23]
WARNING: [Synth 8-7023] instance 'count0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Ring_Counter.v:32]
WARNING: [Synth 8-7023] instance 'count1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Ring_Counter.v:33]
WARNING: [Synth 8-7023] instance 'count2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Ring_Counter.v:34]
WARNING: [Synth 8-7023] instance 'count3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Ring_Counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Ring_Counter' (24#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Ring_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (25#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevSeg' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/SevSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'm8_1' [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm8_1' (26#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SevSeg' (27#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/imports/new/SevSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topLevel' (28#1) [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/topLevel.v:23]
WARNING: [Synth 8-3917] design topLevel has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.656 ; gain = 194.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.656 ; gain = 194.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.656 ; gain = 194.371
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1368.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 7 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 3 instances
  XOR2 => LUT2: 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 1466.152 ; gain = 427.867
66 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1466.152 ; gain = 634.926
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 13 19:31:18 2022...
