gen_specs_file: 'data/aib_ams/specs_ip/dlyline.yaml'

props:
  cell_description: "AIB DCC DelayLine."
pwr_pins:
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: b63
  - name: dlyin
    is_clock: True
  - name: "bk<63:0>"
    defaults:
      logic: SEQ

inout_pins_defaults: {}
inout_pins: []

cond_defaults:
  b63: 0
  dlyin: 0
  "bk<63:0>": 0

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: a63
    func: ""
    cap_info:
      max_cap: 10.0e-15
    timing_info:
      - related: dlyin
        sense: positive_unate
        zero_delay: True
  - name: dlyout
    func: "dlyin"
    cap_info:
      max_cap: 10.0e-15
    timing_info:
      - related: dlyin
        sense: positive_unate
        data:
          cell_rise: &td_dlyline
            {tt_25_1p000_0p900: 1.0e-9}
          cell_fall: *td_dlyline
          rise_transition: 100.0e-12
          fall_transition: 100.0e-12

seq_timing:
  ctrl:
    tbm_cls: aib_ams.measurement.delay_line.dcc.ControlTimingTB
    flop_params:
      out_pin: dlyout
      clk_pin: dlyin
      ctrl_pin: "bk<63:0>"
      ctrl_code: 0
      setup_offset:
        {tt_25_1p000_0p900: -5.0e-10}
      hold_offset:
        {tt_25_1p000_0p900: 5.0e-10}
    delay_thres: .inf
    delay_inc: 4.0e-12
    c_load: 20.0e-15
    constraint_min_map:
      !!python/tuple [IN, True]: 200e-12
      !!python/tuple [IN, False]: -200e-12

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_guess: 5.0e-15
input_cap_range_scale: 0.2
