ETIMEDOUT,VAR_0
SOR_DP_PADCTL_PD_TXD_0,VAR_1
SOR_DP_PADCTL_PD_TXD_1,VAR_2
SOR_DP_PADCTL_PD_TXD_2,VAR_3
SOR_DP_PADCTL_PD_TXD_3,VAR_4
SOR_LANE_SEQ_CTL,VAR_5
SOR_LANE_SEQ_CTL_POWER_STATE_DOWN,VAR_6
SOR_LANE_SEQ_CTL_SEQUENCE_UP,VAR_7
SOR_LANE_SEQ_CTL_TRIGGER,VAR_8
SOR_PLL0_PWR,VAR_9
SOR_PLL0_VCOPD,VAR_10
SOR_PLL2_PORT_POWERDOWN,VAR_11
SOR_PLL2_SEQ_PLLCAPPD,VAR_12
SOR_PLL2_SEQ_PLLCAPPD_ENFORCE,VAR_13
SOR_PWR,VAR_14
SOR_PWR_NORMAL_STATE_PU,VAR_15
SOR_PWR_TRIGGER,VAR_16
dev_err,FUNC_0
jiffies,VAR_17
msecs_to_jiffies,FUNC_1
tegra_sor_readl,FUNC_2
tegra_sor_set_parent_clock,FUNC_3
tegra_sor_writel,FUNC_4
time_before,FUNC_5
usleep_range,FUNC_6
tegra_sor_power_down,FUNC_7
sor,VAR_18
value,VAR_19
timeout,VAR_20
err,VAR_21
