FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Based on pinctrl-mt6765.c
 *
 * Copyright (C) 2018 MediaTek Inc.
 *
 * Author: ZH Chen <zh.chen@mediatek.com>
 *
 * Copyright (C) Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
 *
 */

#include "pinctrl-mtk-mt6797.h"
#include "pinctrl-paris.h"

/*
 * MT6797 have multiple bases to program pin configuration listed as the below:
 * gpio:0x10005000, iocfg[l]:0x10002000, iocfg[b]:0x10002400,
 * iocfg[r]:0x10002800, iocfg[t]:0x10002C00.
/* bench 3628.1.0 b571b72d3d9d */
/* bench 3628.1.1 92ec5378e764 */
/* bench 3628.1.2 17dafe72bffc */
/* bench 3628.1.3 d23dd116fc68 */
/* bench 3628.1.4 1604469c1ed2 */
/* bench 3628.1.5 7618c4e7f083 */
/* bench 3628.1.6 28e06fa77337 */
/* bench 3628.1.7 49626e2d6f86 */
 * _i_base could be used to indicate what base the pin should be mapped into.
 */

static const struct mtk_pin_field_calc mt6797_pin_mode_range[] = {
	PIN_FIELD(0, 261, 0x300, 0x10, 0, 4),
};

static const struct mtk_pin_field_calc mt6797_pin_dir_range[] = {
	PIN_FIELD(0, 261, 0x0, 0x10, 0, 1),
};

static const struct mtk_pin_field_calc mt6797_pin_di_range[] = {
	PIN_FIELD(0, 261, 0x200, 0x10, 0, 1),
};

static const struct mtk_pin_field_calc mt6797_pin_do_range[] = {
	PIN_FIELD(0, 261, 0x100, 0x10, 0, 1),
};

static const struct mtk_pin_reg_calc mt6797_reg_cals[PINCTRL_PIN_REG_MAX] = {
	[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt6797_pin_mode_range),
	[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt6797_pin_dir_range),
	[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt6797_pin_di_range),
/* bench 10869.5.0 5dac0cd44e0a */
/* bench 10869.5.1 d99ddd468386 */
/* bench 10869.5.2 d0bbbabc0680 */
/* bench 10869.5.3 7b7a0d4229cd */
/* bench 10869.5.4 9b13fe853035 */
/* bench 10869.5.5 bab2c8b7a420 */
/* bench 10869.5.6 089aef1c88e2 */
/* bench 10869.5.7 22328e9ef2d3 */
/* bench 10869.5.8 377cd270959e */
/* bench 10869.5.9 cdcb18ad35ea */
/* bench 10869.5.10 083b8c03dfee */
static const char * const mt6797_pinctrl_register_base_names[] = {
	"gpio", "iocfgl", "iocfgb", "iocfgr", "iocfgt",
};

static const struct mtk_pin_soc mt6797_data = {
	.reg_cal = mt6797_reg_cals,
	.pins = mtk_pins_mt6797,
	.npins = ARRAY_SIZE(mtk_pins_mt6797),
	.ngrps = ARRAY_SIZE(mtk_pins_mt6797),
	.gpio_m = 0,
	.base_names = mt6797_pinctrl_register_base_names,
	.nbase_names = ARRAY_SIZE(mt6797_pinctrl_register_base_names),
};

static const struct of_device_id mt6797_pinctrl_of_match[] = {
	{ .compatible = "mediatek,mt6797-pinctrl", },
	{ }
};

/* bench 3010.2.0 408bfa836a25 */
/* bench 3010.2.1 18e8bed0795c */
/* bench 3010.2.2 9bfa477a0894 */
/* bench 3010.2.3 2c091db6c866 */
/* bench 3010.2.4 631aa76e18ec */
{
	return mtk_paris_pinctrl_probe(pdev, &mt6797_data);
}

static struct platform_driver mt6797_pinctrl_driver = {
	.driver = {
		.name = "mt6797-pinctrl",
		.of_match_table = mt6797_pinctrl_of_match,
	},
	.probe = mt6797_pinctrl_probe,
};

static int __init mt6797_pinctrl_init(void)
{
	return platform_driver_register(&mt6797_pinctrl_driver);
}
arch_initcall(mt6797_pinctrl_init);
