
STM32F401_TIMER_OC_PWM1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08006250  08006250  00007250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065f0  080065f0  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  080065f0  080065f0  000075f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065f8  080065f8  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065f8  080065f8  000075f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080065fc  080065fc  000075fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006600  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  200001d4  080067d4  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  080067d4  00008438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba8d  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001959  00000000  00000000  00013c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000155f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ca  00000000  00000000  00016118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015eed  00000000  00000000  000169e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cafc  00000000  00000000  0002c8cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ceaf  00000000  00000000  000393cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c627a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041ec  00000000  00000000  000c62c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000ca4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006238 	.word	0x08006238

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08006238 	.word	0x08006238

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <SysTick_Handler>:
#include <main_app.h>

extern TIM_HandleTypeDef htim4;

void SysTick_Handler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000eac:	f000 fa98 	bl	80013e0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000eb0:	f000 fc08 	bl	80016c4 <HAL_SYSTICK_IRQHandler>


}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <TIM4_IRQHandler>:



void TIM4_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim4);
 8000ebc:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <TIM4_IRQHandler+0x10>)
 8000ebe:	f001 faeb 	bl	8002498 <HAL_TIM_IRQHandler>

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	2000029c 	.word	0x2000029c

08000ecc <main>:
uint8_t msg[100];
TIM_HandleTypeDef htim4;


int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	SystemClockConfig(CLOCK_FREQ_50MHz);
 8000ed0:	2032      	movs	r0, #50	@ 0x32
 8000ed2:	f000 f901 	bl	80010d8 <SystemClockConfig>
//	LSE_Configuration(); // this must on top of other init functions which start port clocks, then it gives an error

	HAL_Init();
 8000ed6:	f000 fa31 	bl	800133c <HAL_Init>
	UART1_Init();
 8000eda:	f000 f8d3 	bl	8001084 <UART1_Init>
	TIM4_Init();
 8000ede:	f000 f84b 	bl	8000f78 <TIM4_Init>

	if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) != HAL_OK){
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	481f      	ldr	r0, [pc, #124]	@ (8000f64 <main+0x98>)
 8000ee6:	f001 fa27 	bl	8002338 <HAL_TIM_PWM_Start>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <main+0x28>
		Error_handler();
 8000ef0:	f000 f8ee 	bl	80010d0 <Error_handler>
	}

	if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2) != HAL_OK){
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	481b      	ldr	r0, [pc, #108]	@ (8000f64 <main+0x98>)
 8000ef8:	f001 fa1e 	bl	8002338 <HAL_TIM_PWM_Start>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <main+0x3a>
		Error_handler();
 8000f02:	f000 f8e5 	bl	80010d0 <Error_handler>
	}

	if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3) != HAL_OK){
 8000f06:	2108      	movs	r1, #8
 8000f08:	4816      	ldr	r0, [pc, #88]	@ (8000f64 <main+0x98>)
 8000f0a:	f001 fa15 	bl	8002338 <HAL_TIM_PWM_Start>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <main+0x4c>
		Error_handler();
 8000f14:	f000 f8dc 	bl	80010d0 <Error_handler>
	}

	if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4) != HAL_OK){
 8000f18:	210c      	movs	r1, #12
 8000f1a:	4812      	ldr	r0, [pc, #72]	@ (8000f64 <main+0x98>)
 8000f1c:	f001 fa0c 	bl	8002338 <HAL_TIM_PWM_Start>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <main+0x5e>
		Error_handler();
 8000f26:	f000 f8d3 	bl	80010d0 <Error_handler>
	}

	while(1){
		memset(msg,0,sizeof(msg));
 8000f2a:	2264      	movs	r2, #100	@ 0x64
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	480e      	ldr	r0, [pc, #56]	@ (8000f68 <main+0x9c>)
 8000f30:	f003 f86f 	bl	8004012 <memset>
		sprintf((char *)msg,"TIM4 count: %ld\r\n", TIM4->CNT);
 8000f34:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <main+0xa0>)
 8000f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f38:	461a      	mov	r2, r3
 8000f3a:	490d      	ldr	r1, [pc, #52]	@ (8000f70 <main+0xa4>)
 8000f3c:	480a      	ldr	r0, [pc, #40]	@ (8000f68 <main+0x9c>)
 8000f3e:	f003 f805 	bl	8003f4c <siprintf>
		HAL_UART_Transmit(&huart1,  msg, (uint16_t)  strlen((char *)msg), HAL_MAX_DELAY);
 8000f42:	4809      	ldr	r0, [pc, #36]	@ (8000f68 <main+0x9c>)
 8000f44:	f7ff f99c 	bl	8000280 <strlen>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f50:	4905      	ldr	r1, [pc, #20]	@ (8000f68 <main+0x9c>)
 8000f52:	4808      	ldr	r0, [pc, #32]	@ (8000f74 <main+0xa8>)
 8000f54:	f001 ff25 	bl	8002da2 <HAL_UART_Transmit>

		HAL_Delay(1000);
 8000f58:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f5c:	f000 fa60 	bl	8001420 <HAL_Delay>
		memset(msg,0,sizeof(msg));
 8000f60:	bf00      	nop
 8000f62:	e7e2      	b.n	8000f2a <main+0x5e>
 8000f64:	2000029c 	.word	0x2000029c
 8000f68:	20000238 	.word	0x20000238
 8000f6c:	40000800 	.word	0x40000800
 8000f70:	08006250 	.word	0x08006250
 8000f74:	200001f0 	.word	0x200001f0

08000f78 <TIM4_Init>:

	return 0;
}

void TIM4_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef tim4_oc_cfg;
	htim4.Instance = TIM4;
 8000f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001078 <TIM4_Init+0x100>)
 8000f80:	4a3e      	ldr	r2, [pc, #248]	@ (800107c <TIM4_Init+0x104>)
 8000f82:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 4999;
 8000f84:	4b3c      	ldr	r3, [pc, #240]	@ (8001078 <TIM4_Init+0x100>)
 8000f86:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000f8a:	605a      	str	r2, [r3, #4]
	htim4.Init.Period = 10000;
 8000f8c:	4b3a      	ldr	r3, [pc, #232]	@ (8001078 <TIM4_Init+0x100>)
 8000f8e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000f92:	60da      	str	r2, [r3, #12]

	memset(&tim4_oc_cfg,0,sizeof(tim4_oc_cfg)); //there might be garbage values
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	221c      	movs	r2, #28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f003 f839 	bl	8004012 <memset>
	tim4_oc_cfg.OCMode = TIM_OCMODE_PWM1;
 8000fa0:	2360      	movs	r3, #96	@ 0x60
 8000fa2:	607b      	str	r3, [r7, #4]
	tim4_oc_cfg.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]

	tim4_oc_cfg.Pulse = (htim4.Init.Period*25)/100; //Duty cycle 25%
 8000fa8:	4b33      	ldr	r3, [pc, #204]	@ (8001078 <TIM4_Init+0x100>)
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	009a      	lsls	r2, r3, #2
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a32      	ldr	r2, [pc, #200]	@ (8001080 <TIM4_Init+0x108>)
 8000fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fbc:	095b      	lsrs	r3, r3, #5
 8000fbe:	60bb      	str	r3, [r7, #8]

	if(HAL_TIM_PWM_Init(&htim4) != HAL_OK){
 8000fc0:	482d      	ldr	r0, [pc, #180]	@ (8001078 <TIM4_Init+0x100>)
 8000fc2:	f001 f969 	bl	8002298 <HAL_TIM_PWM_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <TIM4_Init+0x58>
		Error_handler();
 8000fcc:	f000 f880 	bl	80010d0 <Error_handler>
	}

    if(HAL_TIM_PWM_ConfigChannel(&htim4, &tim4_oc_cfg, TIM_CHANNEL_1)!= HAL_OK){
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4828      	ldr	r0, [pc, #160]	@ (8001078 <TIM4_Init+0x100>)
 8000fd8:	f001 fb4e 	bl	8002678 <HAL_TIM_PWM_ConfigChannel>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <TIM4_Init+0x6e>
 		Error_handler();
 8000fe2:	f000 f875 	bl	80010d0 <Error_handler>
 	}

	tim4_oc_cfg.Pulse = (htim4.Init.Period*45)/100; //Duty cycle 45%
 8000fe6:	4b24      	ldr	r3, [pc, #144]	@ (8001078 <TIM4_Init+0x100>)
 8000fe8:	68da      	ldr	r2, [r3, #12]
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	011a      	lsls	r2, r3, #4
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	4a22      	ldr	r2, [pc, #136]	@ (8001080 <TIM4_Init+0x108>)
 8000ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffa:	095b      	lsrs	r3, r3, #5
 8000ffc:	60bb      	str	r3, [r7, #8]

    if(HAL_TIM_PWM_ConfigChannel(&htim4, &tim4_oc_cfg, TIM_CHANNEL_2)!= HAL_OK){
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2204      	movs	r2, #4
 8001002:	4619      	mov	r1, r3
 8001004:	481c      	ldr	r0, [pc, #112]	@ (8001078 <TIM4_Init+0x100>)
 8001006:	f001 fb37 	bl	8002678 <HAL_TIM_PWM_ConfigChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <TIM4_Init+0x9c>
   		Error_handler();
 8001010:	f000 f85e 	bl	80010d0 <Error_handler>
   	}

	tim4_oc_cfg.Pulse = (htim4.Init.Period*75)/100; //Duty cycle 75%
 8001014:	4b18      	ldr	r3, [pc, #96]	@ (8001078 <TIM4_Init+0x100>)
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	4613      	mov	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	011a      	lsls	r2, r3, #4
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	4a17      	ldr	r2, [pc, #92]	@ (8001080 <TIM4_Init+0x108>)
 8001024:	fba2 2303 	umull	r2, r3, r2, r3
 8001028:	095b      	lsrs	r3, r3, #5
 800102a:	60bb      	str	r3, [r7, #8]

    if(HAL_TIM_PWM_ConfigChannel(&htim4, &tim4_oc_cfg, TIM_CHANNEL_3)!= HAL_OK){
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	2208      	movs	r2, #8
 8001030:	4619      	mov	r1, r3
 8001032:	4811      	ldr	r0, [pc, #68]	@ (8001078 <TIM4_Init+0x100>)
 8001034:	f001 fb20 	bl	8002678 <HAL_TIM_PWM_ConfigChannel>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <TIM4_Init+0xca>
   		Error_handler();
 800103e:	f000 f847 	bl	80010d0 <Error_handler>
   	}

	tim4_oc_cfg.Pulse = (htim4.Init.Period*95)/100; //Duty cycle 95%
 8001042:	4b0d      	ldr	r3, [pc, #52]	@ (8001078 <TIM4_Init+0x100>)
 8001044:	68da      	ldr	r2, [r3, #12]
 8001046:	4613      	mov	r3, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	4413      	add	r3, r2
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	1a9b      	subs	r3, r3, r2
 8001050:	4a0b      	ldr	r2, [pc, #44]	@ (8001080 <TIM4_Init+0x108>)
 8001052:	fba2 2303 	umull	r2, r3, r2, r3
 8001056:	095b      	lsrs	r3, r3, #5
 8001058:	60bb      	str	r3, [r7, #8]

    if(HAL_TIM_PWM_ConfigChannel(&htim4, &tim4_oc_cfg, TIM_CHANNEL_4)!= HAL_OK){
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	220c      	movs	r2, #12
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	@ (8001078 <TIM4_Init+0x100>)
 8001062:	f001 fb09 	bl	8002678 <HAL_TIM_PWM_ConfigChannel>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <TIM4_Init+0xf8>
   		Error_handler();
 800106c:	f000 f830 	bl	80010d0 <Error_handler>
   	}


}
 8001070:	bf00      	nop
 8001072:	3720      	adds	r7, #32
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000029c 	.word	0x2000029c
 800107c:	40000800 	.word	0x40000800
 8001080:	51eb851f 	.word	0x51eb851f

08001084 <UART1_Init>:

void UART1_Init()
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <UART1_Init+0x44>)
 800108a:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <UART1_Init+0x48>)
 800108c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <UART1_Init+0x44>)
 8001090:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001094:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <UART1_Init+0x44>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800109c:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <UART1_Init+0x44>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <UART1_Init+0x44>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80010a8:	4b07      	ldr	r3, [pc, #28]	@ (80010c8 <UART1_Init+0x44>)
 80010aa:	220c      	movs	r2, #12
 80010ac:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <UART1_Init+0x44>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]

	if(HAL_UART_Init(&huart1) != HAL_OK){
 80010b4:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <UART1_Init+0x44>)
 80010b6:	f001 fe24 	bl	8002d02 <HAL_UART_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <UART1_Init+0x40>
		Error_handler();
 80010c0:	f000 f806 	bl	80010d0 <Error_handler>
	}

}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	200001f0 	.word	0x200001f0
 80010cc:	40011000 	.word	0x40011000

080010d0 <Error_handler>:

void Error_handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

   while(1);
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <Error_handler+0x4>

080010d8 <SystemClockConfig>:

}

void SystemClockConfig(uint8_t clock_freq)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b094      	sub	sp, #80	@ 0x50
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;
	uint32_t FlashLatency;

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;
 80010e2:	2305      	movs	r3, #5
 80010e4:	61fb      	str	r3, [r7, #28]
	osc_init.HSEState = RCC_HSE_ON;
 80010e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010ea:	623b      	str	r3, [r7, #32]
	osc_init.LSEState = RCC_LSE_ON;
 80010ec:	2301      	movs	r3, #1
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80010f0:	2302      	movs	r3, #2
 80010f2:	637b      	str	r3, [r7, #52]	@ 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010f4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch(clock_freq){
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	2b32      	cmp	r3, #50	@ 0x32
 80010fe:	d002      	beq.n	8001106 <SystemClockConfig+0x2e>
 8001100:	2b50      	cmp	r3, #80	@ 0x50
 8001102:	d014      	beq.n	800112e <SystemClockConfig+0x56>
        	    FlashLatency = FLASH_ACR_LATENCY_2WS;
             break;


     	default:
     		return;
 8001104:	e04c      	b.n	80011a0 <SystemClockConfig+0xc8>
    		osc_init.PLL.PLLM = 25;
 8001106:	2319      	movs	r3, #25
 8001108:	63fb      	str	r3, [r7, #60]	@ 0x3c
    		osc_init.PLL.PLLN = 100;
 800110a:	2364      	movs	r3, #100	@ 0x64
 800110c:	643b      	str	r3, [r7, #64]	@ 0x40
    		osc_init.PLL.PLLP = 2;
 800110e:	2302      	movs	r3, #2
 8001110:	647b      	str	r3, [r7, #68]	@ 0x44
    		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8001112:	230f      	movs	r3, #15
 8001114:	60bb      	str	r3, [r7, #8]
    	    clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001116:	2302      	movs	r3, #2
 8001118:	60fb      	str	r3, [r7, #12]
    	    clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
    	    clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800111e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001122:	617b      	str	r3, [r7, #20]
    	    clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8001124:	2300      	movs	r3, #0
 8001126:	61bb      	str	r3, [r7, #24]
    	    FlashLatency = FLASH_ACR_LATENCY_1WS;
 8001128:	2301      	movs	r3, #1
 800112a:	64fb      	str	r3, [r7, #76]	@ 0x4c
         break;
 800112c:	e013      	b.n	8001156 <SystemClockConfig+0x7e>
     		    osc_init.PLL.PLLM = 25;
 800112e:	2319      	movs	r3, #25
 8001130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        		osc_init.PLL.PLLN = 160;
 8001132:	23a0      	movs	r3, #160	@ 0xa0
 8001134:	643b      	str	r3, [r7, #64]	@ 0x40
        		osc_init.PLL.PLLP = 2;
 8001136:	2302      	movs	r3, #2
 8001138:	647b      	str	r3, [r7, #68]	@ 0x44
        		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800113a:	230f      	movs	r3, #15
 800113c:	60bb      	str	r3, [r7, #8]
        	    clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113e:	2302      	movs	r3, #2
 8001140:	60fb      	str	r3, [r7, #12]
        	    clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
        	    clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001146:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114a:	617b      	str	r3, [r7, #20]
        	    clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	61bb      	str	r3, [r7, #24]
        	    FlashLatency = FLASH_ACR_LATENCY_2WS;
 8001150:	2302      	movs	r3, #2
 8001152:	64fb      	str	r3, [r7, #76]	@ 0x4c
             break;
 8001154:	bf00      	nop

    }

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK){
 8001156:	f107 031c 	add.w	r3, r7, #28
 800115a:	4618      	mov	r0, r3
 800115c:	f000 fc44 	bl	80019e8 <HAL_RCC_OscConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClockConfig+0x92>
		Error_handler();
 8001166:	f7ff ffb3 	bl	80010d0 <Error_handler>
	}


	if(HAL_RCC_ClockConfig(&clk_init, FlashLatency) != HAL_OK){
 800116a:	f107 0308 	add.w	r3, r7, #8
 800116e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001170:	4618      	mov	r0, r3
 8001172:	f000 feb1 	bl	8001ed8 <HAL_RCC_ClockConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClockConfig+0xa8>
			Error_handler();
 800117c:	f7ff ffa8 	bl	80010d0 <Error_handler>
		}

	__HAL_RCC_HSI_DISABLE(); //Clock powered by HSE, now can disable HSI
 8001180:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <SystemClockConfig+0xd0>)
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]

    //SysTick Configuration for new clock setup
	//Input value is based on HCLK that SysTick would tick every 1 ms.
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000); // one count period is 1/HCLK so it must count HCLK /1000 to get 1 ms
 8001186:	f001 f853 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 800118a:	4603      	mov	r3, r0
 800118c:	4a07      	ldr	r2, [pc, #28]	@ (80011ac <SystemClockConfig+0xd4>)
 800118e:	fba2 2303 	umull	r2, r3, r2, r3
 8001192:	099b      	lsrs	r3, r3, #6
 8001194:	4618      	mov	r0, r3
 8001196:	f000 fa6c 	bl	8001672 <HAL_SYSTICK_Config>
    //Configure clk source as HCLK
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800119a:	2004      	movs	r0, #4
 800119c:	f000 fa76 	bl	800168c <HAL_SYSTICK_CLKSourceConfig>


}
 80011a0:	3750      	adds	r7, #80	@ 0x50
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	42470000 	.word	0x42470000
 80011ac:	10624dd3 	.word	0x10624dd3

080011b0 <HAL_MspInit>:
 *      Author: Lenovo
 */
#include <main_app.h>

void HAL_MspInit(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0

	// there would be a HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) call here.
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80011b4:	2005      	movs	r0, #5
 80011b6:	f000 fa27 	bl	8001608 <HAL_NVIC_SetPriorityGrouping>
	// On F401 Black pill blue led is connected to PC13

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <HAL_UART_MspInit>:



void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	@ 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//Enable the clock for uart and GPIO pins
	__HAL_RCC_USART1_CLK_ENABLE();
 80011c8:	2300      	movs	r3, #0
 80011ca:	613b      	str	r3, [r7, #16]
 80011cc:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <HAL_UART_MspInit+0x7c>)
 80011ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d0:	4a1a      	ldr	r2, [pc, #104]	@ (800123c <HAL_UART_MspInit+0x7c>)
 80011d2:	f043 0310 	orr.w	r3, r3, #16
 80011d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80011d8:	4b18      	ldr	r3, [pc, #96]	@ (800123c <HAL_UART_MspInit+0x7c>)
 80011da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011dc:	f003 0310 	and.w	r3, r3, #16
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	4b14      	ldr	r3, [pc, #80]	@ (800123c <HAL_UART_MspInit+0x7c>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ec:	4a13      	ldr	r2, [pc, #76]	@ (800123c <HAL_UART_MspInit+0x7c>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <HAL_UART_MspInit+0x7c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	68fb      	ldr	r3, [r7, #12]

	//Do the pin mux configurations
	gpio_uart.Pin = GPIO_PIN_9;
 8001200:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001204:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001206:	2302      	movs	r3, #2
 8001208:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 800120a:	2301      	movs	r3, #1
 800120c:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART1; //USART1 TX
 8001212:	2307      	movs	r3, #7
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4619      	mov	r1, r3
 800121c:	4808      	ldr	r0, [pc, #32]	@ (8001240 <HAL_UART_MspInit+0x80>)
 800121e:	f000 fa5f 	bl	80016e0 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_10; //USART1 RX
 8001222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001226:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8001228:	f107 0314 	add.w	r3, r7, #20
 800122c:	4619      	mov	r1, r3
 800122e:	4804      	ldr	r0, [pc, #16]	@ (8001240 <HAL_UART_MspInit+0x80>)
 8001230:	f000 fa56 	bl	80016e0 <HAL_GPIO_Init>


}
 8001234:	bf00      	nop
 8001236:	3728      	adds	r7, #40	@ 0x28
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40023800 	.word	0x40023800
 8001240:	40020000 	.word	0x40020000

08001244 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim){
 8001244:	b580      	push	{r7, lr}
 8001246:	b08a      	sub	sp, #40	@ 0x28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	__HAL_RCC_TIM4_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <HAL_TIM_PWM_MspInit+0x78>)
 8001252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001254:	4a19      	ldr	r2, [pc, #100]	@ (80012bc <HAL_TIM_PWM_MspInit+0x78>)
 8001256:	f043 0304 	orr.w	r3, r3, #4
 800125a:	6413      	str	r3, [r2, #64]	@ 0x40
 800125c:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <HAL_TIM_PWM_MspInit+0x78>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001268:	2300      	movs	r3, #0
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <HAL_TIM_PWM_MspInit+0x78>)
 800126e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001270:	4a12      	ldr	r2, [pc, #72]	@ (80012bc <HAL_TIM_PWM_MspInit+0x78>)
 8001272:	f043 0302 	orr.w	r3, r3, #2
 8001276:	6313      	str	r3, [r2, #48]	@ 0x30
 8001278:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <HAL_TIM_PWM_MspInit+0x78>)
 800127a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]
	HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2101      	movs	r1, #1
 8001288:	201e      	movs	r0, #30
 800128a:	f000 f9c8 	bl	800161e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800128e:	201e      	movs	r0, #30
 8001290:	f000 f9e1 	bl	8001656 <HAL_NVIC_EnableIRQ>

	GPIO_InitTypeDef gpio_oc;

	//Do channel pin configurations for OC
	gpio_oc.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 8001294:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001298:	617b      	str	r3, [r7, #20]
	gpio_oc.Mode = GPIO_MODE_AF_PP;
 800129a:	2302      	movs	r3, #2
 800129c:	61bb      	str	r3, [r7, #24]
	gpio_oc.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	623b      	str	r3, [r7, #32]
	gpio_oc.Alternate = GPIO_AF2_TIM4; //TIM4 CH1 CH2 CH3 CH4
 80012a2:	2302      	movs	r3, #2
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOB, &gpio_oc);
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	4619      	mov	r1, r3
 80012ac:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <HAL_TIM_PWM_MspInit+0x7c>)
 80012ae:	f000 fa17 	bl	80016e0 <HAL_GPIO_Init>

}
 80012b2:	bf00      	nop
 80012b4:	3728      	adds	r7, #40	@ 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800
 80012c0:	40020400 	.word	0x40020400

080012c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <SystemInit+0x20>)
 80012ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ce:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <SystemInit+0x20>)
 80012d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001320 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80012ec:	f7ff ffea 	bl	80012c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012f0:	480c      	ldr	r0, [pc, #48]	@ (8001324 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012f2:	490d      	ldr	r1, [pc, #52]	@ (8001328 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012f4:	4a0d      	ldr	r2, [pc, #52]	@ (800132c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f8:	e002      	b.n	8001300 <LoopCopyDataInit>

080012fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012fe:	3304      	adds	r3, #4

08001300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001304:	d3f9      	bcc.n	80012fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001306:	4a0a      	ldr	r2, [pc, #40]	@ (8001330 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001308:	4c0a      	ldr	r4, [pc, #40]	@ (8001334 <LoopFillZerobss+0x22>)
  movs r3, #0
 800130a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800130c:	e001      	b.n	8001312 <LoopFillZerobss>

0800130e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800130e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001310:	3204      	adds	r2, #4

08001312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001314:	d3fb      	bcc.n	800130e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001316:	f002 fecf 	bl	80040b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800131a:	f7ff fdd7 	bl	8000ecc <main>
  bx  lr    
 800131e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001320:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001328:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800132c:	08006600 	.word	0x08006600
  ldr r2, =_sbss
 8001330:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001334:	20000438 	.word	0x20000438

08001338 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001338:	e7fe      	b.n	8001338 <ADC_IRQHandler>
	...

0800133c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001340:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <HAL_Init+0x40>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0d      	ldr	r2, [pc, #52]	@ (800137c <HAL_Init+0x40>)
 8001346:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800134a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800134c:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <HAL_Init+0x40>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a0a      	ldr	r2, [pc, #40]	@ (800137c <HAL_Init+0x40>)
 8001352:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001356:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001358:	4b08      	ldr	r3, [pc, #32]	@ (800137c <HAL_Init+0x40>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a07      	ldr	r2, [pc, #28]	@ (800137c <HAL_Init+0x40>)
 800135e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001362:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001364:	2003      	movs	r0, #3
 8001366:	f000 f94f 	bl	8001608 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800136a:	200f      	movs	r0, #15
 800136c:	f000 f808 	bl	8001380 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001370:	f7ff ff1e 	bl	80011b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40023c00 	.word	0x40023c00

08001380 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001388:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <HAL_InitTick+0x54>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	4b12      	ldr	r3, [pc, #72]	@ (80013d8 <HAL_InitTick+0x58>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	4619      	mov	r1, r3
 8001392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001396:	fbb3 f3f1 	udiv	r3, r3, r1
 800139a:	fbb2 f3f3 	udiv	r3, r2, r3
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f967 	bl	8001672 <HAL_SYSTICK_Config>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e00e      	b.n	80013cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b0f      	cmp	r3, #15
 80013b2:	d80a      	bhi.n	80013ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013b4:	2200      	movs	r2, #0
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	f04f 30ff 	mov.w	r0, #4294967295
 80013bc:	f000 f92f 	bl	800161e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013c0:	4a06      	ldr	r2, [pc, #24]	@ (80013dc <HAL_InitTick+0x5c>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e000      	b.n	80013cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000000 	.word	0x20000000
 80013d8:	20000008 	.word	0x20000008
 80013dc:	20000004 	.word	0x20000004

080013e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_IncTick+0x20>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <HAL_IncTick+0x24>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <HAL_IncTick+0x24>)
 80013f2:	6013      	str	r3, [r2, #0]
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000008 	.word	0x20000008
 8001404:	200002e4 	.word	0x200002e4

08001408 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return uwTick;
 800140c:	4b03      	ldr	r3, [pc, #12]	@ (800141c <HAL_GetTick+0x14>)
 800140e:	681b      	ldr	r3, [r3, #0]
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	200002e4 	.word	0x200002e4

08001420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001428:	f7ff ffee 	bl	8001408 <HAL_GetTick>
 800142c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001438:	d005      	beq.n	8001446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800143a:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <HAL_Delay+0x44>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001446:	bf00      	nop
 8001448:	f7ff ffde 	bl	8001408 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	429a      	cmp	r2, r3
 8001456:	d8f7      	bhi.n	8001448 <HAL_Delay+0x28>
  {
  }
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000008 	.word	0x20000008

08001468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001484:	4013      	ands	r3, r2
 8001486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149a:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	60d3      	str	r3, [r2, #12]
}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b4:	4b04      	ldr	r3, [pc, #16]	@ (80014c8 <__NVIC_GetPriorityGrouping+0x18>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	f003 0307 	and.w	r3, r3, #7
}
 80014be:	4618      	mov	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	e000ed00 	.word	0xe000ed00

080014cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	db0b      	blt.n	80014f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	f003 021f 	and.w	r2, r3, #31
 80014e4:	4907      	ldr	r1, [pc, #28]	@ (8001504 <__NVIC_EnableIRQ+0x38>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	095b      	lsrs	r3, r3, #5
 80014ec:	2001      	movs	r0, #1
 80014ee:	fa00 f202 	lsl.w	r2, r0, r2
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000e100 	.word	0xe000e100

08001508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	6039      	str	r1, [r7, #0]
 8001512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db0a      	blt.n	8001532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	b2da      	uxtb	r2, r3
 8001520:	490c      	ldr	r1, [pc, #48]	@ (8001554 <__NVIC_SetPriority+0x4c>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	0112      	lsls	r2, r2, #4
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	440b      	add	r3, r1
 800152c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001530:	e00a      	b.n	8001548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4908      	ldr	r1, [pc, #32]	@ (8001558 <__NVIC_SetPriority+0x50>)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	3b04      	subs	r3, #4
 8001540:	0112      	lsls	r2, r2, #4
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	440b      	add	r3, r1
 8001546:	761a      	strb	r2, [r3, #24]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000e100 	.word	0xe000e100
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800155c:	b480      	push	{r7}
 800155e:	b089      	sub	sp, #36	@ 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f1c3 0307 	rsb	r3, r3, #7
 8001576:	2b04      	cmp	r3, #4
 8001578:	bf28      	it	cs
 800157a:	2304      	movcs	r3, #4
 800157c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3304      	adds	r3, #4
 8001582:	2b06      	cmp	r3, #6
 8001584:	d902      	bls.n	800158c <NVIC_EncodePriority+0x30>
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3b03      	subs	r3, #3
 800158a:	e000      	b.n	800158e <NVIC_EncodePriority+0x32>
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	f04f 32ff 	mov.w	r2, #4294967295
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43da      	mvns	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	401a      	ands	r2, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43d9      	mvns	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	4313      	orrs	r3, r2
         );
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3724      	adds	r7, #36	@ 0x24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015d4:	d301      	bcc.n	80015da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015d6:	2301      	movs	r3, #1
 80015d8:	e00f      	b.n	80015fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015da:	4a0a      	ldr	r2, [pc, #40]	@ (8001604 <SysTick_Config+0x40>)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3b01      	subs	r3, #1
 80015e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015e2:	210f      	movs	r1, #15
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	f7ff ff8e 	bl	8001508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ec:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <SysTick_Config+0x40>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f2:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <SysTick_Config+0x40>)
 80015f4:	2207      	movs	r2, #7
 80015f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	e000e010 	.word	0xe000e010

08001608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff ff29 	bl	8001468 <__NVIC_SetPriorityGrouping>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800161e:	b580      	push	{r7, lr}
 8001620:	b086      	sub	sp, #24
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
 800162a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001630:	f7ff ff3e 	bl	80014b0 <__NVIC_GetPriorityGrouping>
 8001634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	6978      	ldr	r0, [r7, #20]
 800163c:	f7ff ff8e 	bl	800155c <NVIC_EncodePriority>
 8001640:	4602      	mov	r2, r0
 8001642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ff5d 	bl	8001508 <__NVIC_SetPriority>
}
 800164e:	bf00      	nop
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff ff31 	bl	80014cc <__NVIC_EnableIRQ>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ffa2 	bl	80015c4 <SysTick_Config>
 8001680:	4603      	mov	r3, r0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2b04      	cmp	r3, #4
 8001698:	d106      	bne.n	80016a8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800169a:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a08      	ldr	r2, [pc, #32]	@ (80016c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80016a0:	f043 0304 	orr.w	r3, r3, #4
 80016a4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80016a6:	e005      	b.n	80016b4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a04      	ldr	r2, [pc, #16]	@ (80016c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80016ae:	f023 0304 	bic.w	r3, r3, #4
 80016b2:	6013      	str	r3, [r2, #0]
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	e000e010 	.word	0xe000e010

080016c4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80016c8:	f000 f802 	bl	80016d0 <HAL_SYSTICK_Callback>
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
	...

080016e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b089      	sub	sp, #36	@ 0x24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
 80016fa:	e159      	b.n	80019b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016fc:	2201      	movs	r2, #1
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	429a      	cmp	r2, r3
 8001716:	f040 8148 	bne.w	80019aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	2b01      	cmp	r3, #1
 8001724:	d005      	beq.n	8001732 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800172e:	2b02      	cmp	r3, #2
 8001730:	d130      	bne.n	8001794 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	2203      	movs	r2, #3
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4013      	ands	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4313      	orrs	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001768:	2201      	movs	r2, #1
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	69ba      	ldr	r2, [r7, #24]
 8001774:	4013      	ands	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	f003 0201 	and.w	r2, r3, #1
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4313      	orrs	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f003 0303 	and.w	r3, r3, #3
 800179c:	2b03      	cmp	r3, #3
 800179e:	d017      	beq.n	80017d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	2203      	movs	r2, #3
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d123      	bne.n	8001824 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	08da      	lsrs	r2, r3, #3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3208      	adds	r2, #8
 80017e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	220f      	movs	r2, #15
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4013      	ands	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	691a      	ldr	r2, [r3, #16]
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4313      	orrs	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	08da      	lsrs	r2, r3, #3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3208      	adds	r2, #8
 800181e:	69b9      	ldr	r1, [r7, #24]
 8001820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	2203      	movs	r2, #3
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 0203 	and.w	r2, r3, #3
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4313      	orrs	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80a2 	beq.w	80019aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	4b57      	ldr	r3, [pc, #348]	@ (80019c8 <HAL_GPIO_Init+0x2e8>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186e:	4a56      	ldr	r2, [pc, #344]	@ (80019c8 <HAL_GPIO_Init+0x2e8>)
 8001870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001874:	6453      	str	r3, [r2, #68]	@ 0x44
 8001876:	4b54      	ldr	r3, [pc, #336]	@ (80019c8 <HAL_GPIO_Init+0x2e8>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001882:	4a52      	ldr	r2, [pc, #328]	@ (80019cc <HAL_GPIO_Init+0x2ec>)
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	089b      	lsrs	r3, r3, #2
 8001888:	3302      	adds	r3, #2
 800188a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f003 0303 	and.w	r3, r3, #3
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	220f      	movs	r2, #15
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43db      	mvns	r3, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4013      	ands	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a49      	ldr	r2, [pc, #292]	@ (80019d0 <HAL_GPIO_Init+0x2f0>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d019      	beq.n	80018e2 <HAL_GPIO_Init+0x202>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a48      	ldr	r2, [pc, #288]	@ (80019d4 <HAL_GPIO_Init+0x2f4>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d013      	beq.n	80018de <HAL_GPIO_Init+0x1fe>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a47      	ldr	r2, [pc, #284]	@ (80019d8 <HAL_GPIO_Init+0x2f8>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d00d      	beq.n	80018da <HAL_GPIO_Init+0x1fa>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a46      	ldr	r2, [pc, #280]	@ (80019dc <HAL_GPIO_Init+0x2fc>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d007      	beq.n	80018d6 <HAL_GPIO_Init+0x1f6>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a45      	ldr	r2, [pc, #276]	@ (80019e0 <HAL_GPIO_Init+0x300>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_GPIO_Init+0x1f2>
 80018ce:	2304      	movs	r3, #4
 80018d0:	e008      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018d2:	2307      	movs	r3, #7
 80018d4:	e006      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018d6:	2303      	movs	r3, #3
 80018d8:	e004      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018da:	2302      	movs	r3, #2
 80018dc:	e002      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018de:	2301      	movs	r3, #1
 80018e0:	e000      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018e2:	2300      	movs	r3, #0
 80018e4:	69fa      	ldr	r2, [r7, #28]
 80018e6:	f002 0203 	and.w	r2, r2, #3
 80018ea:	0092      	lsls	r2, r2, #2
 80018ec:	4093      	lsls	r3, r2
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018f4:	4935      	ldr	r1, [pc, #212]	@ (80019cc <HAL_GPIO_Init+0x2ec>)
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	089b      	lsrs	r3, r3, #2
 80018fa:	3302      	adds	r3, #2
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001902:	4b38      	ldr	r3, [pc, #224]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	43db      	mvns	r3, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4013      	ands	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001926:	4a2f      	ldr	r2, [pc, #188]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800192c:	4b2d      	ldr	r3, [pc, #180]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	4313      	orrs	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001950:	4a24      	ldr	r2, [pc, #144]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001956:	4b23      	ldr	r3, [pc, #140]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	43db      	mvns	r3, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4013      	ands	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800197a:	4a1a      	ldr	r2, [pc, #104]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001980:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019a4:	4a0f      	ldr	r2, [pc, #60]	@ (80019e4 <HAL_GPIO_Init+0x304>)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3301      	adds	r3, #1
 80019ae:	61fb      	str	r3, [r7, #28]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	2b0f      	cmp	r3, #15
 80019b4:	f67f aea2 	bls.w	80016fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	3724      	adds	r7, #36	@ 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40013800 	.word	0x40013800
 80019d0:	40020000 	.word	0x40020000
 80019d4:	40020400 	.word	0x40020400
 80019d8:	40020800 	.word	0x40020800
 80019dc:	40020c00 	.word	0x40020c00
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40013c00 	.word	0x40013c00

080019e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e267      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d075      	beq.n	8001af2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a06:	4b88      	ldr	r3, [pc, #544]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 030c 	and.w	r3, r3, #12
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	d00c      	beq.n	8001a2c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a12:	4b85      	ldr	r3, [pc, #532]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a1a:	2b08      	cmp	r3, #8
 8001a1c:	d112      	bne.n	8001a44 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a1e:	4b82      	ldr	r3, [pc, #520]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a2a:	d10b      	bne.n	8001a44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d05b      	beq.n	8001af0 <HAL_RCC_OscConfig+0x108>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d157      	bne.n	8001af0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e242      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a4c:	d106      	bne.n	8001a5c <HAL_RCC_OscConfig+0x74>
 8001a4e:	4b76      	ldr	r3, [pc, #472]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a75      	ldr	r2, [pc, #468]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	e01d      	b.n	8001a98 <HAL_RCC_OscConfig+0xb0>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a64:	d10c      	bne.n	8001a80 <HAL_RCC_OscConfig+0x98>
 8001a66:	4b70      	ldr	r3, [pc, #448]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a6f      	ldr	r2, [pc, #444]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	4b6d      	ldr	r3, [pc, #436]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a6c      	ldr	r2, [pc, #432]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	e00b      	b.n	8001a98 <HAL_RCC_OscConfig+0xb0>
 8001a80:	4b69      	ldr	r3, [pc, #420]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a68      	ldr	r2, [pc, #416]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	4b66      	ldr	r3, [pc, #408]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a65      	ldr	r2, [pc, #404]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001a92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d013      	beq.n	8001ac8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fcb2 	bl	8001408 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fcae 	bl	8001408 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	@ 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e207      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aba:	4b5b      	ldr	r3, [pc, #364]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0xc0>
 8001ac6:	e014      	b.n	8001af2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fc9e 	bl	8001408 <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad0:	f7ff fc9a 	bl	8001408 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b64      	cmp	r3, #100	@ 0x64
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e1f3      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ae2:	4b51      	ldr	r3, [pc, #324]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f0      	bne.n	8001ad0 <HAL_RCC_OscConfig+0xe8>
 8001aee:	e000      	b.n	8001af2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d063      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001afe:	4b4a      	ldr	r3, [pc, #296]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00b      	beq.n	8001b22 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b0a:	4b47      	ldr	r3, [pc, #284]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b12:	2b08      	cmp	r3, #8
 8001b14:	d11c      	bne.n	8001b50 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b16:	4b44      	ldr	r3, [pc, #272]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d116      	bne.n	8001b50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b22:	4b41      	ldr	r3, [pc, #260]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d005      	beq.n	8001b3a <HAL_RCC_OscConfig+0x152>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d001      	beq.n	8001b3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e1c7      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	4937      	ldr	r1, [pc, #220]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b4e:	e03a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d020      	beq.n	8001b9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b58:	4b34      	ldr	r3, [pc, #208]	@ (8001c2c <HAL_RCC_OscConfig+0x244>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5e:	f7ff fc53 	bl	8001408 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b64:	e008      	b.n	8001b78 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b66:	f7ff fc4f 	bl	8001408 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e1a8      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b78:	4b2b      	ldr	r3, [pc, #172]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d0f0      	beq.n	8001b66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b84:	4b28      	ldr	r3, [pc, #160]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	4925      	ldr	r1, [pc, #148]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	600b      	str	r3, [r1, #0]
 8001b98:	e015      	b.n	8001bc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b9a:	4b24      	ldr	r3, [pc, #144]	@ (8001c2c <HAL_RCC_OscConfig+0x244>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fc32 	bl	8001408 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba8:	f7ff fc2e 	bl	8001408 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e187      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bba:	4b1b      	ldr	r3, [pc, #108]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0308 	and.w	r3, r3, #8
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d036      	beq.n	8001c40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d016      	beq.n	8001c08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_RCC_OscConfig+0x248>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be0:	f7ff fc12 	bl	8001408 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be8:	f7ff fc0e 	bl	8001408 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e167      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001c28 <HAL_RCC_OscConfig+0x240>)
 8001bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCC_OscConfig+0x200>
 8001c06:	e01b      	b.n	8001c40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c08:	4b09      	ldr	r3, [pc, #36]	@ (8001c30 <HAL_RCC_OscConfig+0x248>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c0e:	f7ff fbfb 	bl	8001408 <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c14:	e00e      	b.n	8001c34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c16:	f7ff fbf7 	bl	8001408 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d907      	bls.n	8001c34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e150      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	42470000 	.word	0x42470000
 8001c30:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c34:	4b88      	ldr	r3, [pc, #544]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1ea      	bne.n	8001c16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f000 8097 	beq.w	8001d7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c52:	4b81      	ldr	r3, [pc, #516]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10f      	bne.n	8001c7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	4b7d      	ldr	r3, [pc, #500]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	4a7c      	ldr	r2, [pc, #496]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c6e:	4b7a      	ldr	r3, [pc, #488]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c7e:	4b77      	ldr	r3, [pc, #476]	@ (8001e5c <HAL_RCC_OscConfig+0x474>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d118      	bne.n	8001cbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c8a:	4b74      	ldr	r3, [pc, #464]	@ (8001e5c <HAL_RCC_OscConfig+0x474>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a73      	ldr	r2, [pc, #460]	@ (8001e5c <HAL_RCC_OscConfig+0x474>)
 8001c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c96:	f7ff fbb7 	bl	8001408 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c9e:	f7ff fbb3 	bl	8001408 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e10c      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e5c <HAL_RCC_OscConfig+0x474>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d106      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x2ea>
 8001cc4:	4b64      	ldr	r3, [pc, #400]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc8:	4a63      	ldr	r2, [pc, #396]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd0:	e01c      	b.n	8001d0c <HAL_RCC_OscConfig+0x324>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	d10c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x30c>
 8001cda:	4b5f      	ldr	r3, [pc, #380]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cde:	4a5e      	ldr	r2, [pc, #376]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce6:	4b5c      	ldr	r3, [pc, #368]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cea:	4a5b      	ldr	r2, [pc, #364]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf2:	e00b      	b.n	8001d0c <HAL_RCC_OscConfig+0x324>
 8001cf4:	4b58      	ldr	r3, [pc, #352]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf8:	4a57      	ldr	r2, [pc, #348]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001cfa:	f023 0301 	bic.w	r3, r3, #1
 8001cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d00:	4b55      	ldr	r3, [pc, #340]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d04:	4a54      	ldr	r2, [pc, #336]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d06:	f023 0304 	bic.w	r3, r3, #4
 8001d0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d015      	beq.n	8001d40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d14:	f7ff fb78 	bl	8001408 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d1a:	e00a      	b.n	8001d32 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d1c:	f7ff fb74 	bl	8001408 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e0cb      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d32:	4b49      	ldr	r3, [pc, #292]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0ee      	beq.n	8001d1c <HAL_RCC_OscConfig+0x334>
 8001d3e:	e014      	b.n	8001d6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fb62 	bl	8001408 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d46:	e00a      	b.n	8001d5e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d48:	f7ff fb5e 	bl	8001408 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e0b5      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d5e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1ee      	bne.n	8001d48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d6a:	7dfb      	ldrb	r3, [r7, #23]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d105      	bne.n	8001d7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d70:	4b39      	ldr	r3, [pc, #228]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d74:	4a38      	ldr	r2, [pc, #224]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f000 80a1 	beq.w	8001ec8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d86:	4b34      	ldr	r3, [pc, #208]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d05c      	beq.n	8001e4c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	699b      	ldr	r3, [r3, #24]
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d141      	bne.n	8001e1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9a:	4b31      	ldr	r3, [pc, #196]	@ (8001e60 <HAL_RCC_OscConfig+0x478>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da0:	f7ff fb32 	bl	8001408 <HAL_GetTick>
 8001da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da8:	f7ff fb2e 	bl	8001408 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e087      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dba:	4b27      	ldr	r3, [pc, #156]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1f0      	bne.n	8001da8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69da      	ldr	r2, [r3, #28]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd4:	019b      	lsls	r3, r3, #6
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ddc:	085b      	lsrs	r3, r3, #1
 8001dde:	3b01      	subs	r3, #1
 8001de0:	041b      	lsls	r3, r3, #16
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de8:	061b      	lsls	r3, r3, #24
 8001dea:	491b      	ldr	r1, [pc, #108]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001df0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e60 <HAL_RCC_OscConfig+0x478>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df6:	f7ff fb07 	bl	8001408 <HAL_GetTick>
 8001dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfc:	e008      	b.n	8001e10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfe:	f7ff fb03 	bl	8001408 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d901      	bls.n	8001e10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e05c      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d0f0      	beq.n	8001dfe <HAL_RCC_OscConfig+0x416>
 8001e1c:	e054      	b.n	8001ec8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e1e:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <HAL_RCC_OscConfig+0x478>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e24:	f7ff faf0 	bl	8001408 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2c:	f7ff faec 	bl	8001408 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e045      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e3e:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <HAL_RCC_OscConfig+0x470>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1f0      	bne.n	8001e2c <HAL_RCC_OscConfig+0x444>
 8001e4a:	e03d      	b.n	8001ec8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d107      	bne.n	8001e64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e038      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40007000 	.word	0x40007000
 8001e60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed4 <HAL_RCC_OscConfig+0x4ec>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d028      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d121      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d11a      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e94:	4013      	ands	r3, r2
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d111      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eaa:	085b      	lsrs	r3, r3, #1
 8001eac:	3b01      	subs	r3, #1
 8001eae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d107      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ebe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d001      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e000      	b.n	8001eca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0cc      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001eec:	4b68      	ldr	r3, [pc, #416]	@ (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d90c      	bls.n	8001f14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b65      	ldr	r3, [pc, #404]	@ (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	4b63      	ldr	r3, [pc, #396]	@ (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0b8      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d020      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f2c:	4b59      	ldr	r3, [pc, #356]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	4a58      	ldr	r2, [pc, #352]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f44:	4b53      	ldr	r3, [pc, #332]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	4a52      	ldr	r2, [pc, #328]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f50:	4b50      	ldr	r3, [pc, #320]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	494d      	ldr	r1, [pc, #308]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d044      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d107      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f76:	4b47      	ldr	r3, [pc, #284]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d119      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e07f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d003      	beq.n	8001f96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f96:	4b3f      	ldr	r3, [pc, #252]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d109      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e06f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa6:	4b3b      	ldr	r3, [pc, #236]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e067      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fb6:	4b37      	ldr	r3, [pc, #220]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f023 0203 	bic.w	r2, r3, #3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	4934      	ldr	r1, [pc, #208]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fc8:	f7ff fa1e 	bl	8001408 <HAL_GetTick>
 8001fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd0:	f7ff fa1a 	bl	8001408 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e04f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 020c 	and.w	r2, r3, #12
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d1eb      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ff8:	4b25      	ldr	r3, [pc, #148]	@ (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d20c      	bcs.n	8002020 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002006:	4b22      	ldr	r3, [pc, #136]	@ (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800200e:	4b20      	ldr	r3, [pc, #128]	@ (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	429a      	cmp	r2, r3
 800201a:	d001      	beq.n	8002020 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e032      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	d008      	beq.n	800203e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800202c:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	4916      	ldr	r1, [pc, #88]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800203a:	4313      	orrs	r3, r2
 800203c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d009      	beq.n	800205e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800204a:	4b12      	ldr	r3, [pc, #72]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	490e      	ldr	r1, [pc, #56]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	4313      	orrs	r3, r2
 800205c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800205e:	f000 f821 	bl	80020a4 <HAL_RCC_GetSysClockFreq>
 8002062:	4602      	mov	r2, r0
 8002064:	4b0b      	ldr	r3, [pc, #44]	@ (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	091b      	lsrs	r3, r3, #4
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	490a      	ldr	r1, [pc, #40]	@ (8002098 <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	5ccb      	ldrb	r3, [r1, r3]
 8002072:	fa22 f303 	lsr.w	r3, r2, r3
 8002076:	4a09      	ldr	r2, [pc, #36]	@ (800209c <HAL_RCC_ClockConfig+0x1c4>)
 8002078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800207a:	4b09      	ldr	r3, [pc, #36]	@ (80020a0 <HAL_RCC_ClockConfig+0x1c8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff f97e 	bl	8001380 <HAL_InitTick>

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023c00 	.word	0x40023c00
 8002094:	40023800 	.word	0x40023800
 8002098:	08006264 	.word	0x08006264
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000004 	.word	0x20000004

080020a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020a8:	b090      	sub	sp, #64	@ 0x40
 80020aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020bc:	4b59      	ldr	r3, [pc, #356]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x180>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 030c 	and.w	r3, r3, #12
 80020c4:	2b08      	cmp	r3, #8
 80020c6:	d00d      	beq.n	80020e4 <HAL_RCC_GetSysClockFreq+0x40>
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	f200 80a1 	bhi.w	8002210 <HAL_RCC_GetSysClockFreq+0x16c>
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <HAL_RCC_GetSysClockFreq+0x34>
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d003      	beq.n	80020de <HAL_RCC_GetSysClockFreq+0x3a>
 80020d6:	e09b      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020d8:	4b53      	ldr	r3, [pc, #332]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x184>)
 80020da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020dc:	e09b      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020de:	4b53      	ldr	r3, [pc, #332]	@ (800222c <HAL_RCC_GetSysClockFreq+0x188>)
 80020e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020e2:	e098      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x180>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020ee:	4b4d      	ldr	r3, [pc, #308]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x180>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d028      	beq.n	800214c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x180>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	099b      	lsrs	r3, r3, #6
 8002100:	2200      	movs	r2, #0
 8002102:	623b      	str	r3, [r7, #32]
 8002104:	627a      	str	r2, [r7, #36]	@ 0x24
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800210c:	2100      	movs	r1, #0
 800210e:	4b47      	ldr	r3, [pc, #284]	@ (800222c <HAL_RCC_GetSysClockFreq+0x188>)
 8002110:	fb03 f201 	mul.w	r2, r3, r1
 8002114:	2300      	movs	r3, #0
 8002116:	fb00 f303 	mul.w	r3, r0, r3
 800211a:	4413      	add	r3, r2
 800211c:	4a43      	ldr	r2, [pc, #268]	@ (800222c <HAL_RCC_GetSysClockFreq+0x188>)
 800211e:	fba0 1202 	umull	r1, r2, r0, r2
 8002122:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002124:	460a      	mov	r2, r1
 8002126:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800212a:	4413      	add	r3, r2
 800212c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800212e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002130:	2200      	movs	r2, #0
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	61fa      	str	r2, [r7, #28]
 8002136:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800213a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800213e:	f7fe fd3b 	bl	8000bb8 <__aeabi_uldivmod>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4613      	mov	r3, r2
 8002148:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800214a:	e053      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800214c:	4b35      	ldr	r3, [pc, #212]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x180>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	099b      	lsrs	r3, r3, #6
 8002152:	2200      	movs	r2, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	617a      	str	r2, [r7, #20]
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800215e:	f04f 0b00 	mov.w	fp, #0
 8002162:	4652      	mov	r2, sl
 8002164:	465b      	mov	r3, fp
 8002166:	f04f 0000 	mov.w	r0, #0
 800216a:	f04f 0100 	mov.w	r1, #0
 800216e:	0159      	lsls	r1, r3, #5
 8002170:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002174:	0150      	lsls	r0, r2, #5
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	ebb2 080a 	subs.w	r8, r2, sl
 800217e:	eb63 090b 	sbc.w	r9, r3, fp
 8002182:	f04f 0200 	mov.w	r2, #0
 8002186:	f04f 0300 	mov.w	r3, #0
 800218a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800218e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002192:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002196:	ebb2 0408 	subs.w	r4, r2, r8
 800219a:	eb63 0509 	sbc.w	r5, r3, r9
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	f04f 0300 	mov.w	r3, #0
 80021a6:	00eb      	lsls	r3, r5, #3
 80021a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021ac:	00e2      	lsls	r2, r4, #3
 80021ae:	4614      	mov	r4, r2
 80021b0:	461d      	mov	r5, r3
 80021b2:	eb14 030a 	adds.w	r3, r4, sl
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	eb45 030b 	adc.w	r3, r5, fp
 80021bc:	607b      	str	r3, [r7, #4]
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	f04f 0300 	mov.w	r3, #0
 80021c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021ca:	4629      	mov	r1, r5
 80021cc:	028b      	lsls	r3, r1, #10
 80021ce:	4621      	mov	r1, r4
 80021d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021d4:	4621      	mov	r1, r4
 80021d6:	028a      	lsls	r2, r1, #10
 80021d8:	4610      	mov	r0, r2
 80021da:	4619      	mov	r1, r3
 80021dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021de:	2200      	movs	r2, #0
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	60fa      	str	r2, [r7, #12]
 80021e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021e8:	f7fe fce6 	bl	8000bb8 <__aeabi_uldivmod>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4613      	mov	r3, r2
 80021f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80021f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x180>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	0c1b      	lsrs	r3, r3, #16
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	3301      	adds	r3, #1
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002204:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800220e:	e002      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x184>)
 8002212:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002218:	4618      	mov	r0, r3
 800221a:	3740      	adds	r7, #64	@ 0x40
 800221c:	46bd      	mov	sp, r7
 800221e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	00f42400 	.word	0x00f42400
 800222c:	017d7840 	.word	0x017d7840

08002230 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002234:	4b03      	ldr	r3, [pc, #12]	@ (8002244 <HAL_RCC_GetHCLKFreq+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000000 	.word	0x20000000

08002248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800224c:	f7ff fff0 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 8002250:	4602      	mov	r2, r0
 8002252:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	0a9b      	lsrs	r3, r3, #10
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	4903      	ldr	r1, [pc, #12]	@ (800226c <HAL_RCC_GetPCLK1Freq+0x24>)
 800225e:	5ccb      	ldrb	r3, [r1, r3]
 8002260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002264:	4618      	mov	r0, r3
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40023800 	.word	0x40023800
 800226c:	08006274 	.word	0x08006274

08002270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002274:	f7ff ffdc 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 8002278:	4602      	mov	r2, r0
 800227a:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <HAL_RCC_GetPCLK2Freq+0x20>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	0b5b      	lsrs	r3, r3, #13
 8002280:	f003 0307 	and.w	r3, r3, #7
 8002284:	4903      	ldr	r1, [pc, #12]	@ (8002294 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002286:	5ccb      	ldrb	r3, [r1, r3]
 8002288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800228c:	4618      	mov	r0, r3
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40023800 	.word	0x40023800
 8002294:	08006274 	.word	0x08006274

08002298 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e041      	b.n	800232e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d106      	bne.n	80022c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7fe ffc0 	bl	8001244 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2202      	movs	r2, #2
 80022c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3304      	adds	r3, #4
 80022d4:	4619      	mov	r1, r3
 80022d6:	4610      	mov	r0, r2
 80022d8:	f000 fac2 	bl	8002860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d109      	bne.n	800235c <HAL_TIM_PWM_Start+0x24>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b01      	cmp	r3, #1
 8002352:	bf14      	ite	ne
 8002354:	2301      	movne	r3, #1
 8002356:	2300      	moveq	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	e022      	b.n	80023a2 <HAL_TIM_PWM_Start+0x6a>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b04      	cmp	r3, #4
 8002360:	d109      	bne.n	8002376 <HAL_TIM_PWM_Start+0x3e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b01      	cmp	r3, #1
 800236c:	bf14      	ite	ne
 800236e:	2301      	movne	r3, #1
 8002370:	2300      	moveq	r3, #0
 8002372:	b2db      	uxtb	r3, r3
 8002374:	e015      	b.n	80023a2 <HAL_TIM_PWM_Start+0x6a>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2b08      	cmp	r3, #8
 800237a:	d109      	bne.n	8002390 <HAL_TIM_PWM_Start+0x58>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b01      	cmp	r3, #1
 8002386:	bf14      	ite	ne
 8002388:	2301      	movne	r3, #1
 800238a:	2300      	moveq	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	e008      	b.n	80023a2 <HAL_TIM_PWM_Start+0x6a>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b01      	cmp	r3, #1
 800239a:	bf14      	ite	ne
 800239c:	2301      	movne	r3, #1
 800239e:	2300      	moveq	r3, #0
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e068      	b.n	800247c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d104      	bne.n	80023ba <HAL_TIM_PWM_Start+0x82>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2202      	movs	r2, #2
 80023b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023b8:	e013      	b.n	80023e2 <HAL_TIM_PWM_Start+0xaa>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d104      	bne.n	80023ca <HAL_TIM_PWM_Start+0x92>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2202      	movs	r2, #2
 80023c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023c8:	e00b      	b.n	80023e2 <HAL_TIM_PWM_Start+0xaa>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	2b08      	cmp	r3, #8
 80023ce:	d104      	bne.n	80023da <HAL_TIM_PWM_Start+0xa2>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80023d8:	e003      	b.n	80023e2 <HAL_TIM_PWM_Start+0xaa>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2202      	movs	r2, #2
 80023de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2201      	movs	r2, #1
 80023e8:	6839      	ldr	r1, [r7, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 fc50 	bl	8002c90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a23      	ldr	r2, [pc, #140]	@ (8002484 <HAL_TIM_PWM_Start+0x14c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d107      	bne.n	800240a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002408:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a1d      	ldr	r2, [pc, #116]	@ (8002484 <HAL_TIM_PWM_Start+0x14c>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d018      	beq.n	8002446 <HAL_TIM_PWM_Start+0x10e>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800241c:	d013      	beq.n	8002446 <HAL_TIM_PWM_Start+0x10e>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a19      	ldr	r2, [pc, #100]	@ (8002488 <HAL_TIM_PWM_Start+0x150>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d00e      	beq.n	8002446 <HAL_TIM_PWM_Start+0x10e>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a17      	ldr	r2, [pc, #92]	@ (800248c <HAL_TIM_PWM_Start+0x154>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d009      	beq.n	8002446 <HAL_TIM_PWM_Start+0x10e>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a16      	ldr	r2, [pc, #88]	@ (8002490 <HAL_TIM_PWM_Start+0x158>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d004      	beq.n	8002446 <HAL_TIM_PWM_Start+0x10e>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a14      	ldr	r2, [pc, #80]	@ (8002494 <HAL_TIM_PWM_Start+0x15c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d111      	bne.n	800246a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2b06      	cmp	r3, #6
 8002456:	d010      	beq.n	800247a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002468:	e007      	b.n	800247a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f042 0201 	orr.w	r2, r2, #1
 8002478:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40010000 	.word	0x40010000
 8002488:	40000400 	.word	0x40000400
 800248c:	40000800 	.word	0x40000800
 8002490:	40000c00 	.word	0x40000c00
 8002494:	40014000 	.word	0x40014000

08002498 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d020      	beq.n	80024fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d01b      	beq.n	80024fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0202 	mvn.w	r2, #2
 80024cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2201      	movs	r2, #1
 80024d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f99e 	bl	8002824 <HAL_TIM_IC_CaptureCallback>
 80024e8:	e005      	b.n	80024f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f990 	bl	8002810 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f9a1 	bl	8002838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	2b00      	cmp	r3, #0
 8002504:	d020      	beq.n	8002548 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01b      	beq.n	8002548 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0204 	mvn.w	r2, #4
 8002518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2202      	movs	r2, #2
 800251e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f978 	bl	8002824 <HAL_TIM_IC_CaptureCallback>
 8002534:	e005      	b.n	8002542 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f96a 	bl	8002810 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f97b 	bl	8002838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d020      	beq.n	8002594 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f003 0308 	and.w	r3, r3, #8
 8002558:	2b00      	cmp	r3, #0
 800255a:	d01b      	beq.n	8002594 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0208 	mvn.w	r2, #8
 8002564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2204      	movs	r2, #4
 800256a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f952 	bl	8002824 <HAL_TIM_IC_CaptureCallback>
 8002580:	e005      	b.n	800258e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f944 	bl	8002810 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f955 	bl	8002838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	f003 0310 	and.w	r3, r3, #16
 800259a:	2b00      	cmp	r3, #0
 800259c:	d020      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d01b      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0210 	mvn.w	r2, #16
 80025b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2208      	movs	r2, #8
 80025b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f92c 	bl	8002824 <HAL_TIM_IC_CaptureCallback>
 80025cc:	e005      	b.n	80025da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f91e 	bl	8002810 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 f92f 	bl	8002838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00c      	beq.n	8002604 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d007      	beq.n	8002604 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f06f 0201 	mvn.w	r2, #1
 80025fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f8fc 	bl	80027fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00c      	beq.n	8002628 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002614:	2b00      	cmp	r3, #0
 8002616:	d007      	beq.n	8002628 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fb63 	bl	8002cee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00c      	beq.n	800264c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002638:	2b00      	cmp	r3, #0
 800263a:	d007      	beq.n	800264c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f900 	bl	800284c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f003 0320 	and.w	r3, r3, #32
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00c      	beq.n	8002670 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f003 0320 	and.w	r3, r3, #32
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0220 	mvn.w	r2, #32
 8002668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fb35 	bl	8002cda <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002670:	bf00      	nop
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002684:	2300      	movs	r3, #0
 8002686:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002692:	2302      	movs	r3, #2
 8002694:	e0ae      	b.n	80027f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2201      	movs	r2, #1
 800269a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b0c      	cmp	r3, #12
 80026a2:	f200 809f 	bhi.w	80027e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80026a6:	a201      	add	r2, pc, #4	@ (adr r2, 80026ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80026a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ac:	080026e1 	.word	0x080026e1
 80026b0:	080027e5 	.word	0x080027e5
 80026b4:	080027e5 	.word	0x080027e5
 80026b8:	080027e5 	.word	0x080027e5
 80026bc:	08002721 	.word	0x08002721
 80026c0:	080027e5 	.word	0x080027e5
 80026c4:	080027e5 	.word	0x080027e5
 80026c8:	080027e5 	.word	0x080027e5
 80026cc:	08002763 	.word	0x08002763
 80026d0:	080027e5 	.word	0x080027e5
 80026d4:	080027e5 	.word	0x080027e5
 80026d8:	080027e5 	.word	0x080027e5
 80026dc:	080027a3 	.word	0x080027a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f946 	bl	8002978 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	699a      	ldr	r2, [r3, #24]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0208 	orr.w	r2, r2, #8
 80026fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0204 	bic.w	r2, r2, #4
 800270a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6999      	ldr	r1, [r3, #24]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	691a      	ldr	r2, [r3, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	619a      	str	r2, [r3, #24]
      break;
 800271e:	e064      	b.n	80027ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68b9      	ldr	r1, [r7, #8]
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f98c 	bl	8002a44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	699a      	ldr	r2, [r3, #24]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800273a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	699a      	ldr	r2, [r3, #24]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800274a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6999      	ldr	r1, [r3, #24]
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	021a      	lsls	r2, r3, #8
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	619a      	str	r2, [r3, #24]
      break;
 8002760:	e043      	b.n	80027ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68b9      	ldr	r1, [r7, #8]
 8002768:	4618      	mov	r0, r3
 800276a:	f000 f9d7 	bl	8002b1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	69da      	ldr	r2, [r3, #28]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f042 0208 	orr.w	r2, r2, #8
 800277c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	69da      	ldr	r2, [r3, #28]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0204 	bic.w	r2, r2, #4
 800278c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	69d9      	ldr	r1, [r3, #28]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	691a      	ldr	r2, [r3, #16]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	61da      	str	r2, [r3, #28]
      break;
 80027a0:	e023      	b.n	80027ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f000 fa21 	bl	8002bf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	69da      	ldr	r2, [r3, #28]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	69da      	ldr	r2, [r3, #28]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	69d9      	ldr	r1, [r3, #28]
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	021a      	lsls	r2, r3, #8
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	61da      	str	r2, [r3, #28]
      break;
 80027e2:	e002      	b.n	80027ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	75fb      	strb	r3, [r7, #23]
      break;
 80027e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800282c:	bf00      	nop
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a3a      	ldr	r2, [pc, #232]	@ (800295c <TIM_Base_SetConfig+0xfc>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d00f      	beq.n	8002898 <TIM_Base_SetConfig+0x38>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287e:	d00b      	beq.n	8002898 <TIM_Base_SetConfig+0x38>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a37      	ldr	r2, [pc, #220]	@ (8002960 <TIM_Base_SetConfig+0x100>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d007      	beq.n	8002898 <TIM_Base_SetConfig+0x38>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a36      	ldr	r2, [pc, #216]	@ (8002964 <TIM_Base_SetConfig+0x104>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d003      	beq.n	8002898 <TIM_Base_SetConfig+0x38>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a35      	ldr	r2, [pc, #212]	@ (8002968 <TIM_Base_SetConfig+0x108>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d108      	bne.n	80028aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800289e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a2b      	ldr	r2, [pc, #172]	@ (800295c <TIM_Base_SetConfig+0xfc>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d01b      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b8:	d017      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a28      	ldr	r2, [pc, #160]	@ (8002960 <TIM_Base_SetConfig+0x100>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d013      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a27      	ldr	r2, [pc, #156]	@ (8002964 <TIM_Base_SetConfig+0x104>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d00f      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a26      	ldr	r2, [pc, #152]	@ (8002968 <TIM_Base_SetConfig+0x108>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00b      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a25      	ldr	r2, [pc, #148]	@ (800296c <TIM_Base_SetConfig+0x10c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d007      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a24      	ldr	r2, [pc, #144]	@ (8002970 <TIM_Base_SetConfig+0x110>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d003      	beq.n	80028ea <TIM_Base_SetConfig+0x8a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a23      	ldr	r2, [pc, #140]	@ (8002974 <TIM_Base_SetConfig+0x114>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d108      	bne.n	80028fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	4313      	orrs	r3, r2
 8002908:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a0e      	ldr	r2, [pc, #56]	@ (800295c <TIM_Base_SetConfig+0xfc>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d103      	bne.n	8002930 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b01      	cmp	r3, #1
 8002940:	d105      	bne.n	800294e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	f023 0201 	bic.w	r2, r3, #1
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	611a      	str	r2, [r3, #16]
  }
}
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40010000 	.word	0x40010000
 8002960:	40000400 	.word	0x40000400
 8002964:	40000800 	.word	0x40000800
 8002968:	40000c00 	.word	0x40000c00
 800296c:	40014000 	.word	0x40014000
 8002970:	40014400 	.word	0x40014400
 8002974:	40014800 	.word	0x40014800

08002978 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	f023 0201 	bic.w	r2, r3, #1
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f023 0303 	bic.w	r3, r3, #3
 80029ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f023 0302 	bic.w	r3, r3, #2
 80029c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002a40 <TIM_OC1_SetConfig+0xc8>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d10c      	bne.n	80029ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f023 0308 	bic.w	r3, r3, #8
 80029da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	f023 0304 	bic.w	r3, r3, #4
 80029ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a13      	ldr	r2, [pc, #76]	@ (8002a40 <TIM_OC1_SetConfig+0xc8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d111      	bne.n	8002a1a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	621a      	str	r2, [r3, #32]
}
 8002a34:	bf00      	nop
 8002a36:	371c      	adds	r7, #28
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	40010000 	.word	0x40010000

08002a44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b087      	sub	sp, #28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	f023 0210 	bic.w	r2, r3, #16
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f023 0320 	bic.w	r3, r3, #32
 8002a8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	011b      	lsls	r3, r3, #4
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002b18 <TIM_OC2_SetConfig+0xd4>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d10d      	bne.n	8002ac0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002aaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002abe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a15      	ldr	r2, [pc, #84]	@ (8002b18 <TIM_OC2_SetConfig+0xd4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d113      	bne.n	8002af0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ace:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	621a      	str	r2, [r3, #32]
}
 8002b0a:	bf00      	nop
 8002b0c:	371c      	adds	r7, #28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	40010000 	.word	0x40010000

08002b1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f023 0303 	bic.w	r3, r3, #3
 8002b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	021b      	lsls	r3, r3, #8
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a1d      	ldr	r2, [pc, #116]	@ (8002bec <TIM_OC3_SetConfig+0xd0>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d10d      	bne.n	8002b96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	021b      	lsls	r3, r3, #8
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a14      	ldr	r2, [pc, #80]	@ (8002bec <TIM_OC3_SetConfig+0xd0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d113      	bne.n	8002bc6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	011b      	lsls	r3, r3, #4
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	621a      	str	r2, [r3, #32]
}
 8002be0:	bf00      	nop
 8002be2:	371c      	adds	r7, #28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	40010000 	.word	0x40010000

08002bf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	021b      	lsls	r3, r3, #8
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	031b      	lsls	r3, r3, #12
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a10      	ldr	r2, [pc, #64]	@ (8002c8c <TIM_OC4_SetConfig+0x9c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d109      	bne.n	8002c64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	019b      	lsls	r3, r3, #6
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	621a      	str	r2, [r3, #32]
}
 8002c7e:	bf00      	nop
 8002c80:	371c      	adds	r7, #28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40010000 	.word	0x40010000

08002c90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	f003 031f 	and.w	r3, r3, #31
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6a1a      	ldr	r2, [r3, #32]
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6a1a      	ldr	r2, [r3, #32]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	f003 031f 	and.w	r3, r3, #31
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	621a      	str	r2, [r3, #32]
}
 8002cce:	bf00      	nop
 8002cd0:	371c      	adds	r7, #28
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b082      	sub	sp, #8
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e042      	b.n	8002d9a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d106      	bne.n	8002d2e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7fe fa49 	bl	80011c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2224      	movs	r2, #36	@ 0x24
 8002d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d44:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f972 	bl	8003030 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	691a      	ldr	r2, [r3, #16]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d5a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695a      	ldr	r2, [r3, #20]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d6a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68da      	ldr	r2, [r3, #12]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d7a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2220      	movs	r2, #32
 8002d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b08a      	sub	sp, #40	@ 0x28
 8002da6:	af02      	add	r7, sp, #8
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	603b      	str	r3, [r7, #0]
 8002dae:	4613      	mov	r3, r2
 8002db0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b20      	cmp	r3, #32
 8002dc0:	d175      	bne.n	8002eae <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <HAL_UART_Transmit+0x2c>
 8002dc8:	88fb      	ldrh	r3, [r7, #6]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e06e      	b.n	8002eb0 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2221      	movs	r2, #33	@ 0x21
 8002ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002de0:	f7fe fb12 	bl	8001408 <HAL_GetTick>
 8002de4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	88fa      	ldrh	r2, [r7, #6]
 8002dea:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	88fa      	ldrh	r2, [r7, #6]
 8002df0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dfa:	d108      	bne.n	8002e0e <HAL_UART_Transmit+0x6c>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d104      	bne.n	8002e0e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	61bb      	str	r3, [r7, #24]
 8002e0c:	e003      	b.n	8002e16 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e16:	e02e      	b.n	8002e76 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2180      	movs	r1, #128	@ 0x80
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 f848 	bl	8002eb8 <UART_WaitOnFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2220      	movs	r2, #32
 8002e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e03a      	b.n	8002eb0 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	461a      	mov	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e4e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	3302      	adds	r3, #2
 8002e54:	61bb      	str	r3, [r7, #24]
 8002e56:	e007      	b.n	8002e68 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	781a      	ldrb	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3301      	adds	r3, #1
 8002e66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1cb      	bne.n	8002e18 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2200      	movs	r2, #0
 8002e88:	2140      	movs	r1, #64	@ 0x40
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 f814 	bl	8002eb8 <UART_WaitOnFlagUntilTimeout>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d005      	beq.n	8002ea2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e006      	b.n	8002eb0 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	e000      	b.n	8002eb0 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002eae:	2302      	movs	r3, #2
  }
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3720      	adds	r7, #32
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	603b      	str	r3, [r7, #0]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec8:	e03b      	b.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed0:	d037      	beq.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed2:	f7fe fa99 	bl	8001408 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	6a3a      	ldr	r2, [r7, #32]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d302      	bcc.n	8002ee8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e03a      	b.n	8002f62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d023      	beq.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2b80      	cmp	r3, #128	@ 0x80
 8002efe:	d020      	beq.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2b40      	cmp	r3, #64	@ 0x40
 8002f04:	d01d      	beq.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0308 	and.w	r3, r3, #8
 8002f10:	2b08      	cmp	r3, #8
 8002f12:	d116      	bne.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f81d 	bl	8002f6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2208      	movs	r2, #8
 8002f34:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e00f      	b.n	8002f62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	bf0c      	ite	eq
 8002f52:	2301      	moveq	r3, #1
 8002f54:	2300      	movne	r3, #0
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	461a      	mov	r2, r3
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d0b4      	beq.n	8002eca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b095      	sub	sp, #84	@ 0x54
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	330c      	adds	r3, #12
 8002f78:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f7c:	e853 3f00 	ldrex	r3, [r3]
 8002f80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	330c      	adds	r3, #12
 8002f90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f92:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f9a:	e841 2300 	strex	r3, r2, [r1]
 8002f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1e5      	bne.n	8002f72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3314      	adds	r3, #20
 8002fac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	e853 3f00 	ldrex	r3, [r3]
 8002fb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	f023 0301 	bic.w	r3, r3, #1
 8002fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	3314      	adds	r3, #20
 8002fc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fce:	e841 2300 	strex	r3, r2, [r1]
 8002fd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1e5      	bne.n	8002fa6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d119      	bne.n	8003016 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	330c      	adds	r3, #12
 8002fe8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	e853 3f00 	ldrex	r3, [r3]
 8002ff0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f023 0310 	bic.w	r3, r3, #16
 8002ff8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	330c      	adds	r3, #12
 8003000:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003002:	61ba      	str	r2, [r7, #24]
 8003004:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003006:	6979      	ldr	r1, [r7, #20]
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	e841 2300 	strex	r3, r2, [r1]
 800300e:	613b      	str	r3, [r7, #16]
   return(result);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1e5      	bne.n	8002fe2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2220      	movs	r2, #32
 800301a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003024:	bf00      	nop
 8003026:	3754      	adds	r7, #84	@ 0x54
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003034:	b0c0      	sub	sp, #256	@ 0x100
 8003036:	af00      	add	r7, sp, #0
 8003038:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800303c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800304c:	68d9      	ldr	r1, [r3, #12]
 800304e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	ea40 0301 	orr.w	r3, r0, r1
 8003058:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800305a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	431a      	orrs	r2, r3
 8003068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	431a      	orrs	r2, r3
 8003070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	4313      	orrs	r3, r2
 8003078:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800307c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003088:	f021 010c 	bic.w	r1, r1, #12
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003096:	430b      	orrs	r3, r1
 8003098:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800309a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80030a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030aa:	6999      	ldr	r1, [r3, #24]
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	ea40 0301 	orr.w	r3, r0, r1
 80030b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4b8f      	ldr	r3, [pc, #572]	@ (80032fc <UART_SetConfig+0x2cc>)
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d005      	beq.n	80030d0 <UART_SetConfig+0xa0>
 80030c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	4b8d      	ldr	r3, [pc, #564]	@ (8003300 <UART_SetConfig+0x2d0>)
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d104      	bne.n	80030da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030d0:	f7ff f8ce 	bl	8002270 <HAL_RCC_GetPCLK2Freq>
 80030d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030d8:	e003      	b.n	80030e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030da:	f7ff f8b5 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 80030de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ec:	f040 810c 	bne.w	8003308 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030f4:	2200      	movs	r2, #0
 80030f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80030fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003102:	4622      	mov	r2, r4
 8003104:	462b      	mov	r3, r5
 8003106:	1891      	adds	r1, r2, r2
 8003108:	65b9      	str	r1, [r7, #88]	@ 0x58
 800310a:	415b      	adcs	r3, r3
 800310c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800310e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003112:	4621      	mov	r1, r4
 8003114:	eb12 0801 	adds.w	r8, r2, r1
 8003118:	4629      	mov	r1, r5
 800311a:	eb43 0901 	adc.w	r9, r3, r1
 800311e:	f04f 0200 	mov.w	r2, #0
 8003122:	f04f 0300 	mov.w	r3, #0
 8003126:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800312a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800312e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003132:	4690      	mov	r8, r2
 8003134:	4699      	mov	r9, r3
 8003136:	4623      	mov	r3, r4
 8003138:	eb18 0303 	adds.w	r3, r8, r3
 800313c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003140:	462b      	mov	r3, r5
 8003142:	eb49 0303 	adc.w	r3, r9, r3
 8003146:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800314a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003156:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800315a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800315e:	460b      	mov	r3, r1
 8003160:	18db      	adds	r3, r3, r3
 8003162:	653b      	str	r3, [r7, #80]	@ 0x50
 8003164:	4613      	mov	r3, r2
 8003166:	eb42 0303 	adc.w	r3, r2, r3
 800316a:	657b      	str	r3, [r7, #84]	@ 0x54
 800316c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003170:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003174:	f7fd fd20 	bl	8000bb8 <__aeabi_uldivmod>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4b61      	ldr	r3, [pc, #388]	@ (8003304 <UART_SetConfig+0x2d4>)
 800317e:	fba3 2302 	umull	r2, r3, r3, r2
 8003182:	095b      	lsrs	r3, r3, #5
 8003184:	011c      	lsls	r4, r3, #4
 8003186:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800318a:	2200      	movs	r2, #0
 800318c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003190:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003194:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003198:	4642      	mov	r2, r8
 800319a:	464b      	mov	r3, r9
 800319c:	1891      	adds	r1, r2, r2
 800319e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80031a0:	415b      	adcs	r3, r3
 80031a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031a8:	4641      	mov	r1, r8
 80031aa:	eb12 0a01 	adds.w	sl, r2, r1
 80031ae:	4649      	mov	r1, r9
 80031b0:	eb43 0b01 	adc.w	fp, r3, r1
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031c8:	4692      	mov	sl, r2
 80031ca:	469b      	mov	fp, r3
 80031cc:	4643      	mov	r3, r8
 80031ce:	eb1a 0303 	adds.w	r3, sl, r3
 80031d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031d6:	464b      	mov	r3, r9
 80031d8:	eb4b 0303 	adc.w	r3, fp, r3
 80031dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80031f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031f4:	460b      	mov	r3, r1
 80031f6:	18db      	adds	r3, r3, r3
 80031f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80031fa:	4613      	mov	r3, r2
 80031fc:	eb42 0303 	adc.w	r3, r2, r3
 8003200:	647b      	str	r3, [r7, #68]	@ 0x44
 8003202:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003206:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800320a:	f7fd fcd5 	bl	8000bb8 <__aeabi_uldivmod>
 800320e:	4602      	mov	r2, r0
 8003210:	460b      	mov	r3, r1
 8003212:	4611      	mov	r1, r2
 8003214:	4b3b      	ldr	r3, [pc, #236]	@ (8003304 <UART_SetConfig+0x2d4>)
 8003216:	fba3 2301 	umull	r2, r3, r3, r1
 800321a:	095b      	lsrs	r3, r3, #5
 800321c:	2264      	movs	r2, #100	@ 0x64
 800321e:	fb02 f303 	mul.w	r3, r2, r3
 8003222:	1acb      	subs	r3, r1, r3
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800322a:	4b36      	ldr	r3, [pc, #216]	@ (8003304 <UART_SetConfig+0x2d4>)
 800322c:	fba3 2302 	umull	r2, r3, r3, r2
 8003230:	095b      	lsrs	r3, r3, #5
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003238:	441c      	add	r4, r3
 800323a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800323e:	2200      	movs	r2, #0
 8003240:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003244:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003248:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800324c:	4642      	mov	r2, r8
 800324e:	464b      	mov	r3, r9
 8003250:	1891      	adds	r1, r2, r2
 8003252:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003254:	415b      	adcs	r3, r3
 8003256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003258:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800325c:	4641      	mov	r1, r8
 800325e:	1851      	adds	r1, r2, r1
 8003260:	6339      	str	r1, [r7, #48]	@ 0x30
 8003262:	4649      	mov	r1, r9
 8003264:	414b      	adcs	r3, r1
 8003266:	637b      	str	r3, [r7, #52]	@ 0x34
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003274:	4659      	mov	r1, fp
 8003276:	00cb      	lsls	r3, r1, #3
 8003278:	4651      	mov	r1, sl
 800327a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800327e:	4651      	mov	r1, sl
 8003280:	00ca      	lsls	r2, r1, #3
 8003282:	4610      	mov	r0, r2
 8003284:	4619      	mov	r1, r3
 8003286:	4603      	mov	r3, r0
 8003288:	4642      	mov	r2, r8
 800328a:	189b      	adds	r3, r3, r2
 800328c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003290:	464b      	mov	r3, r9
 8003292:	460a      	mov	r2, r1
 8003294:	eb42 0303 	adc.w	r3, r2, r3
 8003298:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800329c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80032ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80032b0:	460b      	mov	r3, r1
 80032b2:	18db      	adds	r3, r3, r3
 80032b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032b6:	4613      	mov	r3, r2
 80032b8:	eb42 0303 	adc.w	r3, r2, r3
 80032bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80032c6:	f7fd fc77 	bl	8000bb8 <__aeabi_uldivmod>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003304 <UART_SetConfig+0x2d4>)
 80032d0:	fba3 1302 	umull	r1, r3, r3, r2
 80032d4:	095b      	lsrs	r3, r3, #5
 80032d6:	2164      	movs	r1, #100	@ 0x64
 80032d8:	fb01 f303 	mul.w	r3, r1, r3
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	3332      	adds	r3, #50	@ 0x32
 80032e2:	4a08      	ldr	r2, [pc, #32]	@ (8003304 <UART_SetConfig+0x2d4>)
 80032e4:	fba2 2303 	umull	r2, r3, r2, r3
 80032e8:	095b      	lsrs	r3, r3, #5
 80032ea:	f003 0207 	and.w	r2, r3, #7
 80032ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4422      	add	r2, r4
 80032f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032f8:	e106      	b.n	8003508 <UART_SetConfig+0x4d8>
 80032fa:	bf00      	nop
 80032fc:	40011000 	.word	0x40011000
 8003300:	40011400 	.word	0x40011400
 8003304:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003308:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800330c:	2200      	movs	r2, #0
 800330e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003312:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003316:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800331a:	4642      	mov	r2, r8
 800331c:	464b      	mov	r3, r9
 800331e:	1891      	adds	r1, r2, r2
 8003320:	6239      	str	r1, [r7, #32]
 8003322:	415b      	adcs	r3, r3
 8003324:	627b      	str	r3, [r7, #36]	@ 0x24
 8003326:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800332a:	4641      	mov	r1, r8
 800332c:	1854      	adds	r4, r2, r1
 800332e:	4649      	mov	r1, r9
 8003330:	eb43 0501 	adc.w	r5, r3, r1
 8003334:	f04f 0200 	mov.w	r2, #0
 8003338:	f04f 0300 	mov.w	r3, #0
 800333c:	00eb      	lsls	r3, r5, #3
 800333e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003342:	00e2      	lsls	r2, r4, #3
 8003344:	4614      	mov	r4, r2
 8003346:	461d      	mov	r5, r3
 8003348:	4643      	mov	r3, r8
 800334a:	18e3      	adds	r3, r4, r3
 800334c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003350:	464b      	mov	r3, r9
 8003352:	eb45 0303 	adc.w	r3, r5, r3
 8003356:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800335a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003366:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	f04f 0300 	mov.w	r3, #0
 8003372:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003376:	4629      	mov	r1, r5
 8003378:	008b      	lsls	r3, r1, #2
 800337a:	4621      	mov	r1, r4
 800337c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003380:	4621      	mov	r1, r4
 8003382:	008a      	lsls	r2, r1, #2
 8003384:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003388:	f7fd fc16 	bl	8000bb8 <__aeabi_uldivmod>
 800338c:	4602      	mov	r2, r0
 800338e:	460b      	mov	r3, r1
 8003390:	4b60      	ldr	r3, [pc, #384]	@ (8003514 <UART_SetConfig+0x4e4>)
 8003392:	fba3 2302 	umull	r2, r3, r3, r2
 8003396:	095b      	lsrs	r3, r3, #5
 8003398:	011c      	lsls	r4, r3, #4
 800339a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800339e:	2200      	movs	r2, #0
 80033a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80033ac:	4642      	mov	r2, r8
 80033ae:	464b      	mov	r3, r9
 80033b0:	1891      	adds	r1, r2, r2
 80033b2:	61b9      	str	r1, [r7, #24]
 80033b4:	415b      	adcs	r3, r3
 80033b6:	61fb      	str	r3, [r7, #28]
 80033b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033bc:	4641      	mov	r1, r8
 80033be:	1851      	adds	r1, r2, r1
 80033c0:	6139      	str	r1, [r7, #16]
 80033c2:	4649      	mov	r1, r9
 80033c4:	414b      	adcs	r3, r1
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033d4:	4659      	mov	r1, fp
 80033d6:	00cb      	lsls	r3, r1, #3
 80033d8:	4651      	mov	r1, sl
 80033da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033de:	4651      	mov	r1, sl
 80033e0:	00ca      	lsls	r2, r1, #3
 80033e2:	4610      	mov	r0, r2
 80033e4:	4619      	mov	r1, r3
 80033e6:	4603      	mov	r3, r0
 80033e8:	4642      	mov	r2, r8
 80033ea:	189b      	adds	r3, r3, r2
 80033ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033f0:	464b      	mov	r3, r9
 80033f2:	460a      	mov	r2, r1
 80033f4:	eb42 0303 	adc.w	r3, r2, r3
 80033f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80033fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003406:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	f04f 0300 	mov.w	r3, #0
 8003410:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003414:	4649      	mov	r1, r9
 8003416:	008b      	lsls	r3, r1, #2
 8003418:	4641      	mov	r1, r8
 800341a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800341e:	4641      	mov	r1, r8
 8003420:	008a      	lsls	r2, r1, #2
 8003422:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003426:	f7fd fbc7 	bl	8000bb8 <__aeabi_uldivmod>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4611      	mov	r1, r2
 8003430:	4b38      	ldr	r3, [pc, #224]	@ (8003514 <UART_SetConfig+0x4e4>)
 8003432:	fba3 2301 	umull	r2, r3, r3, r1
 8003436:	095b      	lsrs	r3, r3, #5
 8003438:	2264      	movs	r2, #100	@ 0x64
 800343a:	fb02 f303 	mul.w	r3, r2, r3
 800343e:	1acb      	subs	r3, r1, r3
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	3332      	adds	r3, #50	@ 0x32
 8003444:	4a33      	ldr	r2, [pc, #204]	@ (8003514 <UART_SetConfig+0x4e4>)
 8003446:	fba2 2303 	umull	r2, r3, r2, r3
 800344a:	095b      	lsrs	r3, r3, #5
 800344c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003450:	441c      	add	r4, r3
 8003452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003456:	2200      	movs	r2, #0
 8003458:	673b      	str	r3, [r7, #112]	@ 0x70
 800345a:	677a      	str	r2, [r7, #116]	@ 0x74
 800345c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003460:	4642      	mov	r2, r8
 8003462:	464b      	mov	r3, r9
 8003464:	1891      	adds	r1, r2, r2
 8003466:	60b9      	str	r1, [r7, #8]
 8003468:	415b      	adcs	r3, r3
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003470:	4641      	mov	r1, r8
 8003472:	1851      	adds	r1, r2, r1
 8003474:	6039      	str	r1, [r7, #0]
 8003476:	4649      	mov	r1, r9
 8003478:	414b      	adcs	r3, r1
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	f04f 0200 	mov.w	r2, #0
 8003480:	f04f 0300 	mov.w	r3, #0
 8003484:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003488:	4659      	mov	r1, fp
 800348a:	00cb      	lsls	r3, r1, #3
 800348c:	4651      	mov	r1, sl
 800348e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003492:	4651      	mov	r1, sl
 8003494:	00ca      	lsls	r2, r1, #3
 8003496:	4610      	mov	r0, r2
 8003498:	4619      	mov	r1, r3
 800349a:	4603      	mov	r3, r0
 800349c:	4642      	mov	r2, r8
 800349e:	189b      	adds	r3, r3, r2
 80034a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034a2:	464b      	mov	r3, r9
 80034a4:	460a      	mov	r2, r1
 80034a6:	eb42 0303 	adc.w	r3, r2, r3
 80034aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80034ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80034b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80034b8:	f04f 0200 	mov.w	r2, #0
 80034bc:	f04f 0300 	mov.w	r3, #0
 80034c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80034c4:	4649      	mov	r1, r9
 80034c6:	008b      	lsls	r3, r1, #2
 80034c8:	4641      	mov	r1, r8
 80034ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034ce:	4641      	mov	r1, r8
 80034d0:	008a      	lsls	r2, r1, #2
 80034d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034d6:	f7fd fb6f 	bl	8000bb8 <__aeabi_uldivmod>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <UART_SetConfig+0x4e4>)
 80034e0:	fba3 1302 	umull	r1, r3, r3, r2
 80034e4:	095b      	lsrs	r3, r3, #5
 80034e6:	2164      	movs	r1, #100	@ 0x64
 80034e8:	fb01 f303 	mul.w	r3, r1, r3
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	3332      	adds	r3, #50	@ 0x32
 80034f2:	4a08      	ldr	r2, [pc, #32]	@ (8003514 <UART_SetConfig+0x4e4>)
 80034f4:	fba2 2303 	umull	r2, r3, r2, r3
 80034f8:	095b      	lsrs	r3, r3, #5
 80034fa:	f003 020f 	and.w	r2, r3, #15
 80034fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4422      	add	r2, r4
 8003506:	609a      	str	r2, [r3, #8]
}
 8003508:	bf00      	nop
 800350a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800350e:	46bd      	mov	sp, r7
 8003510:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003514:	51eb851f 	.word	0x51eb851f

08003518 <__cvt>:
 8003518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800351c:	ec57 6b10 	vmov	r6, r7, d0
 8003520:	2f00      	cmp	r7, #0
 8003522:	460c      	mov	r4, r1
 8003524:	4619      	mov	r1, r3
 8003526:	463b      	mov	r3, r7
 8003528:	bfbb      	ittet	lt
 800352a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800352e:	461f      	movlt	r7, r3
 8003530:	2300      	movge	r3, #0
 8003532:	232d      	movlt	r3, #45	@ 0x2d
 8003534:	700b      	strb	r3, [r1, #0]
 8003536:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003538:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800353c:	4691      	mov	r9, r2
 800353e:	f023 0820 	bic.w	r8, r3, #32
 8003542:	bfbc      	itt	lt
 8003544:	4632      	movlt	r2, r6
 8003546:	4616      	movlt	r6, r2
 8003548:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800354c:	d005      	beq.n	800355a <__cvt+0x42>
 800354e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003552:	d100      	bne.n	8003556 <__cvt+0x3e>
 8003554:	3401      	adds	r4, #1
 8003556:	2102      	movs	r1, #2
 8003558:	e000      	b.n	800355c <__cvt+0x44>
 800355a:	2103      	movs	r1, #3
 800355c:	ab03      	add	r3, sp, #12
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	ab02      	add	r3, sp, #8
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	ec47 6b10 	vmov	d0, r6, r7
 8003568:	4653      	mov	r3, sl
 800356a:	4622      	mov	r2, r4
 800356c:	f000 fe54 	bl	8004218 <_dtoa_r>
 8003570:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003574:	4605      	mov	r5, r0
 8003576:	d119      	bne.n	80035ac <__cvt+0x94>
 8003578:	f019 0f01 	tst.w	r9, #1
 800357c:	d00e      	beq.n	800359c <__cvt+0x84>
 800357e:	eb00 0904 	add.w	r9, r0, r4
 8003582:	2200      	movs	r2, #0
 8003584:	2300      	movs	r3, #0
 8003586:	4630      	mov	r0, r6
 8003588:	4639      	mov	r1, r7
 800358a:	f7fd faa5 	bl	8000ad8 <__aeabi_dcmpeq>
 800358e:	b108      	cbz	r0, 8003594 <__cvt+0x7c>
 8003590:	f8cd 900c 	str.w	r9, [sp, #12]
 8003594:	2230      	movs	r2, #48	@ 0x30
 8003596:	9b03      	ldr	r3, [sp, #12]
 8003598:	454b      	cmp	r3, r9
 800359a:	d31e      	bcc.n	80035da <__cvt+0xc2>
 800359c:	9b03      	ldr	r3, [sp, #12]
 800359e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80035a0:	1b5b      	subs	r3, r3, r5
 80035a2:	4628      	mov	r0, r5
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	b004      	add	sp, #16
 80035a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80035b0:	eb00 0904 	add.w	r9, r0, r4
 80035b4:	d1e5      	bne.n	8003582 <__cvt+0x6a>
 80035b6:	7803      	ldrb	r3, [r0, #0]
 80035b8:	2b30      	cmp	r3, #48	@ 0x30
 80035ba:	d10a      	bne.n	80035d2 <__cvt+0xba>
 80035bc:	2200      	movs	r2, #0
 80035be:	2300      	movs	r3, #0
 80035c0:	4630      	mov	r0, r6
 80035c2:	4639      	mov	r1, r7
 80035c4:	f7fd fa88 	bl	8000ad8 <__aeabi_dcmpeq>
 80035c8:	b918      	cbnz	r0, 80035d2 <__cvt+0xba>
 80035ca:	f1c4 0401 	rsb	r4, r4, #1
 80035ce:	f8ca 4000 	str.w	r4, [sl]
 80035d2:	f8da 3000 	ldr.w	r3, [sl]
 80035d6:	4499      	add	r9, r3
 80035d8:	e7d3      	b.n	8003582 <__cvt+0x6a>
 80035da:	1c59      	adds	r1, r3, #1
 80035dc:	9103      	str	r1, [sp, #12]
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e7d9      	b.n	8003596 <__cvt+0x7e>

080035e2 <__exponent>:
 80035e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035e4:	2900      	cmp	r1, #0
 80035e6:	bfba      	itte	lt
 80035e8:	4249      	neglt	r1, r1
 80035ea:	232d      	movlt	r3, #45	@ 0x2d
 80035ec:	232b      	movge	r3, #43	@ 0x2b
 80035ee:	2909      	cmp	r1, #9
 80035f0:	7002      	strb	r2, [r0, #0]
 80035f2:	7043      	strb	r3, [r0, #1]
 80035f4:	dd29      	ble.n	800364a <__exponent+0x68>
 80035f6:	f10d 0307 	add.w	r3, sp, #7
 80035fa:	461d      	mov	r5, r3
 80035fc:	270a      	movs	r7, #10
 80035fe:	461a      	mov	r2, r3
 8003600:	fbb1 f6f7 	udiv	r6, r1, r7
 8003604:	fb07 1416 	mls	r4, r7, r6, r1
 8003608:	3430      	adds	r4, #48	@ 0x30
 800360a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800360e:	460c      	mov	r4, r1
 8003610:	2c63      	cmp	r4, #99	@ 0x63
 8003612:	f103 33ff 	add.w	r3, r3, #4294967295
 8003616:	4631      	mov	r1, r6
 8003618:	dcf1      	bgt.n	80035fe <__exponent+0x1c>
 800361a:	3130      	adds	r1, #48	@ 0x30
 800361c:	1e94      	subs	r4, r2, #2
 800361e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003622:	1c41      	adds	r1, r0, #1
 8003624:	4623      	mov	r3, r4
 8003626:	42ab      	cmp	r3, r5
 8003628:	d30a      	bcc.n	8003640 <__exponent+0x5e>
 800362a:	f10d 0309 	add.w	r3, sp, #9
 800362e:	1a9b      	subs	r3, r3, r2
 8003630:	42ac      	cmp	r4, r5
 8003632:	bf88      	it	hi
 8003634:	2300      	movhi	r3, #0
 8003636:	3302      	adds	r3, #2
 8003638:	4403      	add	r3, r0
 800363a:	1a18      	subs	r0, r3, r0
 800363c:	b003      	add	sp, #12
 800363e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003640:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003644:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003648:	e7ed      	b.n	8003626 <__exponent+0x44>
 800364a:	2330      	movs	r3, #48	@ 0x30
 800364c:	3130      	adds	r1, #48	@ 0x30
 800364e:	7083      	strb	r3, [r0, #2]
 8003650:	70c1      	strb	r1, [r0, #3]
 8003652:	1d03      	adds	r3, r0, #4
 8003654:	e7f1      	b.n	800363a <__exponent+0x58>
	...

08003658 <_printf_float>:
 8003658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800365c:	b08d      	sub	sp, #52	@ 0x34
 800365e:	460c      	mov	r4, r1
 8003660:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003664:	4616      	mov	r6, r2
 8003666:	461f      	mov	r7, r3
 8003668:	4605      	mov	r5, r0
 800366a:	f000 fcdb 	bl	8004024 <_localeconv_r>
 800366e:	6803      	ldr	r3, [r0, #0]
 8003670:	9304      	str	r3, [sp, #16]
 8003672:	4618      	mov	r0, r3
 8003674:	f7fc fe04 	bl	8000280 <strlen>
 8003678:	2300      	movs	r3, #0
 800367a:	930a      	str	r3, [sp, #40]	@ 0x28
 800367c:	f8d8 3000 	ldr.w	r3, [r8]
 8003680:	9005      	str	r0, [sp, #20]
 8003682:	3307      	adds	r3, #7
 8003684:	f023 0307 	bic.w	r3, r3, #7
 8003688:	f103 0208 	add.w	r2, r3, #8
 800368c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003690:	f8d4 b000 	ldr.w	fp, [r4]
 8003694:	f8c8 2000 	str.w	r2, [r8]
 8003698:	e9d3 8900 	ldrd	r8, r9, [r3]
 800369c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80036a0:	9307      	str	r3, [sp, #28]
 80036a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80036a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80036aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036ae:	4b9c      	ldr	r3, [pc, #624]	@ (8003920 <_printf_float+0x2c8>)
 80036b0:	f04f 32ff 	mov.w	r2, #4294967295
 80036b4:	f7fd fa42 	bl	8000b3c <__aeabi_dcmpun>
 80036b8:	bb70      	cbnz	r0, 8003718 <_printf_float+0xc0>
 80036ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036be:	4b98      	ldr	r3, [pc, #608]	@ (8003920 <_printf_float+0x2c8>)
 80036c0:	f04f 32ff 	mov.w	r2, #4294967295
 80036c4:	f7fd fa1c 	bl	8000b00 <__aeabi_dcmple>
 80036c8:	bb30      	cbnz	r0, 8003718 <_printf_float+0xc0>
 80036ca:	2200      	movs	r2, #0
 80036cc:	2300      	movs	r3, #0
 80036ce:	4640      	mov	r0, r8
 80036d0:	4649      	mov	r1, r9
 80036d2:	f7fd fa0b 	bl	8000aec <__aeabi_dcmplt>
 80036d6:	b110      	cbz	r0, 80036de <_printf_float+0x86>
 80036d8:	232d      	movs	r3, #45	@ 0x2d
 80036da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036de:	4a91      	ldr	r2, [pc, #580]	@ (8003924 <_printf_float+0x2cc>)
 80036e0:	4b91      	ldr	r3, [pc, #580]	@ (8003928 <_printf_float+0x2d0>)
 80036e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80036e6:	bf94      	ite	ls
 80036e8:	4690      	movls	r8, r2
 80036ea:	4698      	movhi	r8, r3
 80036ec:	2303      	movs	r3, #3
 80036ee:	6123      	str	r3, [r4, #16]
 80036f0:	f02b 0304 	bic.w	r3, fp, #4
 80036f4:	6023      	str	r3, [r4, #0]
 80036f6:	f04f 0900 	mov.w	r9, #0
 80036fa:	9700      	str	r7, [sp, #0]
 80036fc:	4633      	mov	r3, r6
 80036fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003700:	4621      	mov	r1, r4
 8003702:	4628      	mov	r0, r5
 8003704:	f000 f9d2 	bl	8003aac <_printf_common>
 8003708:	3001      	adds	r0, #1
 800370a:	f040 808d 	bne.w	8003828 <_printf_float+0x1d0>
 800370e:	f04f 30ff 	mov.w	r0, #4294967295
 8003712:	b00d      	add	sp, #52	@ 0x34
 8003714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003718:	4642      	mov	r2, r8
 800371a:	464b      	mov	r3, r9
 800371c:	4640      	mov	r0, r8
 800371e:	4649      	mov	r1, r9
 8003720:	f7fd fa0c 	bl	8000b3c <__aeabi_dcmpun>
 8003724:	b140      	cbz	r0, 8003738 <_printf_float+0xe0>
 8003726:	464b      	mov	r3, r9
 8003728:	2b00      	cmp	r3, #0
 800372a:	bfbc      	itt	lt
 800372c:	232d      	movlt	r3, #45	@ 0x2d
 800372e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003732:	4a7e      	ldr	r2, [pc, #504]	@ (800392c <_printf_float+0x2d4>)
 8003734:	4b7e      	ldr	r3, [pc, #504]	@ (8003930 <_printf_float+0x2d8>)
 8003736:	e7d4      	b.n	80036e2 <_printf_float+0x8a>
 8003738:	6863      	ldr	r3, [r4, #4]
 800373a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800373e:	9206      	str	r2, [sp, #24]
 8003740:	1c5a      	adds	r2, r3, #1
 8003742:	d13b      	bne.n	80037bc <_printf_float+0x164>
 8003744:	2306      	movs	r3, #6
 8003746:	6063      	str	r3, [r4, #4]
 8003748:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800374c:	2300      	movs	r3, #0
 800374e:	6022      	str	r2, [r4, #0]
 8003750:	9303      	str	r3, [sp, #12]
 8003752:	ab0a      	add	r3, sp, #40	@ 0x28
 8003754:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003758:	ab09      	add	r3, sp, #36	@ 0x24
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	6861      	ldr	r1, [r4, #4]
 800375e:	ec49 8b10 	vmov	d0, r8, r9
 8003762:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003766:	4628      	mov	r0, r5
 8003768:	f7ff fed6 	bl	8003518 <__cvt>
 800376c:	9b06      	ldr	r3, [sp, #24]
 800376e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003770:	2b47      	cmp	r3, #71	@ 0x47
 8003772:	4680      	mov	r8, r0
 8003774:	d129      	bne.n	80037ca <_printf_float+0x172>
 8003776:	1cc8      	adds	r0, r1, #3
 8003778:	db02      	blt.n	8003780 <_printf_float+0x128>
 800377a:	6863      	ldr	r3, [r4, #4]
 800377c:	4299      	cmp	r1, r3
 800377e:	dd41      	ble.n	8003804 <_printf_float+0x1ac>
 8003780:	f1aa 0a02 	sub.w	sl, sl, #2
 8003784:	fa5f fa8a 	uxtb.w	sl, sl
 8003788:	3901      	subs	r1, #1
 800378a:	4652      	mov	r2, sl
 800378c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003790:	9109      	str	r1, [sp, #36]	@ 0x24
 8003792:	f7ff ff26 	bl	80035e2 <__exponent>
 8003796:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003798:	1813      	adds	r3, r2, r0
 800379a:	2a01      	cmp	r2, #1
 800379c:	4681      	mov	r9, r0
 800379e:	6123      	str	r3, [r4, #16]
 80037a0:	dc02      	bgt.n	80037a8 <_printf_float+0x150>
 80037a2:	6822      	ldr	r2, [r4, #0]
 80037a4:	07d2      	lsls	r2, r2, #31
 80037a6:	d501      	bpl.n	80037ac <_printf_float+0x154>
 80037a8:	3301      	adds	r3, #1
 80037aa:	6123      	str	r3, [r4, #16]
 80037ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0a2      	beq.n	80036fa <_printf_float+0xa2>
 80037b4:	232d      	movs	r3, #45	@ 0x2d
 80037b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037ba:	e79e      	b.n	80036fa <_printf_float+0xa2>
 80037bc:	9a06      	ldr	r2, [sp, #24]
 80037be:	2a47      	cmp	r2, #71	@ 0x47
 80037c0:	d1c2      	bne.n	8003748 <_printf_float+0xf0>
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1c0      	bne.n	8003748 <_printf_float+0xf0>
 80037c6:	2301      	movs	r3, #1
 80037c8:	e7bd      	b.n	8003746 <_printf_float+0xee>
 80037ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80037ce:	d9db      	bls.n	8003788 <_printf_float+0x130>
 80037d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80037d4:	d118      	bne.n	8003808 <_printf_float+0x1b0>
 80037d6:	2900      	cmp	r1, #0
 80037d8:	6863      	ldr	r3, [r4, #4]
 80037da:	dd0b      	ble.n	80037f4 <_printf_float+0x19c>
 80037dc:	6121      	str	r1, [r4, #16]
 80037de:	b913      	cbnz	r3, 80037e6 <_printf_float+0x18e>
 80037e0:	6822      	ldr	r2, [r4, #0]
 80037e2:	07d0      	lsls	r0, r2, #31
 80037e4:	d502      	bpl.n	80037ec <_printf_float+0x194>
 80037e6:	3301      	adds	r3, #1
 80037e8:	440b      	add	r3, r1
 80037ea:	6123      	str	r3, [r4, #16]
 80037ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80037ee:	f04f 0900 	mov.w	r9, #0
 80037f2:	e7db      	b.n	80037ac <_printf_float+0x154>
 80037f4:	b913      	cbnz	r3, 80037fc <_printf_float+0x1a4>
 80037f6:	6822      	ldr	r2, [r4, #0]
 80037f8:	07d2      	lsls	r2, r2, #31
 80037fa:	d501      	bpl.n	8003800 <_printf_float+0x1a8>
 80037fc:	3302      	adds	r3, #2
 80037fe:	e7f4      	b.n	80037ea <_printf_float+0x192>
 8003800:	2301      	movs	r3, #1
 8003802:	e7f2      	b.n	80037ea <_printf_float+0x192>
 8003804:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800380a:	4299      	cmp	r1, r3
 800380c:	db05      	blt.n	800381a <_printf_float+0x1c2>
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	6121      	str	r1, [r4, #16]
 8003812:	07d8      	lsls	r0, r3, #31
 8003814:	d5ea      	bpl.n	80037ec <_printf_float+0x194>
 8003816:	1c4b      	adds	r3, r1, #1
 8003818:	e7e7      	b.n	80037ea <_printf_float+0x192>
 800381a:	2900      	cmp	r1, #0
 800381c:	bfd4      	ite	le
 800381e:	f1c1 0202 	rsble	r2, r1, #2
 8003822:	2201      	movgt	r2, #1
 8003824:	4413      	add	r3, r2
 8003826:	e7e0      	b.n	80037ea <_printf_float+0x192>
 8003828:	6823      	ldr	r3, [r4, #0]
 800382a:	055a      	lsls	r2, r3, #21
 800382c:	d407      	bmi.n	800383e <_printf_float+0x1e6>
 800382e:	6923      	ldr	r3, [r4, #16]
 8003830:	4642      	mov	r2, r8
 8003832:	4631      	mov	r1, r6
 8003834:	4628      	mov	r0, r5
 8003836:	47b8      	blx	r7
 8003838:	3001      	adds	r0, #1
 800383a:	d12b      	bne.n	8003894 <_printf_float+0x23c>
 800383c:	e767      	b.n	800370e <_printf_float+0xb6>
 800383e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003842:	f240 80dd 	bls.w	8003a00 <_printf_float+0x3a8>
 8003846:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800384a:	2200      	movs	r2, #0
 800384c:	2300      	movs	r3, #0
 800384e:	f7fd f943 	bl	8000ad8 <__aeabi_dcmpeq>
 8003852:	2800      	cmp	r0, #0
 8003854:	d033      	beq.n	80038be <_printf_float+0x266>
 8003856:	4a37      	ldr	r2, [pc, #220]	@ (8003934 <_printf_float+0x2dc>)
 8003858:	2301      	movs	r3, #1
 800385a:	4631      	mov	r1, r6
 800385c:	4628      	mov	r0, r5
 800385e:	47b8      	blx	r7
 8003860:	3001      	adds	r0, #1
 8003862:	f43f af54 	beq.w	800370e <_printf_float+0xb6>
 8003866:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800386a:	4543      	cmp	r3, r8
 800386c:	db02      	blt.n	8003874 <_printf_float+0x21c>
 800386e:	6823      	ldr	r3, [r4, #0]
 8003870:	07d8      	lsls	r0, r3, #31
 8003872:	d50f      	bpl.n	8003894 <_printf_float+0x23c>
 8003874:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003878:	4631      	mov	r1, r6
 800387a:	4628      	mov	r0, r5
 800387c:	47b8      	blx	r7
 800387e:	3001      	adds	r0, #1
 8003880:	f43f af45 	beq.w	800370e <_printf_float+0xb6>
 8003884:	f04f 0900 	mov.w	r9, #0
 8003888:	f108 38ff 	add.w	r8, r8, #4294967295
 800388c:	f104 0a1a 	add.w	sl, r4, #26
 8003890:	45c8      	cmp	r8, r9
 8003892:	dc09      	bgt.n	80038a8 <_printf_float+0x250>
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	079b      	lsls	r3, r3, #30
 8003898:	f100 8103 	bmi.w	8003aa2 <_printf_float+0x44a>
 800389c:	68e0      	ldr	r0, [r4, #12]
 800389e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80038a0:	4298      	cmp	r0, r3
 80038a2:	bfb8      	it	lt
 80038a4:	4618      	movlt	r0, r3
 80038a6:	e734      	b.n	8003712 <_printf_float+0xba>
 80038a8:	2301      	movs	r3, #1
 80038aa:	4652      	mov	r2, sl
 80038ac:	4631      	mov	r1, r6
 80038ae:	4628      	mov	r0, r5
 80038b0:	47b8      	blx	r7
 80038b2:	3001      	adds	r0, #1
 80038b4:	f43f af2b 	beq.w	800370e <_printf_float+0xb6>
 80038b8:	f109 0901 	add.w	r9, r9, #1
 80038bc:	e7e8      	b.n	8003890 <_printf_float+0x238>
 80038be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	dc39      	bgt.n	8003938 <_printf_float+0x2e0>
 80038c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003934 <_printf_float+0x2dc>)
 80038c6:	2301      	movs	r3, #1
 80038c8:	4631      	mov	r1, r6
 80038ca:	4628      	mov	r0, r5
 80038cc:	47b8      	blx	r7
 80038ce:	3001      	adds	r0, #1
 80038d0:	f43f af1d 	beq.w	800370e <_printf_float+0xb6>
 80038d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80038d8:	ea59 0303 	orrs.w	r3, r9, r3
 80038dc:	d102      	bne.n	80038e4 <_printf_float+0x28c>
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	07d9      	lsls	r1, r3, #31
 80038e2:	d5d7      	bpl.n	8003894 <_printf_float+0x23c>
 80038e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80038e8:	4631      	mov	r1, r6
 80038ea:	4628      	mov	r0, r5
 80038ec:	47b8      	blx	r7
 80038ee:	3001      	adds	r0, #1
 80038f0:	f43f af0d 	beq.w	800370e <_printf_float+0xb6>
 80038f4:	f04f 0a00 	mov.w	sl, #0
 80038f8:	f104 0b1a 	add.w	fp, r4, #26
 80038fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038fe:	425b      	negs	r3, r3
 8003900:	4553      	cmp	r3, sl
 8003902:	dc01      	bgt.n	8003908 <_printf_float+0x2b0>
 8003904:	464b      	mov	r3, r9
 8003906:	e793      	b.n	8003830 <_printf_float+0x1d8>
 8003908:	2301      	movs	r3, #1
 800390a:	465a      	mov	r2, fp
 800390c:	4631      	mov	r1, r6
 800390e:	4628      	mov	r0, r5
 8003910:	47b8      	blx	r7
 8003912:	3001      	adds	r0, #1
 8003914:	f43f aefb 	beq.w	800370e <_printf_float+0xb6>
 8003918:	f10a 0a01 	add.w	sl, sl, #1
 800391c:	e7ee      	b.n	80038fc <_printf_float+0x2a4>
 800391e:	bf00      	nop
 8003920:	7fefffff 	.word	0x7fefffff
 8003924:	0800627c 	.word	0x0800627c
 8003928:	08006280 	.word	0x08006280
 800392c:	08006284 	.word	0x08006284
 8003930:	08006288 	.word	0x08006288
 8003934:	0800628c 	.word	0x0800628c
 8003938:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800393a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800393e:	4553      	cmp	r3, sl
 8003940:	bfa8      	it	ge
 8003942:	4653      	movge	r3, sl
 8003944:	2b00      	cmp	r3, #0
 8003946:	4699      	mov	r9, r3
 8003948:	dc36      	bgt.n	80039b8 <_printf_float+0x360>
 800394a:	f04f 0b00 	mov.w	fp, #0
 800394e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003952:	f104 021a 	add.w	r2, r4, #26
 8003956:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003958:	9306      	str	r3, [sp, #24]
 800395a:	eba3 0309 	sub.w	r3, r3, r9
 800395e:	455b      	cmp	r3, fp
 8003960:	dc31      	bgt.n	80039c6 <_printf_float+0x36e>
 8003962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003964:	459a      	cmp	sl, r3
 8003966:	dc3a      	bgt.n	80039de <_printf_float+0x386>
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	07da      	lsls	r2, r3, #31
 800396c:	d437      	bmi.n	80039de <_printf_float+0x386>
 800396e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003970:	ebaa 0903 	sub.w	r9, sl, r3
 8003974:	9b06      	ldr	r3, [sp, #24]
 8003976:	ebaa 0303 	sub.w	r3, sl, r3
 800397a:	4599      	cmp	r9, r3
 800397c:	bfa8      	it	ge
 800397e:	4699      	movge	r9, r3
 8003980:	f1b9 0f00 	cmp.w	r9, #0
 8003984:	dc33      	bgt.n	80039ee <_printf_float+0x396>
 8003986:	f04f 0800 	mov.w	r8, #0
 800398a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800398e:	f104 0b1a 	add.w	fp, r4, #26
 8003992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003994:	ebaa 0303 	sub.w	r3, sl, r3
 8003998:	eba3 0309 	sub.w	r3, r3, r9
 800399c:	4543      	cmp	r3, r8
 800399e:	f77f af79 	ble.w	8003894 <_printf_float+0x23c>
 80039a2:	2301      	movs	r3, #1
 80039a4:	465a      	mov	r2, fp
 80039a6:	4631      	mov	r1, r6
 80039a8:	4628      	mov	r0, r5
 80039aa:	47b8      	blx	r7
 80039ac:	3001      	adds	r0, #1
 80039ae:	f43f aeae 	beq.w	800370e <_printf_float+0xb6>
 80039b2:	f108 0801 	add.w	r8, r8, #1
 80039b6:	e7ec      	b.n	8003992 <_printf_float+0x33a>
 80039b8:	4642      	mov	r2, r8
 80039ba:	4631      	mov	r1, r6
 80039bc:	4628      	mov	r0, r5
 80039be:	47b8      	blx	r7
 80039c0:	3001      	adds	r0, #1
 80039c2:	d1c2      	bne.n	800394a <_printf_float+0x2f2>
 80039c4:	e6a3      	b.n	800370e <_printf_float+0xb6>
 80039c6:	2301      	movs	r3, #1
 80039c8:	4631      	mov	r1, r6
 80039ca:	4628      	mov	r0, r5
 80039cc:	9206      	str	r2, [sp, #24]
 80039ce:	47b8      	blx	r7
 80039d0:	3001      	adds	r0, #1
 80039d2:	f43f ae9c 	beq.w	800370e <_printf_float+0xb6>
 80039d6:	9a06      	ldr	r2, [sp, #24]
 80039d8:	f10b 0b01 	add.w	fp, fp, #1
 80039dc:	e7bb      	b.n	8003956 <_printf_float+0x2fe>
 80039de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039e2:	4631      	mov	r1, r6
 80039e4:	4628      	mov	r0, r5
 80039e6:	47b8      	blx	r7
 80039e8:	3001      	adds	r0, #1
 80039ea:	d1c0      	bne.n	800396e <_printf_float+0x316>
 80039ec:	e68f      	b.n	800370e <_printf_float+0xb6>
 80039ee:	9a06      	ldr	r2, [sp, #24]
 80039f0:	464b      	mov	r3, r9
 80039f2:	4442      	add	r2, r8
 80039f4:	4631      	mov	r1, r6
 80039f6:	4628      	mov	r0, r5
 80039f8:	47b8      	blx	r7
 80039fa:	3001      	adds	r0, #1
 80039fc:	d1c3      	bne.n	8003986 <_printf_float+0x32e>
 80039fe:	e686      	b.n	800370e <_printf_float+0xb6>
 8003a00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003a04:	f1ba 0f01 	cmp.w	sl, #1
 8003a08:	dc01      	bgt.n	8003a0e <_printf_float+0x3b6>
 8003a0a:	07db      	lsls	r3, r3, #31
 8003a0c:	d536      	bpl.n	8003a7c <_printf_float+0x424>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	4642      	mov	r2, r8
 8003a12:	4631      	mov	r1, r6
 8003a14:	4628      	mov	r0, r5
 8003a16:	47b8      	blx	r7
 8003a18:	3001      	adds	r0, #1
 8003a1a:	f43f ae78 	beq.w	800370e <_printf_float+0xb6>
 8003a1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a22:	4631      	mov	r1, r6
 8003a24:	4628      	mov	r0, r5
 8003a26:	47b8      	blx	r7
 8003a28:	3001      	adds	r0, #1
 8003a2a:	f43f ae70 	beq.w	800370e <_printf_float+0xb6>
 8003a2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003a32:	2200      	movs	r2, #0
 8003a34:	2300      	movs	r3, #0
 8003a36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a3a:	f7fd f84d 	bl	8000ad8 <__aeabi_dcmpeq>
 8003a3e:	b9c0      	cbnz	r0, 8003a72 <_printf_float+0x41a>
 8003a40:	4653      	mov	r3, sl
 8003a42:	f108 0201 	add.w	r2, r8, #1
 8003a46:	4631      	mov	r1, r6
 8003a48:	4628      	mov	r0, r5
 8003a4a:	47b8      	blx	r7
 8003a4c:	3001      	adds	r0, #1
 8003a4e:	d10c      	bne.n	8003a6a <_printf_float+0x412>
 8003a50:	e65d      	b.n	800370e <_printf_float+0xb6>
 8003a52:	2301      	movs	r3, #1
 8003a54:	465a      	mov	r2, fp
 8003a56:	4631      	mov	r1, r6
 8003a58:	4628      	mov	r0, r5
 8003a5a:	47b8      	blx	r7
 8003a5c:	3001      	adds	r0, #1
 8003a5e:	f43f ae56 	beq.w	800370e <_printf_float+0xb6>
 8003a62:	f108 0801 	add.w	r8, r8, #1
 8003a66:	45d0      	cmp	r8, sl
 8003a68:	dbf3      	blt.n	8003a52 <_printf_float+0x3fa>
 8003a6a:	464b      	mov	r3, r9
 8003a6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003a70:	e6df      	b.n	8003832 <_printf_float+0x1da>
 8003a72:	f04f 0800 	mov.w	r8, #0
 8003a76:	f104 0b1a 	add.w	fp, r4, #26
 8003a7a:	e7f4      	b.n	8003a66 <_printf_float+0x40e>
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	4642      	mov	r2, r8
 8003a80:	e7e1      	b.n	8003a46 <_printf_float+0x3ee>
 8003a82:	2301      	movs	r3, #1
 8003a84:	464a      	mov	r2, r9
 8003a86:	4631      	mov	r1, r6
 8003a88:	4628      	mov	r0, r5
 8003a8a:	47b8      	blx	r7
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	f43f ae3e 	beq.w	800370e <_printf_float+0xb6>
 8003a92:	f108 0801 	add.w	r8, r8, #1
 8003a96:	68e3      	ldr	r3, [r4, #12]
 8003a98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a9a:	1a5b      	subs	r3, r3, r1
 8003a9c:	4543      	cmp	r3, r8
 8003a9e:	dcf0      	bgt.n	8003a82 <_printf_float+0x42a>
 8003aa0:	e6fc      	b.n	800389c <_printf_float+0x244>
 8003aa2:	f04f 0800 	mov.w	r8, #0
 8003aa6:	f104 0919 	add.w	r9, r4, #25
 8003aaa:	e7f4      	b.n	8003a96 <_printf_float+0x43e>

08003aac <_printf_common>:
 8003aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab0:	4616      	mov	r6, r2
 8003ab2:	4698      	mov	r8, r3
 8003ab4:	688a      	ldr	r2, [r1, #8]
 8003ab6:	690b      	ldr	r3, [r1, #16]
 8003ab8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003abc:	4293      	cmp	r3, r2
 8003abe:	bfb8      	it	lt
 8003ac0:	4613      	movlt	r3, r2
 8003ac2:	6033      	str	r3, [r6, #0]
 8003ac4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ac8:	4607      	mov	r7, r0
 8003aca:	460c      	mov	r4, r1
 8003acc:	b10a      	cbz	r2, 8003ad2 <_printf_common+0x26>
 8003ace:	3301      	adds	r3, #1
 8003ad0:	6033      	str	r3, [r6, #0]
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	0699      	lsls	r1, r3, #26
 8003ad6:	bf42      	ittt	mi
 8003ad8:	6833      	ldrmi	r3, [r6, #0]
 8003ada:	3302      	addmi	r3, #2
 8003adc:	6033      	strmi	r3, [r6, #0]
 8003ade:	6825      	ldr	r5, [r4, #0]
 8003ae0:	f015 0506 	ands.w	r5, r5, #6
 8003ae4:	d106      	bne.n	8003af4 <_printf_common+0x48>
 8003ae6:	f104 0a19 	add.w	sl, r4, #25
 8003aea:	68e3      	ldr	r3, [r4, #12]
 8003aec:	6832      	ldr	r2, [r6, #0]
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	42ab      	cmp	r3, r5
 8003af2:	dc26      	bgt.n	8003b42 <_printf_common+0x96>
 8003af4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003af8:	6822      	ldr	r2, [r4, #0]
 8003afa:	3b00      	subs	r3, #0
 8003afc:	bf18      	it	ne
 8003afe:	2301      	movne	r3, #1
 8003b00:	0692      	lsls	r2, r2, #26
 8003b02:	d42b      	bmi.n	8003b5c <_printf_common+0xb0>
 8003b04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b08:	4641      	mov	r1, r8
 8003b0a:	4638      	mov	r0, r7
 8003b0c:	47c8      	blx	r9
 8003b0e:	3001      	adds	r0, #1
 8003b10:	d01e      	beq.n	8003b50 <_printf_common+0xa4>
 8003b12:	6823      	ldr	r3, [r4, #0]
 8003b14:	6922      	ldr	r2, [r4, #16]
 8003b16:	f003 0306 	and.w	r3, r3, #6
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	bf02      	ittt	eq
 8003b1e:	68e5      	ldreq	r5, [r4, #12]
 8003b20:	6833      	ldreq	r3, [r6, #0]
 8003b22:	1aed      	subeq	r5, r5, r3
 8003b24:	68a3      	ldr	r3, [r4, #8]
 8003b26:	bf0c      	ite	eq
 8003b28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b2c:	2500      	movne	r5, #0
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	bfc4      	itt	gt
 8003b32:	1a9b      	subgt	r3, r3, r2
 8003b34:	18ed      	addgt	r5, r5, r3
 8003b36:	2600      	movs	r6, #0
 8003b38:	341a      	adds	r4, #26
 8003b3a:	42b5      	cmp	r5, r6
 8003b3c:	d11a      	bne.n	8003b74 <_printf_common+0xc8>
 8003b3e:	2000      	movs	r0, #0
 8003b40:	e008      	b.n	8003b54 <_printf_common+0xa8>
 8003b42:	2301      	movs	r3, #1
 8003b44:	4652      	mov	r2, sl
 8003b46:	4641      	mov	r1, r8
 8003b48:	4638      	mov	r0, r7
 8003b4a:	47c8      	blx	r9
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d103      	bne.n	8003b58 <_printf_common+0xac>
 8003b50:	f04f 30ff 	mov.w	r0, #4294967295
 8003b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b58:	3501      	adds	r5, #1
 8003b5a:	e7c6      	b.n	8003aea <_printf_common+0x3e>
 8003b5c:	18e1      	adds	r1, r4, r3
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	2030      	movs	r0, #48	@ 0x30
 8003b62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b66:	4422      	add	r2, r4
 8003b68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b70:	3302      	adds	r3, #2
 8003b72:	e7c7      	b.n	8003b04 <_printf_common+0x58>
 8003b74:	2301      	movs	r3, #1
 8003b76:	4622      	mov	r2, r4
 8003b78:	4641      	mov	r1, r8
 8003b7a:	4638      	mov	r0, r7
 8003b7c:	47c8      	blx	r9
 8003b7e:	3001      	adds	r0, #1
 8003b80:	d0e6      	beq.n	8003b50 <_printf_common+0xa4>
 8003b82:	3601      	adds	r6, #1
 8003b84:	e7d9      	b.n	8003b3a <_printf_common+0x8e>
	...

08003b88 <_printf_i>:
 8003b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b8c:	7e0f      	ldrb	r7, [r1, #24]
 8003b8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b90:	2f78      	cmp	r7, #120	@ 0x78
 8003b92:	4691      	mov	r9, r2
 8003b94:	4680      	mov	r8, r0
 8003b96:	460c      	mov	r4, r1
 8003b98:	469a      	mov	sl, r3
 8003b9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b9e:	d807      	bhi.n	8003bb0 <_printf_i+0x28>
 8003ba0:	2f62      	cmp	r7, #98	@ 0x62
 8003ba2:	d80a      	bhi.n	8003bba <_printf_i+0x32>
 8003ba4:	2f00      	cmp	r7, #0
 8003ba6:	f000 80d2 	beq.w	8003d4e <_printf_i+0x1c6>
 8003baa:	2f58      	cmp	r7, #88	@ 0x58
 8003bac:	f000 80b9 	beq.w	8003d22 <_printf_i+0x19a>
 8003bb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003bb8:	e03a      	b.n	8003c30 <_printf_i+0xa8>
 8003bba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003bbe:	2b15      	cmp	r3, #21
 8003bc0:	d8f6      	bhi.n	8003bb0 <_printf_i+0x28>
 8003bc2:	a101      	add	r1, pc, #4	@ (adr r1, 8003bc8 <_printf_i+0x40>)
 8003bc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bc8:	08003c21 	.word	0x08003c21
 8003bcc:	08003c35 	.word	0x08003c35
 8003bd0:	08003bb1 	.word	0x08003bb1
 8003bd4:	08003bb1 	.word	0x08003bb1
 8003bd8:	08003bb1 	.word	0x08003bb1
 8003bdc:	08003bb1 	.word	0x08003bb1
 8003be0:	08003c35 	.word	0x08003c35
 8003be4:	08003bb1 	.word	0x08003bb1
 8003be8:	08003bb1 	.word	0x08003bb1
 8003bec:	08003bb1 	.word	0x08003bb1
 8003bf0:	08003bb1 	.word	0x08003bb1
 8003bf4:	08003d35 	.word	0x08003d35
 8003bf8:	08003c5f 	.word	0x08003c5f
 8003bfc:	08003cef 	.word	0x08003cef
 8003c00:	08003bb1 	.word	0x08003bb1
 8003c04:	08003bb1 	.word	0x08003bb1
 8003c08:	08003d57 	.word	0x08003d57
 8003c0c:	08003bb1 	.word	0x08003bb1
 8003c10:	08003c5f 	.word	0x08003c5f
 8003c14:	08003bb1 	.word	0x08003bb1
 8003c18:	08003bb1 	.word	0x08003bb1
 8003c1c:	08003cf7 	.word	0x08003cf7
 8003c20:	6833      	ldr	r3, [r6, #0]
 8003c22:	1d1a      	adds	r2, r3, #4
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6032      	str	r2, [r6, #0]
 8003c28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c30:	2301      	movs	r3, #1
 8003c32:	e09d      	b.n	8003d70 <_printf_i+0x1e8>
 8003c34:	6833      	ldr	r3, [r6, #0]
 8003c36:	6820      	ldr	r0, [r4, #0]
 8003c38:	1d19      	adds	r1, r3, #4
 8003c3a:	6031      	str	r1, [r6, #0]
 8003c3c:	0606      	lsls	r6, r0, #24
 8003c3e:	d501      	bpl.n	8003c44 <_printf_i+0xbc>
 8003c40:	681d      	ldr	r5, [r3, #0]
 8003c42:	e003      	b.n	8003c4c <_printf_i+0xc4>
 8003c44:	0645      	lsls	r5, r0, #25
 8003c46:	d5fb      	bpl.n	8003c40 <_printf_i+0xb8>
 8003c48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c4c:	2d00      	cmp	r5, #0
 8003c4e:	da03      	bge.n	8003c58 <_printf_i+0xd0>
 8003c50:	232d      	movs	r3, #45	@ 0x2d
 8003c52:	426d      	negs	r5, r5
 8003c54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c58:	4859      	ldr	r0, [pc, #356]	@ (8003dc0 <_printf_i+0x238>)
 8003c5a:	230a      	movs	r3, #10
 8003c5c:	e011      	b.n	8003c82 <_printf_i+0xfa>
 8003c5e:	6821      	ldr	r1, [r4, #0]
 8003c60:	6833      	ldr	r3, [r6, #0]
 8003c62:	0608      	lsls	r0, r1, #24
 8003c64:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c68:	d402      	bmi.n	8003c70 <_printf_i+0xe8>
 8003c6a:	0649      	lsls	r1, r1, #25
 8003c6c:	bf48      	it	mi
 8003c6e:	b2ad      	uxthmi	r5, r5
 8003c70:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c72:	4853      	ldr	r0, [pc, #332]	@ (8003dc0 <_printf_i+0x238>)
 8003c74:	6033      	str	r3, [r6, #0]
 8003c76:	bf14      	ite	ne
 8003c78:	230a      	movne	r3, #10
 8003c7a:	2308      	moveq	r3, #8
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003c82:	6866      	ldr	r6, [r4, #4]
 8003c84:	60a6      	str	r6, [r4, #8]
 8003c86:	2e00      	cmp	r6, #0
 8003c88:	bfa2      	ittt	ge
 8003c8a:	6821      	ldrge	r1, [r4, #0]
 8003c8c:	f021 0104 	bicge.w	r1, r1, #4
 8003c90:	6021      	strge	r1, [r4, #0]
 8003c92:	b90d      	cbnz	r5, 8003c98 <_printf_i+0x110>
 8003c94:	2e00      	cmp	r6, #0
 8003c96:	d04b      	beq.n	8003d30 <_printf_i+0x1a8>
 8003c98:	4616      	mov	r6, r2
 8003c9a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c9e:	fb03 5711 	mls	r7, r3, r1, r5
 8003ca2:	5dc7      	ldrb	r7, [r0, r7]
 8003ca4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ca8:	462f      	mov	r7, r5
 8003caa:	42bb      	cmp	r3, r7
 8003cac:	460d      	mov	r5, r1
 8003cae:	d9f4      	bls.n	8003c9a <_printf_i+0x112>
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d10b      	bne.n	8003ccc <_printf_i+0x144>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	07df      	lsls	r7, r3, #31
 8003cb8:	d508      	bpl.n	8003ccc <_printf_i+0x144>
 8003cba:	6923      	ldr	r3, [r4, #16]
 8003cbc:	6861      	ldr	r1, [r4, #4]
 8003cbe:	4299      	cmp	r1, r3
 8003cc0:	bfde      	ittt	le
 8003cc2:	2330      	movle	r3, #48	@ 0x30
 8003cc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ccc:	1b92      	subs	r2, r2, r6
 8003cce:	6122      	str	r2, [r4, #16]
 8003cd0:	f8cd a000 	str.w	sl, [sp]
 8003cd4:	464b      	mov	r3, r9
 8003cd6:	aa03      	add	r2, sp, #12
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4640      	mov	r0, r8
 8003cdc:	f7ff fee6 	bl	8003aac <_printf_common>
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d14a      	bne.n	8003d7a <_printf_i+0x1f2>
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	b004      	add	sp, #16
 8003cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	f043 0320 	orr.w	r3, r3, #32
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	4833      	ldr	r0, [pc, #204]	@ (8003dc4 <_printf_i+0x23c>)
 8003cf8:	2778      	movs	r7, #120	@ 0x78
 8003cfa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	6831      	ldr	r1, [r6, #0]
 8003d02:	061f      	lsls	r7, r3, #24
 8003d04:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d08:	d402      	bmi.n	8003d10 <_printf_i+0x188>
 8003d0a:	065f      	lsls	r7, r3, #25
 8003d0c:	bf48      	it	mi
 8003d0e:	b2ad      	uxthmi	r5, r5
 8003d10:	6031      	str	r1, [r6, #0]
 8003d12:	07d9      	lsls	r1, r3, #31
 8003d14:	bf44      	itt	mi
 8003d16:	f043 0320 	orrmi.w	r3, r3, #32
 8003d1a:	6023      	strmi	r3, [r4, #0]
 8003d1c:	b11d      	cbz	r5, 8003d26 <_printf_i+0x19e>
 8003d1e:	2310      	movs	r3, #16
 8003d20:	e7ac      	b.n	8003c7c <_printf_i+0xf4>
 8003d22:	4827      	ldr	r0, [pc, #156]	@ (8003dc0 <_printf_i+0x238>)
 8003d24:	e7e9      	b.n	8003cfa <_printf_i+0x172>
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	f023 0320 	bic.w	r3, r3, #32
 8003d2c:	6023      	str	r3, [r4, #0]
 8003d2e:	e7f6      	b.n	8003d1e <_printf_i+0x196>
 8003d30:	4616      	mov	r6, r2
 8003d32:	e7bd      	b.n	8003cb0 <_printf_i+0x128>
 8003d34:	6833      	ldr	r3, [r6, #0]
 8003d36:	6825      	ldr	r5, [r4, #0]
 8003d38:	6961      	ldr	r1, [r4, #20]
 8003d3a:	1d18      	adds	r0, r3, #4
 8003d3c:	6030      	str	r0, [r6, #0]
 8003d3e:	062e      	lsls	r6, r5, #24
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	d501      	bpl.n	8003d48 <_printf_i+0x1c0>
 8003d44:	6019      	str	r1, [r3, #0]
 8003d46:	e002      	b.n	8003d4e <_printf_i+0x1c6>
 8003d48:	0668      	lsls	r0, r5, #25
 8003d4a:	d5fb      	bpl.n	8003d44 <_printf_i+0x1bc>
 8003d4c:	8019      	strh	r1, [r3, #0]
 8003d4e:	2300      	movs	r3, #0
 8003d50:	6123      	str	r3, [r4, #16]
 8003d52:	4616      	mov	r6, r2
 8003d54:	e7bc      	b.n	8003cd0 <_printf_i+0x148>
 8003d56:	6833      	ldr	r3, [r6, #0]
 8003d58:	1d1a      	adds	r2, r3, #4
 8003d5a:	6032      	str	r2, [r6, #0]
 8003d5c:	681e      	ldr	r6, [r3, #0]
 8003d5e:	6862      	ldr	r2, [r4, #4]
 8003d60:	2100      	movs	r1, #0
 8003d62:	4630      	mov	r0, r6
 8003d64:	f7fc fa3c 	bl	80001e0 <memchr>
 8003d68:	b108      	cbz	r0, 8003d6e <_printf_i+0x1e6>
 8003d6a:	1b80      	subs	r0, r0, r6
 8003d6c:	6060      	str	r0, [r4, #4]
 8003d6e:	6863      	ldr	r3, [r4, #4]
 8003d70:	6123      	str	r3, [r4, #16]
 8003d72:	2300      	movs	r3, #0
 8003d74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d78:	e7aa      	b.n	8003cd0 <_printf_i+0x148>
 8003d7a:	6923      	ldr	r3, [r4, #16]
 8003d7c:	4632      	mov	r2, r6
 8003d7e:	4649      	mov	r1, r9
 8003d80:	4640      	mov	r0, r8
 8003d82:	47d0      	blx	sl
 8003d84:	3001      	adds	r0, #1
 8003d86:	d0ad      	beq.n	8003ce4 <_printf_i+0x15c>
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	079b      	lsls	r3, r3, #30
 8003d8c:	d413      	bmi.n	8003db6 <_printf_i+0x22e>
 8003d8e:	68e0      	ldr	r0, [r4, #12]
 8003d90:	9b03      	ldr	r3, [sp, #12]
 8003d92:	4298      	cmp	r0, r3
 8003d94:	bfb8      	it	lt
 8003d96:	4618      	movlt	r0, r3
 8003d98:	e7a6      	b.n	8003ce8 <_printf_i+0x160>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	4632      	mov	r2, r6
 8003d9e:	4649      	mov	r1, r9
 8003da0:	4640      	mov	r0, r8
 8003da2:	47d0      	blx	sl
 8003da4:	3001      	adds	r0, #1
 8003da6:	d09d      	beq.n	8003ce4 <_printf_i+0x15c>
 8003da8:	3501      	adds	r5, #1
 8003daa:	68e3      	ldr	r3, [r4, #12]
 8003dac:	9903      	ldr	r1, [sp, #12]
 8003dae:	1a5b      	subs	r3, r3, r1
 8003db0:	42ab      	cmp	r3, r5
 8003db2:	dcf2      	bgt.n	8003d9a <_printf_i+0x212>
 8003db4:	e7eb      	b.n	8003d8e <_printf_i+0x206>
 8003db6:	2500      	movs	r5, #0
 8003db8:	f104 0619 	add.w	r6, r4, #25
 8003dbc:	e7f5      	b.n	8003daa <_printf_i+0x222>
 8003dbe:	bf00      	nop
 8003dc0:	0800628e 	.word	0x0800628e
 8003dc4:	0800629f 	.word	0x0800629f

08003dc8 <std>:
 8003dc8:	2300      	movs	r3, #0
 8003dca:	b510      	push	{r4, lr}
 8003dcc:	4604      	mov	r4, r0
 8003dce:	e9c0 3300 	strd	r3, r3, [r0]
 8003dd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003dd6:	6083      	str	r3, [r0, #8]
 8003dd8:	8181      	strh	r1, [r0, #12]
 8003dda:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ddc:	81c2      	strh	r2, [r0, #14]
 8003dde:	6183      	str	r3, [r0, #24]
 8003de0:	4619      	mov	r1, r3
 8003de2:	2208      	movs	r2, #8
 8003de4:	305c      	adds	r0, #92	@ 0x5c
 8003de6:	f000 f914 	bl	8004012 <memset>
 8003dea:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <std+0x58>)
 8003dec:	6263      	str	r3, [r4, #36]	@ 0x24
 8003dee:	4b0d      	ldr	r3, [pc, #52]	@ (8003e24 <std+0x5c>)
 8003df0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003df2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e28 <std+0x60>)
 8003df4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003df6:	4b0d      	ldr	r3, [pc, #52]	@ (8003e2c <std+0x64>)
 8003df8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8003e30 <std+0x68>)
 8003dfc:	6224      	str	r4, [r4, #32]
 8003dfe:	429c      	cmp	r4, r3
 8003e00:	d006      	beq.n	8003e10 <std+0x48>
 8003e02:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e06:	4294      	cmp	r4, r2
 8003e08:	d002      	beq.n	8003e10 <std+0x48>
 8003e0a:	33d0      	adds	r3, #208	@ 0xd0
 8003e0c:	429c      	cmp	r4, r3
 8003e0e:	d105      	bne.n	8003e1c <std+0x54>
 8003e10:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e18:	f000 b972 	b.w	8004100 <__retarget_lock_init_recursive>
 8003e1c:	bd10      	pop	{r4, pc}
 8003e1e:	bf00      	nop
 8003e20:	08003f8d 	.word	0x08003f8d
 8003e24:	08003faf 	.word	0x08003faf
 8003e28:	08003fe7 	.word	0x08003fe7
 8003e2c:	0800400b 	.word	0x0800400b
 8003e30:	200002e8 	.word	0x200002e8

08003e34 <stdio_exit_handler>:
 8003e34:	4a02      	ldr	r2, [pc, #8]	@ (8003e40 <stdio_exit_handler+0xc>)
 8003e36:	4903      	ldr	r1, [pc, #12]	@ (8003e44 <stdio_exit_handler+0x10>)
 8003e38:	4803      	ldr	r0, [pc, #12]	@ (8003e48 <stdio_exit_handler+0x14>)
 8003e3a:	f000 b869 	b.w	8003f10 <_fwalk_sglue>
 8003e3e:	bf00      	nop
 8003e40:	2000000c 	.word	0x2000000c
 8003e44:	08005a5d 	.word	0x08005a5d
 8003e48:	2000001c 	.word	0x2000001c

08003e4c <cleanup_stdio>:
 8003e4c:	6841      	ldr	r1, [r0, #4]
 8003e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e80 <cleanup_stdio+0x34>)
 8003e50:	4299      	cmp	r1, r3
 8003e52:	b510      	push	{r4, lr}
 8003e54:	4604      	mov	r4, r0
 8003e56:	d001      	beq.n	8003e5c <cleanup_stdio+0x10>
 8003e58:	f001 fe00 	bl	8005a5c <_fflush_r>
 8003e5c:	68a1      	ldr	r1, [r4, #8]
 8003e5e:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <cleanup_stdio+0x38>)
 8003e60:	4299      	cmp	r1, r3
 8003e62:	d002      	beq.n	8003e6a <cleanup_stdio+0x1e>
 8003e64:	4620      	mov	r0, r4
 8003e66:	f001 fdf9 	bl	8005a5c <_fflush_r>
 8003e6a:	68e1      	ldr	r1, [r4, #12]
 8003e6c:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <cleanup_stdio+0x3c>)
 8003e6e:	4299      	cmp	r1, r3
 8003e70:	d004      	beq.n	8003e7c <cleanup_stdio+0x30>
 8003e72:	4620      	mov	r0, r4
 8003e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e78:	f001 bdf0 	b.w	8005a5c <_fflush_r>
 8003e7c:	bd10      	pop	{r4, pc}
 8003e7e:	bf00      	nop
 8003e80:	200002e8 	.word	0x200002e8
 8003e84:	20000350 	.word	0x20000350
 8003e88:	200003b8 	.word	0x200003b8

08003e8c <global_stdio_init.part.0>:
 8003e8c:	b510      	push	{r4, lr}
 8003e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8003ebc <global_stdio_init.part.0+0x30>)
 8003e90:	4c0b      	ldr	r4, [pc, #44]	@ (8003ec0 <global_stdio_init.part.0+0x34>)
 8003e92:	4a0c      	ldr	r2, [pc, #48]	@ (8003ec4 <global_stdio_init.part.0+0x38>)
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	4620      	mov	r0, r4
 8003e98:	2200      	movs	r2, #0
 8003e9a:	2104      	movs	r1, #4
 8003e9c:	f7ff ff94 	bl	8003dc8 <std>
 8003ea0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	2109      	movs	r1, #9
 8003ea8:	f7ff ff8e 	bl	8003dc8 <std>
 8003eac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eb6:	2112      	movs	r1, #18
 8003eb8:	f7ff bf86 	b.w	8003dc8 <std>
 8003ebc:	20000420 	.word	0x20000420
 8003ec0:	200002e8 	.word	0x200002e8
 8003ec4:	08003e35 	.word	0x08003e35

08003ec8 <__sfp_lock_acquire>:
 8003ec8:	4801      	ldr	r0, [pc, #4]	@ (8003ed0 <__sfp_lock_acquire+0x8>)
 8003eca:	f000 b91a 	b.w	8004102 <__retarget_lock_acquire_recursive>
 8003ece:	bf00      	nop
 8003ed0:	20000429 	.word	0x20000429

08003ed4 <__sfp_lock_release>:
 8003ed4:	4801      	ldr	r0, [pc, #4]	@ (8003edc <__sfp_lock_release+0x8>)
 8003ed6:	f000 b915 	b.w	8004104 <__retarget_lock_release_recursive>
 8003eda:	bf00      	nop
 8003edc:	20000429 	.word	0x20000429

08003ee0 <__sinit>:
 8003ee0:	b510      	push	{r4, lr}
 8003ee2:	4604      	mov	r4, r0
 8003ee4:	f7ff fff0 	bl	8003ec8 <__sfp_lock_acquire>
 8003ee8:	6a23      	ldr	r3, [r4, #32]
 8003eea:	b11b      	cbz	r3, 8003ef4 <__sinit+0x14>
 8003eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ef0:	f7ff bff0 	b.w	8003ed4 <__sfp_lock_release>
 8003ef4:	4b04      	ldr	r3, [pc, #16]	@ (8003f08 <__sinit+0x28>)
 8003ef6:	6223      	str	r3, [r4, #32]
 8003ef8:	4b04      	ldr	r3, [pc, #16]	@ (8003f0c <__sinit+0x2c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1f5      	bne.n	8003eec <__sinit+0xc>
 8003f00:	f7ff ffc4 	bl	8003e8c <global_stdio_init.part.0>
 8003f04:	e7f2      	b.n	8003eec <__sinit+0xc>
 8003f06:	bf00      	nop
 8003f08:	08003e4d 	.word	0x08003e4d
 8003f0c:	20000420 	.word	0x20000420

08003f10 <_fwalk_sglue>:
 8003f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f14:	4607      	mov	r7, r0
 8003f16:	4688      	mov	r8, r1
 8003f18:	4614      	mov	r4, r2
 8003f1a:	2600      	movs	r6, #0
 8003f1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f20:	f1b9 0901 	subs.w	r9, r9, #1
 8003f24:	d505      	bpl.n	8003f32 <_fwalk_sglue+0x22>
 8003f26:	6824      	ldr	r4, [r4, #0]
 8003f28:	2c00      	cmp	r4, #0
 8003f2a:	d1f7      	bne.n	8003f1c <_fwalk_sglue+0xc>
 8003f2c:	4630      	mov	r0, r6
 8003f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f32:	89ab      	ldrh	r3, [r5, #12]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d907      	bls.n	8003f48 <_fwalk_sglue+0x38>
 8003f38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	d003      	beq.n	8003f48 <_fwalk_sglue+0x38>
 8003f40:	4629      	mov	r1, r5
 8003f42:	4638      	mov	r0, r7
 8003f44:	47c0      	blx	r8
 8003f46:	4306      	orrs	r6, r0
 8003f48:	3568      	adds	r5, #104	@ 0x68
 8003f4a:	e7e9      	b.n	8003f20 <_fwalk_sglue+0x10>

08003f4c <siprintf>:
 8003f4c:	b40e      	push	{r1, r2, r3}
 8003f4e:	b500      	push	{lr}
 8003f50:	b09c      	sub	sp, #112	@ 0x70
 8003f52:	ab1d      	add	r3, sp, #116	@ 0x74
 8003f54:	9002      	str	r0, [sp, #8]
 8003f56:	9006      	str	r0, [sp, #24]
 8003f58:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f5c:	4809      	ldr	r0, [pc, #36]	@ (8003f84 <siprintf+0x38>)
 8003f5e:	9107      	str	r1, [sp, #28]
 8003f60:	9104      	str	r1, [sp, #16]
 8003f62:	4909      	ldr	r1, [pc, #36]	@ (8003f88 <siprintf+0x3c>)
 8003f64:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f68:	9105      	str	r1, [sp, #20]
 8003f6a:	6800      	ldr	r0, [r0, #0]
 8003f6c:	9301      	str	r3, [sp, #4]
 8003f6e:	a902      	add	r1, sp, #8
 8003f70:	f001 fbf4 	bl	800575c <_svfiprintf_r>
 8003f74:	9b02      	ldr	r3, [sp, #8]
 8003f76:	2200      	movs	r2, #0
 8003f78:	701a      	strb	r2, [r3, #0]
 8003f7a:	b01c      	add	sp, #112	@ 0x70
 8003f7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f80:	b003      	add	sp, #12
 8003f82:	4770      	bx	lr
 8003f84:	20000018 	.word	0x20000018
 8003f88:	ffff0208 	.word	0xffff0208

08003f8c <__sread>:
 8003f8c:	b510      	push	{r4, lr}
 8003f8e:	460c      	mov	r4, r1
 8003f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f94:	f000 f86c 	bl	8004070 <_read_r>
 8003f98:	2800      	cmp	r0, #0
 8003f9a:	bfab      	itete	ge
 8003f9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003f9e:	89a3      	ldrhlt	r3, [r4, #12]
 8003fa0:	181b      	addge	r3, r3, r0
 8003fa2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003fa6:	bfac      	ite	ge
 8003fa8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003faa:	81a3      	strhlt	r3, [r4, #12]
 8003fac:	bd10      	pop	{r4, pc}

08003fae <__swrite>:
 8003fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fb2:	461f      	mov	r7, r3
 8003fb4:	898b      	ldrh	r3, [r1, #12]
 8003fb6:	05db      	lsls	r3, r3, #23
 8003fb8:	4605      	mov	r5, r0
 8003fba:	460c      	mov	r4, r1
 8003fbc:	4616      	mov	r6, r2
 8003fbe:	d505      	bpl.n	8003fcc <__swrite+0x1e>
 8003fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f000 f840 	bl	800404c <_lseek_r>
 8003fcc:	89a3      	ldrh	r3, [r4, #12]
 8003fce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003fd6:	81a3      	strh	r3, [r4, #12]
 8003fd8:	4632      	mov	r2, r6
 8003fda:	463b      	mov	r3, r7
 8003fdc:	4628      	mov	r0, r5
 8003fde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003fe2:	f000 b857 	b.w	8004094 <_write_r>

08003fe6 <__sseek>:
 8003fe6:	b510      	push	{r4, lr}
 8003fe8:	460c      	mov	r4, r1
 8003fea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fee:	f000 f82d 	bl	800404c <_lseek_r>
 8003ff2:	1c43      	adds	r3, r0, #1
 8003ff4:	89a3      	ldrh	r3, [r4, #12]
 8003ff6:	bf15      	itete	ne
 8003ff8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003ffa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003ffe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004002:	81a3      	strheq	r3, [r4, #12]
 8004004:	bf18      	it	ne
 8004006:	81a3      	strhne	r3, [r4, #12]
 8004008:	bd10      	pop	{r4, pc}

0800400a <__sclose>:
 800400a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800400e:	f000 b80d 	b.w	800402c <_close_r>

08004012 <memset>:
 8004012:	4402      	add	r2, r0
 8004014:	4603      	mov	r3, r0
 8004016:	4293      	cmp	r3, r2
 8004018:	d100      	bne.n	800401c <memset+0xa>
 800401a:	4770      	bx	lr
 800401c:	f803 1b01 	strb.w	r1, [r3], #1
 8004020:	e7f9      	b.n	8004016 <memset+0x4>
	...

08004024 <_localeconv_r>:
 8004024:	4800      	ldr	r0, [pc, #0]	@ (8004028 <_localeconv_r+0x4>)
 8004026:	4770      	bx	lr
 8004028:	20000158 	.word	0x20000158

0800402c <_close_r>:
 800402c:	b538      	push	{r3, r4, r5, lr}
 800402e:	4d06      	ldr	r5, [pc, #24]	@ (8004048 <_close_r+0x1c>)
 8004030:	2300      	movs	r3, #0
 8004032:	4604      	mov	r4, r0
 8004034:	4608      	mov	r0, r1
 8004036:	602b      	str	r3, [r5, #0]
 8004038:	f002 f8ae 	bl	8006198 <_close>
 800403c:	1c43      	adds	r3, r0, #1
 800403e:	d102      	bne.n	8004046 <_close_r+0x1a>
 8004040:	682b      	ldr	r3, [r5, #0]
 8004042:	b103      	cbz	r3, 8004046 <_close_r+0x1a>
 8004044:	6023      	str	r3, [r4, #0]
 8004046:	bd38      	pop	{r3, r4, r5, pc}
 8004048:	20000424 	.word	0x20000424

0800404c <_lseek_r>:
 800404c:	b538      	push	{r3, r4, r5, lr}
 800404e:	4d07      	ldr	r5, [pc, #28]	@ (800406c <_lseek_r+0x20>)
 8004050:	4604      	mov	r4, r0
 8004052:	4608      	mov	r0, r1
 8004054:	4611      	mov	r1, r2
 8004056:	2200      	movs	r2, #0
 8004058:	602a      	str	r2, [r5, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	f002 f8c4 	bl	80061e8 <_lseek>
 8004060:	1c43      	adds	r3, r0, #1
 8004062:	d102      	bne.n	800406a <_lseek_r+0x1e>
 8004064:	682b      	ldr	r3, [r5, #0]
 8004066:	b103      	cbz	r3, 800406a <_lseek_r+0x1e>
 8004068:	6023      	str	r3, [r4, #0]
 800406a:	bd38      	pop	{r3, r4, r5, pc}
 800406c:	20000424 	.word	0x20000424

08004070 <_read_r>:
 8004070:	b538      	push	{r3, r4, r5, lr}
 8004072:	4d07      	ldr	r5, [pc, #28]	@ (8004090 <_read_r+0x20>)
 8004074:	4604      	mov	r4, r0
 8004076:	4608      	mov	r0, r1
 8004078:	4611      	mov	r1, r2
 800407a:	2200      	movs	r2, #0
 800407c:	602a      	str	r2, [r5, #0]
 800407e:	461a      	mov	r2, r3
 8004080:	f002 f8ba 	bl	80061f8 <_read>
 8004084:	1c43      	adds	r3, r0, #1
 8004086:	d102      	bne.n	800408e <_read_r+0x1e>
 8004088:	682b      	ldr	r3, [r5, #0]
 800408a:	b103      	cbz	r3, 800408e <_read_r+0x1e>
 800408c:	6023      	str	r3, [r4, #0]
 800408e:	bd38      	pop	{r3, r4, r5, pc}
 8004090:	20000424 	.word	0x20000424

08004094 <_write_r>:
 8004094:	b538      	push	{r3, r4, r5, lr}
 8004096:	4d07      	ldr	r5, [pc, #28]	@ (80040b4 <_write_r+0x20>)
 8004098:	4604      	mov	r4, r0
 800409a:	4608      	mov	r0, r1
 800409c:	4611      	mov	r1, r2
 800409e:	2200      	movs	r2, #0
 80040a0:	602a      	str	r2, [r5, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	f002 f8be 	bl	8006224 <_write>
 80040a8:	1c43      	adds	r3, r0, #1
 80040aa:	d102      	bne.n	80040b2 <_write_r+0x1e>
 80040ac:	682b      	ldr	r3, [r5, #0]
 80040ae:	b103      	cbz	r3, 80040b2 <_write_r+0x1e>
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	bd38      	pop	{r3, r4, r5, pc}
 80040b4:	20000424 	.word	0x20000424

080040b8 <__libc_init_array>:
 80040b8:	b570      	push	{r4, r5, r6, lr}
 80040ba:	4d0d      	ldr	r5, [pc, #52]	@ (80040f0 <__libc_init_array+0x38>)
 80040bc:	4c0d      	ldr	r4, [pc, #52]	@ (80040f4 <__libc_init_array+0x3c>)
 80040be:	1b64      	subs	r4, r4, r5
 80040c0:	10a4      	asrs	r4, r4, #2
 80040c2:	2600      	movs	r6, #0
 80040c4:	42a6      	cmp	r6, r4
 80040c6:	d109      	bne.n	80040dc <__libc_init_array+0x24>
 80040c8:	4d0b      	ldr	r5, [pc, #44]	@ (80040f8 <__libc_init_array+0x40>)
 80040ca:	4c0c      	ldr	r4, [pc, #48]	@ (80040fc <__libc_init_array+0x44>)
 80040cc:	f002 f8b4 	bl	8006238 <_init>
 80040d0:	1b64      	subs	r4, r4, r5
 80040d2:	10a4      	asrs	r4, r4, #2
 80040d4:	2600      	movs	r6, #0
 80040d6:	42a6      	cmp	r6, r4
 80040d8:	d105      	bne.n	80040e6 <__libc_init_array+0x2e>
 80040da:	bd70      	pop	{r4, r5, r6, pc}
 80040dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80040e0:	4798      	blx	r3
 80040e2:	3601      	adds	r6, #1
 80040e4:	e7ee      	b.n	80040c4 <__libc_init_array+0xc>
 80040e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ea:	4798      	blx	r3
 80040ec:	3601      	adds	r6, #1
 80040ee:	e7f2      	b.n	80040d6 <__libc_init_array+0x1e>
 80040f0:	080065f8 	.word	0x080065f8
 80040f4:	080065f8 	.word	0x080065f8
 80040f8:	080065f8 	.word	0x080065f8
 80040fc:	080065fc 	.word	0x080065fc

08004100 <__retarget_lock_init_recursive>:
 8004100:	4770      	bx	lr

08004102 <__retarget_lock_acquire_recursive>:
 8004102:	4770      	bx	lr

08004104 <__retarget_lock_release_recursive>:
 8004104:	4770      	bx	lr

08004106 <quorem>:
 8004106:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800410a:	6903      	ldr	r3, [r0, #16]
 800410c:	690c      	ldr	r4, [r1, #16]
 800410e:	42a3      	cmp	r3, r4
 8004110:	4607      	mov	r7, r0
 8004112:	db7e      	blt.n	8004212 <quorem+0x10c>
 8004114:	3c01      	subs	r4, #1
 8004116:	f101 0814 	add.w	r8, r1, #20
 800411a:	00a3      	lsls	r3, r4, #2
 800411c:	f100 0514 	add.w	r5, r0, #20
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004126:	9301      	str	r3, [sp, #4]
 8004128:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800412c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004130:	3301      	adds	r3, #1
 8004132:	429a      	cmp	r2, r3
 8004134:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004138:	fbb2 f6f3 	udiv	r6, r2, r3
 800413c:	d32e      	bcc.n	800419c <quorem+0x96>
 800413e:	f04f 0a00 	mov.w	sl, #0
 8004142:	46c4      	mov	ip, r8
 8004144:	46ae      	mov	lr, r5
 8004146:	46d3      	mov	fp, sl
 8004148:	f85c 3b04 	ldr.w	r3, [ip], #4
 800414c:	b298      	uxth	r0, r3
 800414e:	fb06 a000 	mla	r0, r6, r0, sl
 8004152:	0c02      	lsrs	r2, r0, #16
 8004154:	0c1b      	lsrs	r3, r3, #16
 8004156:	fb06 2303 	mla	r3, r6, r3, r2
 800415a:	f8de 2000 	ldr.w	r2, [lr]
 800415e:	b280      	uxth	r0, r0
 8004160:	b292      	uxth	r2, r2
 8004162:	1a12      	subs	r2, r2, r0
 8004164:	445a      	add	r2, fp
 8004166:	f8de 0000 	ldr.w	r0, [lr]
 800416a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800416e:	b29b      	uxth	r3, r3
 8004170:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004174:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004178:	b292      	uxth	r2, r2
 800417a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800417e:	45e1      	cmp	r9, ip
 8004180:	f84e 2b04 	str.w	r2, [lr], #4
 8004184:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004188:	d2de      	bcs.n	8004148 <quorem+0x42>
 800418a:	9b00      	ldr	r3, [sp, #0]
 800418c:	58eb      	ldr	r3, [r5, r3]
 800418e:	b92b      	cbnz	r3, 800419c <quorem+0x96>
 8004190:	9b01      	ldr	r3, [sp, #4]
 8004192:	3b04      	subs	r3, #4
 8004194:	429d      	cmp	r5, r3
 8004196:	461a      	mov	r2, r3
 8004198:	d32f      	bcc.n	80041fa <quorem+0xf4>
 800419a:	613c      	str	r4, [r7, #16]
 800419c:	4638      	mov	r0, r7
 800419e:	f001 f979 	bl	8005494 <__mcmp>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	db25      	blt.n	80041f2 <quorem+0xec>
 80041a6:	4629      	mov	r1, r5
 80041a8:	2000      	movs	r0, #0
 80041aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80041ae:	f8d1 c000 	ldr.w	ip, [r1]
 80041b2:	fa1f fe82 	uxth.w	lr, r2
 80041b6:	fa1f f38c 	uxth.w	r3, ip
 80041ba:	eba3 030e 	sub.w	r3, r3, lr
 80041be:	4403      	add	r3, r0
 80041c0:	0c12      	lsrs	r2, r2, #16
 80041c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80041c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80041d0:	45c1      	cmp	r9, r8
 80041d2:	f841 3b04 	str.w	r3, [r1], #4
 80041d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80041da:	d2e6      	bcs.n	80041aa <quorem+0xa4>
 80041dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80041e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80041e4:	b922      	cbnz	r2, 80041f0 <quorem+0xea>
 80041e6:	3b04      	subs	r3, #4
 80041e8:	429d      	cmp	r5, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	d30b      	bcc.n	8004206 <quorem+0x100>
 80041ee:	613c      	str	r4, [r7, #16]
 80041f0:	3601      	adds	r6, #1
 80041f2:	4630      	mov	r0, r6
 80041f4:	b003      	add	sp, #12
 80041f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041fa:	6812      	ldr	r2, [r2, #0]
 80041fc:	3b04      	subs	r3, #4
 80041fe:	2a00      	cmp	r2, #0
 8004200:	d1cb      	bne.n	800419a <quorem+0x94>
 8004202:	3c01      	subs	r4, #1
 8004204:	e7c6      	b.n	8004194 <quorem+0x8e>
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	3b04      	subs	r3, #4
 800420a:	2a00      	cmp	r2, #0
 800420c:	d1ef      	bne.n	80041ee <quorem+0xe8>
 800420e:	3c01      	subs	r4, #1
 8004210:	e7ea      	b.n	80041e8 <quorem+0xe2>
 8004212:	2000      	movs	r0, #0
 8004214:	e7ee      	b.n	80041f4 <quorem+0xee>
	...

08004218 <_dtoa_r>:
 8004218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800421c:	69c7      	ldr	r7, [r0, #28]
 800421e:	b099      	sub	sp, #100	@ 0x64
 8004220:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004224:	ec55 4b10 	vmov	r4, r5, d0
 8004228:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800422a:	9109      	str	r1, [sp, #36]	@ 0x24
 800422c:	4683      	mov	fp, r0
 800422e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004230:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004232:	b97f      	cbnz	r7, 8004254 <_dtoa_r+0x3c>
 8004234:	2010      	movs	r0, #16
 8004236:	f000 fdfd 	bl	8004e34 <malloc>
 800423a:	4602      	mov	r2, r0
 800423c:	f8cb 001c 	str.w	r0, [fp, #28]
 8004240:	b920      	cbnz	r0, 800424c <_dtoa_r+0x34>
 8004242:	4ba7      	ldr	r3, [pc, #668]	@ (80044e0 <_dtoa_r+0x2c8>)
 8004244:	21ef      	movs	r1, #239	@ 0xef
 8004246:	48a7      	ldr	r0, [pc, #668]	@ (80044e4 <_dtoa_r+0x2cc>)
 8004248:	f001 fc68 	bl	8005b1c <__assert_func>
 800424c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004250:	6007      	str	r7, [r0, #0]
 8004252:	60c7      	str	r7, [r0, #12]
 8004254:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004258:	6819      	ldr	r1, [r3, #0]
 800425a:	b159      	cbz	r1, 8004274 <_dtoa_r+0x5c>
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	604a      	str	r2, [r1, #4]
 8004260:	2301      	movs	r3, #1
 8004262:	4093      	lsls	r3, r2
 8004264:	608b      	str	r3, [r1, #8]
 8004266:	4658      	mov	r0, fp
 8004268:	f000 feda 	bl	8005020 <_Bfree>
 800426c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	1e2b      	subs	r3, r5, #0
 8004276:	bfb9      	ittee	lt
 8004278:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800427c:	9303      	strlt	r3, [sp, #12]
 800427e:	2300      	movge	r3, #0
 8004280:	6033      	strge	r3, [r6, #0]
 8004282:	9f03      	ldr	r7, [sp, #12]
 8004284:	4b98      	ldr	r3, [pc, #608]	@ (80044e8 <_dtoa_r+0x2d0>)
 8004286:	bfbc      	itt	lt
 8004288:	2201      	movlt	r2, #1
 800428a:	6032      	strlt	r2, [r6, #0]
 800428c:	43bb      	bics	r3, r7
 800428e:	d112      	bne.n	80042b6 <_dtoa_r+0x9e>
 8004290:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004292:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800429c:	4323      	orrs	r3, r4
 800429e:	f000 854d 	beq.w	8004d3c <_dtoa_r+0xb24>
 80042a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80042a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80044fc <_dtoa_r+0x2e4>
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 854f 	beq.w	8004d4c <_dtoa_r+0xb34>
 80042ae:	f10a 0303 	add.w	r3, sl, #3
 80042b2:	f000 bd49 	b.w	8004d48 <_dtoa_r+0xb30>
 80042b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80042ba:	2200      	movs	r2, #0
 80042bc:	ec51 0b17 	vmov	r0, r1, d7
 80042c0:	2300      	movs	r3, #0
 80042c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80042c6:	f7fc fc07 	bl	8000ad8 <__aeabi_dcmpeq>
 80042ca:	4680      	mov	r8, r0
 80042cc:	b158      	cbz	r0, 80042e6 <_dtoa_r+0xce>
 80042ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80042d0:	2301      	movs	r3, #1
 80042d2:	6013      	str	r3, [r2, #0]
 80042d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80042d6:	b113      	cbz	r3, 80042de <_dtoa_r+0xc6>
 80042d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80042da:	4b84      	ldr	r3, [pc, #528]	@ (80044ec <_dtoa_r+0x2d4>)
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004500 <_dtoa_r+0x2e8>
 80042e2:	f000 bd33 	b.w	8004d4c <_dtoa_r+0xb34>
 80042e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80042ea:	aa16      	add	r2, sp, #88	@ 0x58
 80042ec:	a917      	add	r1, sp, #92	@ 0x5c
 80042ee:	4658      	mov	r0, fp
 80042f0:	f001 f980 	bl	80055f4 <__d2b>
 80042f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80042f8:	4681      	mov	r9, r0
 80042fa:	2e00      	cmp	r6, #0
 80042fc:	d077      	beq.n	80043ee <_dtoa_r+0x1d6>
 80042fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004300:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800430c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004310:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004314:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004318:	4619      	mov	r1, r3
 800431a:	2200      	movs	r2, #0
 800431c:	4b74      	ldr	r3, [pc, #464]	@ (80044f0 <_dtoa_r+0x2d8>)
 800431e:	f7fb ffbb 	bl	8000298 <__aeabi_dsub>
 8004322:	a369      	add	r3, pc, #420	@ (adr r3, 80044c8 <_dtoa_r+0x2b0>)
 8004324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004328:	f7fc f96e 	bl	8000608 <__aeabi_dmul>
 800432c:	a368      	add	r3, pc, #416	@ (adr r3, 80044d0 <_dtoa_r+0x2b8>)
 800432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004332:	f7fb ffb3 	bl	800029c <__adddf3>
 8004336:	4604      	mov	r4, r0
 8004338:	4630      	mov	r0, r6
 800433a:	460d      	mov	r5, r1
 800433c:	f7fc f8fa 	bl	8000534 <__aeabi_i2d>
 8004340:	a365      	add	r3, pc, #404	@ (adr r3, 80044d8 <_dtoa_r+0x2c0>)
 8004342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004346:	f7fc f95f 	bl	8000608 <__aeabi_dmul>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	4620      	mov	r0, r4
 8004350:	4629      	mov	r1, r5
 8004352:	f7fb ffa3 	bl	800029c <__adddf3>
 8004356:	4604      	mov	r4, r0
 8004358:	460d      	mov	r5, r1
 800435a:	f7fc fc05 	bl	8000b68 <__aeabi_d2iz>
 800435e:	2200      	movs	r2, #0
 8004360:	4607      	mov	r7, r0
 8004362:	2300      	movs	r3, #0
 8004364:	4620      	mov	r0, r4
 8004366:	4629      	mov	r1, r5
 8004368:	f7fc fbc0 	bl	8000aec <__aeabi_dcmplt>
 800436c:	b140      	cbz	r0, 8004380 <_dtoa_r+0x168>
 800436e:	4638      	mov	r0, r7
 8004370:	f7fc f8e0 	bl	8000534 <__aeabi_i2d>
 8004374:	4622      	mov	r2, r4
 8004376:	462b      	mov	r3, r5
 8004378:	f7fc fbae 	bl	8000ad8 <__aeabi_dcmpeq>
 800437c:	b900      	cbnz	r0, 8004380 <_dtoa_r+0x168>
 800437e:	3f01      	subs	r7, #1
 8004380:	2f16      	cmp	r7, #22
 8004382:	d851      	bhi.n	8004428 <_dtoa_r+0x210>
 8004384:	4b5b      	ldr	r3, [pc, #364]	@ (80044f4 <_dtoa_r+0x2dc>)
 8004386:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800438a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004392:	f7fc fbab 	bl	8000aec <__aeabi_dcmplt>
 8004396:	2800      	cmp	r0, #0
 8004398:	d048      	beq.n	800442c <_dtoa_r+0x214>
 800439a:	3f01      	subs	r7, #1
 800439c:	2300      	movs	r3, #0
 800439e:	9312      	str	r3, [sp, #72]	@ 0x48
 80043a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80043a2:	1b9b      	subs	r3, r3, r6
 80043a4:	1e5a      	subs	r2, r3, #1
 80043a6:	bf44      	itt	mi
 80043a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80043ac:	2300      	movmi	r3, #0
 80043ae:	9208      	str	r2, [sp, #32]
 80043b0:	bf54      	ite	pl
 80043b2:	f04f 0800 	movpl.w	r8, #0
 80043b6:	9308      	strmi	r3, [sp, #32]
 80043b8:	2f00      	cmp	r7, #0
 80043ba:	db39      	blt.n	8004430 <_dtoa_r+0x218>
 80043bc:	9b08      	ldr	r3, [sp, #32]
 80043be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80043c0:	443b      	add	r3, r7
 80043c2:	9308      	str	r3, [sp, #32]
 80043c4:	2300      	movs	r3, #0
 80043c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80043c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ca:	2b09      	cmp	r3, #9
 80043cc:	d864      	bhi.n	8004498 <_dtoa_r+0x280>
 80043ce:	2b05      	cmp	r3, #5
 80043d0:	bfc4      	itt	gt
 80043d2:	3b04      	subgt	r3, #4
 80043d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80043d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043d8:	f1a3 0302 	sub.w	r3, r3, #2
 80043dc:	bfcc      	ite	gt
 80043de:	2400      	movgt	r4, #0
 80043e0:	2401      	movle	r4, #1
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	d863      	bhi.n	80044ae <_dtoa_r+0x296>
 80043e6:	e8df f003 	tbb	[pc, r3]
 80043ea:	372a      	.short	0x372a
 80043ec:	5535      	.short	0x5535
 80043ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80043f2:	441e      	add	r6, r3
 80043f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80043f8:	2b20      	cmp	r3, #32
 80043fa:	bfc1      	itttt	gt
 80043fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004400:	409f      	lslgt	r7, r3
 8004402:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004406:	fa24 f303 	lsrgt.w	r3, r4, r3
 800440a:	bfd6      	itet	le
 800440c:	f1c3 0320 	rsble	r3, r3, #32
 8004410:	ea47 0003 	orrgt.w	r0, r7, r3
 8004414:	fa04 f003 	lslle.w	r0, r4, r3
 8004418:	f7fc f87c 	bl	8000514 <__aeabi_ui2d>
 800441c:	2201      	movs	r2, #1
 800441e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004422:	3e01      	subs	r6, #1
 8004424:	9214      	str	r2, [sp, #80]	@ 0x50
 8004426:	e777      	b.n	8004318 <_dtoa_r+0x100>
 8004428:	2301      	movs	r3, #1
 800442a:	e7b8      	b.n	800439e <_dtoa_r+0x186>
 800442c:	9012      	str	r0, [sp, #72]	@ 0x48
 800442e:	e7b7      	b.n	80043a0 <_dtoa_r+0x188>
 8004430:	427b      	negs	r3, r7
 8004432:	930a      	str	r3, [sp, #40]	@ 0x28
 8004434:	2300      	movs	r3, #0
 8004436:	eba8 0807 	sub.w	r8, r8, r7
 800443a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800443c:	e7c4      	b.n	80043c8 <_dtoa_r+0x1b0>
 800443e:	2300      	movs	r3, #0
 8004440:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004444:	2b00      	cmp	r3, #0
 8004446:	dc35      	bgt.n	80044b4 <_dtoa_r+0x29c>
 8004448:	2301      	movs	r3, #1
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	9307      	str	r3, [sp, #28]
 800444e:	461a      	mov	r2, r3
 8004450:	920e      	str	r2, [sp, #56]	@ 0x38
 8004452:	e00b      	b.n	800446c <_dtoa_r+0x254>
 8004454:	2301      	movs	r3, #1
 8004456:	e7f3      	b.n	8004440 <_dtoa_r+0x228>
 8004458:	2300      	movs	r3, #0
 800445a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800445c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800445e:	18fb      	adds	r3, r7, r3
 8004460:	9300      	str	r3, [sp, #0]
 8004462:	3301      	adds	r3, #1
 8004464:	2b01      	cmp	r3, #1
 8004466:	9307      	str	r3, [sp, #28]
 8004468:	bfb8      	it	lt
 800446a:	2301      	movlt	r3, #1
 800446c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004470:	2100      	movs	r1, #0
 8004472:	2204      	movs	r2, #4
 8004474:	f102 0514 	add.w	r5, r2, #20
 8004478:	429d      	cmp	r5, r3
 800447a:	d91f      	bls.n	80044bc <_dtoa_r+0x2a4>
 800447c:	6041      	str	r1, [r0, #4]
 800447e:	4658      	mov	r0, fp
 8004480:	f000 fd8e 	bl	8004fa0 <_Balloc>
 8004484:	4682      	mov	sl, r0
 8004486:	2800      	cmp	r0, #0
 8004488:	d13c      	bne.n	8004504 <_dtoa_r+0x2ec>
 800448a:	4b1b      	ldr	r3, [pc, #108]	@ (80044f8 <_dtoa_r+0x2e0>)
 800448c:	4602      	mov	r2, r0
 800448e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004492:	e6d8      	b.n	8004246 <_dtoa_r+0x2e>
 8004494:	2301      	movs	r3, #1
 8004496:	e7e0      	b.n	800445a <_dtoa_r+0x242>
 8004498:	2401      	movs	r4, #1
 800449a:	2300      	movs	r3, #0
 800449c:	9309      	str	r3, [sp, #36]	@ 0x24
 800449e:	940b      	str	r4, [sp, #44]	@ 0x2c
 80044a0:	f04f 33ff 	mov.w	r3, #4294967295
 80044a4:	9300      	str	r3, [sp, #0]
 80044a6:	9307      	str	r3, [sp, #28]
 80044a8:	2200      	movs	r2, #0
 80044aa:	2312      	movs	r3, #18
 80044ac:	e7d0      	b.n	8004450 <_dtoa_r+0x238>
 80044ae:	2301      	movs	r3, #1
 80044b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044b2:	e7f5      	b.n	80044a0 <_dtoa_r+0x288>
 80044b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	9307      	str	r3, [sp, #28]
 80044ba:	e7d7      	b.n	800446c <_dtoa_r+0x254>
 80044bc:	3101      	adds	r1, #1
 80044be:	0052      	lsls	r2, r2, #1
 80044c0:	e7d8      	b.n	8004474 <_dtoa_r+0x25c>
 80044c2:	bf00      	nop
 80044c4:	f3af 8000 	nop.w
 80044c8:	636f4361 	.word	0x636f4361
 80044cc:	3fd287a7 	.word	0x3fd287a7
 80044d0:	8b60c8b3 	.word	0x8b60c8b3
 80044d4:	3fc68a28 	.word	0x3fc68a28
 80044d8:	509f79fb 	.word	0x509f79fb
 80044dc:	3fd34413 	.word	0x3fd34413
 80044e0:	080062bd 	.word	0x080062bd
 80044e4:	080062d4 	.word	0x080062d4
 80044e8:	7ff00000 	.word	0x7ff00000
 80044ec:	0800628d 	.word	0x0800628d
 80044f0:	3ff80000 	.word	0x3ff80000
 80044f4:	080063d0 	.word	0x080063d0
 80044f8:	0800632c 	.word	0x0800632c
 80044fc:	080062b9 	.word	0x080062b9
 8004500:	0800628c 	.word	0x0800628c
 8004504:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004508:	6018      	str	r0, [r3, #0]
 800450a:	9b07      	ldr	r3, [sp, #28]
 800450c:	2b0e      	cmp	r3, #14
 800450e:	f200 80a4 	bhi.w	800465a <_dtoa_r+0x442>
 8004512:	2c00      	cmp	r4, #0
 8004514:	f000 80a1 	beq.w	800465a <_dtoa_r+0x442>
 8004518:	2f00      	cmp	r7, #0
 800451a:	dd33      	ble.n	8004584 <_dtoa_r+0x36c>
 800451c:	4bad      	ldr	r3, [pc, #692]	@ (80047d4 <_dtoa_r+0x5bc>)
 800451e:	f007 020f 	and.w	r2, r7, #15
 8004522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004526:	ed93 7b00 	vldr	d7, [r3]
 800452a:	05f8      	lsls	r0, r7, #23
 800452c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004530:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004534:	d516      	bpl.n	8004564 <_dtoa_r+0x34c>
 8004536:	4ba8      	ldr	r3, [pc, #672]	@ (80047d8 <_dtoa_r+0x5c0>)
 8004538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800453c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004540:	f7fc f98c 	bl	800085c <__aeabi_ddiv>
 8004544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004548:	f004 040f 	and.w	r4, r4, #15
 800454c:	2603      	movs	r6, #3
 800454e:	4da2      	ldr	r5, [pc, #648]	@ (80047d8 <_dtoa_r+0x5c0>)
 8004550:	b954      	cbnz	r4, 8004568 <_dtoa_r+0x350>
 8004552:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800455a:	f7fc f97f 	bl	800085c <__aeabi_ddiv>
 800455e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004562:	e028      	b.n	80045b6 <_dtoa_r+0x39e>
 8004564:	2602      	movs	r6, #2
 8004566:	e7f2      	b.n	800454e <_dtoa_r+0x336>
 8004568:	07e1      	lsls	r1, r4, #31
 800456a:	d508      	bpl.n	800457e <_dtoa_r+0x366>
 800456c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004570:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004574:	f7fc f848 	bl	8000608 <__aeabi_dmul>
 8004578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800457c:	3601      	adds	r6, #1
 800457e:	1064      	asrs	r4, r4, #1
 8004580:	3508      	adds	r5, #8
 8004582:	e7e5      	b.n	8004550 <_dtoa_r+0x338>
 8004584:	f000 80d2 	beq.w	800472c <_dtoa_r+0x514>
 8004588:	427c      	negs	r4, r7
 800458a:	4b92      	ldr	r3, [pc, #584]	@ (80047d4 <_dtoa_r+0x5bc>)
 800458c:	4d92      	ldr	r5, [pc, #584]	@ (80047d8 <_dtoa_r+0x5c0>)
 800458e:	f004 020f 	and.w	r2, r4, #15
 8004592:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800459e:	f7fc f833 	bl	8000608 <__aeabi_dmul>
 80045a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045a6:	1124      	asrs	r4, r4, #4
 80045a8:	2300      	movs	r3, #0
 80045aa:	2602      	movs	r6, #2
 80045ac:	2c00      	cmp	r4, #0
 80045ae:	f040 80b2 	bne.w	8004716 <_dtoa_r+0x4fe>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1d3      	bne.n	800455e <_dtoa_r+0x346>
 80045b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80045b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80b7 	beq.w	8004730 <_dtoa_r+0x518>
 80045c2:	4b86      	ldr	r3, [pc, #536]	@ (80047dc <_dtoa_r+0x5c4>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	4620      	mov	r0, r4
 80045c8:	4629      	mov	r1, r5
 80045ca:	f7fc fa8f 	bl	8000aec <__aeabi_dcmplt>
 80045ce:	2800      	cmp	r0, #0
 80045d0:	f000 80ae 	beq.w	8004730 <_dtoa_r+0x518>
 80045d4:	9b07      	ldr	r3, [sp, #28]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 80aa 	beq.w	8004730 <_dtoa_r+0x518>
 80045dc:	9b00      	ldr	r3, [sp, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	dd37      	ble.n	8004652 <_dtoa_r+0x43a>
 80045e2:	1e7b      	subs	r3, r7, #1
 80045e4:	9304      	str	r3, [sp, #16]
 80045e6:	4620      	mov	r0, r4
 80045e8:	4b7d      	ldr	r3, [pc, #500]	@ (80047e0 <_dtoa_r+0x5c8>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	4629      	mov	r1, r5
 80045ee:	f7fc f80b 	bl	8000608 <__aeabi_dmul>
 80045f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045f6:	9c00      	ldr	r4, [sp, #0]
 80045f8:	3601      	adds	r6, #1
 80045fa:	4630      	mov	r0, r6
 80045fc:	f7fb ff9a 	bl	8000534 <__aeabi_i2d>
 8004600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004604:	f7fc f800 	bl	8000608 <__aeabi_dmul>
 8004608:	4b76      	ldr	r3, [pc, #472]	@ (80047e4 <_dtoa_r+0x5cc>)
 800460a:	2200      	movs	r2, #0
 800460c:	f7fb fe46 	bl	800029c <__adddf3>
 8004610:	4605      	mov	r5, r0
 8004612:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004616:	2c00      	cmp	r4, #0
 8004618:	f040 808d 	bne.w	8004736 <_dtoa_r+0x51e>
 800461c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004620:	4b71      	ldr	r3, [pc, #452]	@ (80047e8 <_dtoa_r+0x5d0>)
 8004622:	2200      	movs	r2, #0
 8004624:	f7fb fe38 	bl	8000298 <__aeabi_dsub>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004630:	462a      	mov	r2, r5
 8004632:	4633      	mov	r3, r6
 8004634:	f7fc fa78 	bl	8000b28 <__aeabi_dcmpgt>
 8004638:	2800      	cmp	r0, #0
 800463a:	f040 828b 	bne.w	8004b54 <_dtoa_r+0x93c>
 800463e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004642:	462a      	mov	r2, r5
 8004644:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004648:	f7fc fa50 	bl	8000aec <__aeabi_dcmplt>
 800464c:	2800      	cmp	r0, #0
 800464e:	f040 8128 	bne.w	80048a2 <_dtoa_r+0x68a>
 8004652:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004656:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800465a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800465c:	2b00      	cmp	r3, #0
 800465e:	f2c0 815a 	blt.w	8004916 <_dtoa_r+0x6fe>
 8004662:	2f0e      	cmp	r7, #14
 8004664:	f300 8157 	bgt.w	8004916 <_dtoa_r+0x6fe>
 8004668:	4b5a      	ldr	r3, [pc, #360]	@ (80047d4 <_dtoa_r+0x5bc>)
 800466a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800466e:	ed93 7b00 	vldr	d7, [r3]
 8004672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004674:	2b00      	cmp	r3, #0
 8004676:	ed8d 7b00 	vstr	d7, [sp]
 800467a:	da03      	bge.n	8004684 <_dtoa_r+0x46c>
 800467c:	9b07      	ldr	r3, [sp, #28]
 800467e:	2b00      	cmp	r3, #0
 8004680:	f340 8101 	ble.w	8004886 <_dtoa_r+0x66e>
 8004684:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004688:	4656      	mov	r6, sl
 800468a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800468e:	4620      	mov	r0, r4
 8004690:	4629      	mov	r1, r5
 8004692:	f7fc f8e3 	bl	800085c <__aeabi_ddiv>
 8004696:	f7fc fa67 	bl	8000b68 <__aeabi_d2iz>
 800469a:	4680      	mov	r8, r0
 800469c:	f7fb ff4a 	bl	8000534 <__aeabi_i2d>
 80046a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046a4:	f7fb ffb0 	bl	8000608 <__aeabi_dmul>
 80046a8:	4602      	mov	r2, r0
 80046aa:	460b      	mov	r3, r1
 80046ac:	4620      	mov	r0, r4
 80046ae:	4629      	mov	r1, r5
 80046b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80046b4:	f7fb fdf0 	bl	8000298 <__aeabi_dsub>
 80046b8:	f806 4b01 	strb.w	r4, [r6], #1
 80046bc:	9d07      	ldr	r5, [sp, #28]
 80046be:	eba6 040a 	sub.w	r4, r6, sl
 80046c2:	42a5      	cmp	r5, r4
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	f040 8117 	bne.w	80048fa <_dtoa_r+0x6e2>
 80046cc:	f7fb fde6 	bl	800029c <__adddf3>
 80046d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046d4:	4604      	mov	r4, r0
 80046d6:	460d      	mov	r5, r1
 80046d8:	f7fc fa26 	bl	8000b28 <__aeabi_dcmpgt>
 80046dc:	2800      	cmp	r0, #0
 80046de:	f040 80f9 	bne.w	80048d4 <_dtoa_r+0x6bc>
 80046e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046e6:	4620      	mov	r0, r4
 80046e8:	4629      	mov	r1, r5
 80046ea:	f7fc f9f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80046ee:	b118      	cbz	r0, 80046f8 <_dtoa_r+0x4e0>
 80046f0:	f018 0f01 	tst.w	r8, #1
 80046f4:	f040 80ee 	bne.w	80048d4 <_dtoa_r+0x6bc>
 80046f8:	4649      	mov	r1, r9
 80046fa:	4658      	mov	r0, fp
 80046fc:	f000 fc90 	bl	8005020 <_Bfree>
 8004700:	2300      	movs	r3, #0
 8004702:	7033      	strb	r3, [r6, #0]
 8004704:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004706:	3701      	adds	r7, #1
 8004708:	601f      	str	r7, [r3, #0]
 800470a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 831d 	beq.w	8004d4c <_dtoa_r+0xb34>
 8004712:	601e      	str	r6, [r3, #0]
 8004714:	e31a      	b.n	8004d4c <_dtoa_r+0xb34>
 8004716:	07e2      	lsls	r2, r4, #31
 8004718:	d505      	bpl.n	8004726 <_dtoa_r+0x50e>
 800471a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800471e:	f7fb ff73 	bl	8000608 <__aeabi_dmul>
 8004722:	3601      	adds	r6, #1
 8004724:	2301      	movs	r3, #1
 8004726:	1064      	asrs	r4, r4, #1
 8004728:	3508      	adds	r5, #8
 800472a:	e73f      	b.n	80045ac <_dtoa_r+0x394>
 800472c:	2602      	movs	r6, #2
 800472e:	e742      	b.n	80045b6 <_dtoa_r+0x39e>
 8004730:	9c07      	ldr	r4, [sp, #28]
 8004732:	9704      	str	r7, [sp, #16]
 8004734:	e761      	b.n	80045fa <_dtoa_r+0x3e2>
 8004736:	4b27      	ldr	r3, [pc, #156]	@ (80047d4 <_dtoa_r+0x5bc>)
 8004738:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800473a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800473e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004742:	4454      	add	r4, sl
 8004744:	2900      	cmp	r1, #0
 8004746:	d053      	beq.n	80047f0 <_dtoa_r+0x5d8>
 8004748:	4928      	ldr	r1, [pc, #160]	@ (80047ec <_dtoa_r+0x5d4>)
 800474a:	2000      	movs	r0, #0
 800474c:	f7fc f886 	bl	800085c <__aeabi_ddiv>
 8004750:	4633      	mov	r3, r6
 8004752:	462a      	mov	r2, r5
 8004754:	f7fb fda0 	bl	8000298 <__aeabi_dsub>
 8004758:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800475c:	4656      	mov	r6, sl
 800475e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004762:	f7fc fa01 	bl	8000b68 <__aeabi_d2iz>
 8004766:	4605      	mov	r5, r0
 8004768:	f7fb fee4 	bl	8000534 <__aeabi_i2d>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004774:	f7fb fd90 	bl	8000298 <__aeabi_dsub>
 8004778:	3530      	adds	r5, #48	@ 0x30
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004782:	f806 5b01 	strb.w	r5, [r6], #1
 8004786:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800478a:	f7fc f9af 	bl	8000aec <__aeabi_dcmplt>
 800478e:	2800      	cmp	r0, #0
 8004790:	d171      	bne.n	8004876 <_dtoa_r+0x65e>
 8004792:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004796:	4911      	ldr	r1, [pc, #68]	@ (80047dc <_dtoa_r+0x5c4>)
 8004798:	2000      	movs	r0, #0
 800479a:	f7fb fd7d 	bl	8000298 <__aeabi_dsub>
 800479e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80047a2:	f7fc f9a3 	bl	8000aec <__aeabi_dcmplt>
 80047a6:	2800      	cmp	r0, #0
 80047a8:	f040 8095 	bne.w	80048d6 <_dtoa_r+0x6be>
 80047ac:	42a6      	cmp	r6, r4
 80047ae:	f43f af50 	beq.w	8004652 <_dtoa_r+0x43a>
 80047b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80047b6:	4b0a      	ldr	r3, [pc, #40]	@ (80047e0 <_dtoa_r+0x5c8>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	f7fb ff25 	bl	8000608 <__aeabi_dmul>
 80047be:	4b08      	ldr	r3, [pc, #32]	@ (80047e0 <_dtoa_r+0x5c8>)
 80047c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80047c4:	2200      	movs	r2, #0
 80047c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047ca:	f7fb ff1d 	bl	8000608 <__aeabi_dmul>
 80047ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047d2:	e7c4      	b.n	800475e <_dtoa_r+0x546>
 80047d4:	080063d0 	.word	0x080063d0
 80047d8:	080063a8 	.word	0x080063a8
 80047dc:	3ff00000 	.word	0x3ff00000
 80047e0:	40240000 	.word	0x40240000
 80047e4:	401c0000 	.word	0x401c0000
 80047e8:	40140000 	.word	0x40140000
 80047ec:	3fe00000 	.word	0x3fe00000
 80047f0:	4631      	mov	r1, r6
 80047f2:	4628      	mov	r0, r5
 80047f4:	f7fb ff08 	bl	8000608 <__aeabi_dmul>
 80047f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80047fc:	9415      	str	r4, [sp, #84]	@ 0x54
 80047fe:	4656      	mov	r6, sl
 8004800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004804:	f7fc f9b0 	bl	8000b68 <__aeabi_d2iz>
 8004808:	4605      	mov	r5, r0
 800480a:	f7fb fe93 	bl	8000534 <__aeabi_i2d>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004816:	f7fb fd3f 	bl	8000298 <__aeabi_dsub>
 800481a:	3530      	adds	r5, #48	@ 0x30
 800481c:	f806 5b01 	strb.w	r5, [r6], #1
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	42a6      	cmp	r6, r4
 8004826:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	d124      	bne.n	800487a <_dtoa_r+0x662>
 8004830:	4bac      	ldr	r3, [pc, #688]	@ (8004ae4 <_dtoa_r+0x8cc>)
 8004832:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004836:	f7fb fd31 	bl	800029c <__adddf3>
 800483a:	4602      	mov	r2, r0
 800483c:	460b      	mov	r3, r1
 800483e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004842:	f7fc f971 	bl	8000b28 <__aeabi_dcmpgt>
 8004846:	2800      	cmp	r0, #0
 8004848:	d145      	bne.n	80048d6 <_dtoa_r+0x6be>
 800484a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800484e:	49a5      	ldr	r1, [pc, #660]	@ (8004ae4 <_dtoa_r+0x8cc>)
 8004850:	2000      	movs	r0, #0
 8004852:	f7fb fd21 	bl	8000298 <__aeabi_dsub>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800485e:	f7fc f945 	bl	8000aec <__aeabi_dcmplt>
 8004862:	2800      	cmp	r0, #0
 8004864:	f43f aef5 	beq.w	8004652 <_dtoa_r+0x43a>
 8004868:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800486a:	1e73      	subs	r3, r6, #1
 800486c:	9315      	str	r3, [sp, #84]	@ 0x54
 800486e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004872:	2b30      	cmp	r3, #48	@ 0x30
 8004874:	d0f8      	beq.n	8004868 <_dtoa_r+0x650>
 8004876:	9f04      	ldr	r7, [sp, #16]
 8004878:	e73e      	b.n	80046f8 <_dtoa_r+0x4e0>
 800487a:	4b9b      	ldr	r3, [pc, #620]	@ (8004ae8 <_dtoa_r+0x8d0>)
 800487c:	f7fb fec4 	bl	8000608 <__aeabi_dmul>
 8004880:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004884:	e7bc      	b.n	8004800 <_dtoa_r+0x5e8>
 8004886:	d10c      	bne.n	80048a2 <_dtoa_r+0x68a>
 8004888:	4b98      	ldr	r3, [pc, #608]	@ (8004aec <_dtoa_r+0x8d4>)
 800488a:	2200      	movs	r2, #0
 800488c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004890:	f7fb feba 	bl	8000608 <__aeabi_dmul>
 8004894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004898:	f7fc f93c 	bl	8000b14 <__aeabi_dcmpge>
 800489c:	2800      	cmp	r0, #0
 800489e:	f000 8157 	beq.w	8004b50 <_dtoa_r+0x938>
 80048a2:	2400      	movs	r4, #0
 80048a4:	4625      	mov	r5, r4
 80048a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048a8:	43db      	mvns	r3, r3
 80048aa:	9304      	str	r3, [sp, #16]
 80048ac:	4656      	mov	r6, sl
 80048ae:	2700      	movs	r7, #0
 80048b0:	4621      	mov	r1, r4
 80048b2:	4658      	mov	r0, fp
 80048b4:	f000 fbb4 	bl	8005020 <_Bfree>
 80048b8:	2d00      	cmp	r5, #0
 80048ba:	d0dc      	beq.n	8004876 <_dtoa_r+0x65e>
 80048bc:	b12f      	cbz	r7, 80048ca <_dtoa_r+0x6b2>
 80048be:	42af      	cmp	r7, r5
 80048c0:	d003      	beq.n	80048ca <_dtoa_r+0x6b2>
 80048c2:	4639      	mov	r1, r7
 80048c4:	4658      	mov	r0, fp
 80048c6:	f000 fbab 	bl	8005020 <_Bfree>
 80048ca:	4629      	mov	r1, r5
 80048cc:	4658      	mov	r0, fp
 80048ce:	f000 fba7 	bl	8005020 <_Bfree>
 80048d2:	e7d0      	b.n	8004876 <_dtoa_r+0x65e>
 80048d4:	9704      	str	r7, [sp, #16]
 80048d6:	4633      	mov	r3, r6
 80048d8:	461e      	mov	r6, r3
 80048da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80048de:	2a39      	cmp	r2, #57	@ 0x39
 80048e0:	d107      	bne.n	80048f2 <_dtoa_r+0x6da>
 80048e2:	459a      	cmp	sl, r3
 80048e4:	d1f8      	bne.n	80048d8 <_dtoa_r+0x6c0>
 80048e6:	9a04      	ldr	r2, [sp, #16]
 80048e8:	3201      	adds	r2, #1
 80048ea:	9204      	str	r2, [sp, #16]
 80048ec:	2230      	movs	r2, #48	@ 0x30
 80048ee:	f88a 2000 	strb.w	r2, [sl]
 80048f2:	781a      	ldrb	r2, [r3, #0]
 80048f4:	3201      	adds	r2, #1
 80048f6:	701a      	strb	r2, [r3, #0]
 80048f8:	e7bd      	b.n	8004876 <_dtoa_r+0x65e>
 80048fa:	4b7b      	ldr	r3, [pc, #492]	@ (8004ae8 <_dtoa_r+0x8d0>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	f7fb fe83 	bl	8000608 <__aeabi_dmul>
 8004902:	2200      	movs	r2, #0
 8004904:	2300      	movs	r3, #0
 8004906:	4604      	mov	r4, r0
 8004908:	460d      	mov	r5, r1
 800490a:	f7fc f8e5 	bl	8000ad8 <__aeabi_dcmpeq>
 800490e:	2800      	cmp	r0, #0
 8004910:	f43f aebb 	beq.w	800468a <_dtoa_r+0x472>
 8004914:	e6f0      	b.n	80046f8 <_dtoa_r+0x4e0>
 8004916:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004918:	2a00      	cmp	r2, #0
 800491a:	f000 80db 	beq.w	8004ad4 <_dtoa_r+0x8bc>
 800491e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004920:	2a01      	cmp	r2, #1
 8004922:	f300 80bf 	bgt.w	8004aa4 <_dtoa_r+0x88c>
 8004926:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004928:	2a00      	cmp	r2, #0
 800492a:	f000 80b7 	beq.w	8004a9c <_dtoa_r+0x884>
 800492e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004932:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004934:	4646      	mov	r6, r8
 8004936:	9a08      	ldr	r2, [sp, #32]
 8004938:	2101      	movs	r1, #1
 800493a:	441a      	add	r2, r3
 800493c:	4658      	mov	r0, fp
 800493e:	4498      	add	r8, r3
 8004940:	9208      	str	r2, [sp, #32]
 8004942:	f000 fc21 	bl	8005188 <__i2b>
 8004946:	4605      	mov	r5, r0
 8004948:	b15e      	cbz	r6, 8004962 <_dtoa_r+0x74a>
 800494a:	9b08      	ldr	r3, [sp, #32]
 800494c:	2b00      	cmp	r3, #0
 800494e:	dd08      	ble.n	8004962 <_dtoa_r+0x74a>
 8004950:	42b3      	cmp	r3, r6
 8004952:	9a08      	ldr	r2, [sp, #32]
 8004954:	bfa8      	it	ge
 8004956:	4633      	movge	r3, r6
 8004958:	eba8 0803 	sub.w	r8, r8, r3
 800495c:	1af6      	subs	r6, r6, r3
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	9308      	str	r3, [sp, #32]
 8004962:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004964:	b1f3      	cbz	r3, 80049a4 <_dtoa_r+0x78c>
 8004966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 80b7 	beq.w	8004adc <_dtoa_r+0x8c4>
 800496e:	b18c      	cbz	r4, 8004994 <_dtoa_r+0x77c>
 8004970:	4629      	mov	r1, r5
 8004972:	4622      	mov	r2, r4
 8004974:	4658      	mov	r0, fp
 8004976:	f000 fcc7 	bl	8005308 <__pow5mult>
 800497a:	464a      	mov	r2, r9
 800497c:	4601      	mov	r1, r0
 800497e:	4605      	mov	r5, r0
 8004980:	4658      	mov	r0, fp
 8004982:	f000 fc17 	bl	80051b4 <__multiply>
 8004986:	4649      	mov	r1, r9
 8004988:	9004      	str	r0, [sp, #16]
 800498a:	4658      	mov	r0, fp
 800498c:	f000 fb48 	bl	8005020 <_Bfree>
 8004990:	9b04      	ldr	r3, [sp, #16]
 8004992:	4699      	mov	r9, r3
 8004994:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004996:	1b1a      	subs	r2, r3, r4
 8004998:	d004      	beq.n	80049a4 <_dtoa_r+0x78c>
 800499a:	4649      	mov	r1, r9
 800499c:	4658      	mov	r0, fp
 800499e:	f000 fcb3 	bl	8005308 <__pow5mult>
 80049a2:	4681      	mov	r9, r0
 80049a4:	2101      	movs	r1, #1
 80049a6:	4658      	mov	r0, fp
 80049a8:	f000 fbee 	bl	8005188 <__i2b>
 80049ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049ae:	4604      	mov	r4, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 81cf 	beq.w	8004d54 <_dtoa_r+0xb3c>
 80049b6:	461a      	mov	r2, r3
 80049b8:	4601      	mov	r1, r0
 80049ba:	4658      	mov	r0, fp
 80049bc:	f000 fca4 	bl	8005308 <__pow5mult>
 80049c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	4604      	mov	r4, r0
 80049c6:	f300 8095 	bgt.w	8004af4 <_dtoa_r+0x8dc>
 80049ca:	9b02      	ldr	r3, [sp, #8]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f040 8087 	bne.w	8004ae0 <_dtoa_r+0x8c8>
 80049d2:	9b03      	ldr	r3, [sp, #12]
 80049d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049d8:	2b00      	cmp	r3, #0
 80049da:	f040 8089 	bne.w	8004af0 <_dtoa_r+0x8d8>
 80049de:	9b03      	ldr	r3, [sp, #12]
 80049e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049e4:	0d1b      	lsrs	r3, r3, #20
 80049e6:	051b      	lsls	r3, r3, #20
 80049e8:	b12b      	cbz	r3, 80049f6 <_dtoa_r+0x7de>
 80049ea:	9b08      	ldr	r3, [sp, #32]
 80049ec:	3301      	adds	r3, #1
 80049ee:	9308      	str	r3, [sp, #32]
 80049f0:	f108 0801 	add.w	r8, r8, #1
 80049f4:	2301      	movs	r3, #1
 80049f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80049f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f000 81b0 	beq.w	8004d60 <_dtoa_r+0xb48>
 8004a00:	6923      	ldr	r3, [r4, #16]
 8004a02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004a06:	6918      	ldr	r0, [r3, #16]
 8004a08:	f000 fb72 	bl	80050f0 <__hi0bits>
 8004a0c:	f1c0 0020 	rsb	r0, r0, #32
 8004a10:	9b08      	ldr	r3, [sp, #32]
 8004a12:	4418      	add	r0, r3
 8004a14:	f010 001f 	ands.w	r0, r0, #31
 8004a18:	d077      	beq.n	8004b0a <_dtoa_r+0x8f2>
 8004a1a:	f1c0 0320 	rsb	r3, r0, #32
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	dd6b      	ble.n	8004afa <_dtoa_r+0x8e2>
 8004a22:	9b08      	ldr	r3, [sp, #32]
 8004a24:	f1c0 001c 	rsb	r0, r0, #28
 8004a28:	4403      	add	r3, r0
 8004a2a:	4480      	add	r8, r0
 8004a2c:	4406      	add	r6, r0
 8004a2e:	9308      	str	r3, [sp, #32]
 8004a30:	f1b8 0f00 	cmp.w	r8, #0
 8004a34:	dd05      	ble.n	8004a42 <_dtoa_r+0x82a>
 8004a36:	4649      	mov	r1, r9
 8004a38:	4642      	mov	r2, r8
 8004a3a:	4658      	mov	r0, fp
 8004a3c:	f000 fcbe 	bl	80053bc <__lshift>
 8004a40:	4681      	mov	r9, r0
 8004a42:	9b08      	ldr	r3, [sp, #32]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	dd05      	ble.n	8004a54 <_dtoa_r+0x83c>
 8004a48:	4621      	mov	r1, r4
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	4658      	mov	r0, fp
 8004a4e:	f000 fcb5 	bl	80053bc <__lshift>
 8004a52:	4604      	mov	r4, r0
 8004a54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d059      	beq.n	8004b0e <_dtoa_r+0x8f6>
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	4648      	mov	r0, r9
 8004a5e:	f000 fd19 	bl	8005494 <__mcmp>
 8004a62:	2800      	cmp	r0, #0
 8004a64:	da53      	bge.n	8004b0e <_dtoa_r+0x8f6>
 8004a66:	1e7b      	subs	r3, r7, #1
 8004a68:	9304      	str	r3, [sp, #16]
 8004a6a:	4649      	mov	r1, r9
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	220a      	movs	r2, #10
 8004a70:	4658      	mov	r0, fp
 8004a72:	f000 faf7 	bl	8005064 <__multadd>
 8004a76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a78:	4681      	mov	r9, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 8172 	beq.w	8004d64 <_dtoa_r+0xb4c>
 8004a80:	2300      	movs	r3, #0
 8004a82:	4629      	mov	r1, r5
 8004a84:	220a      	movs	r2, #10
 8004a86:	4658      	mov	r0, fp
 8004a88:	f000 faec 	bl	8005064 <__multadd>
 8004a8c:	9b00      	ldr	r3, [sp, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	4605      	mov	r5, r0
 8004a92:	dc67      	bgt.n	8004b64 <_dtoa_r+0x94c>
 8004a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	dc41      	bgt.n	8004b1e <_dtoa_r+0x906>
 8004a9a:	e063      	b.n	8004b64 <_dtoa_r+0x94c>
 8004a9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004a9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004aa2:	e746      	b.n	8004932 <_dtoa_r+0x71a>
 8004aa4:	9b07      	ldr	r3, [sp, #28]
 8004aa6:	1e5c      	subs	r4, r3, #1
 8004aa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004aaa:	42a3      	cmp	r3, r4
 8004aac:	bfbf      	itttt	lt
 8004aae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004ab0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004ab2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004ab4:	1ae3      	sublt	r3, r4, r3
 8004ab6:	bfb4      	ite	lt
 8004ab8:	18d2      	addlt	r2, r2, r3
 8004aba:	1b1c      	subge	r4, r3, r4
 8004abc:	9b07      	ldr	r3, [sp, #28]
 8004abe:	bfbc      	itt	lt
 8004ac0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004ac2:	2400      	movlt	r4, #0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bfb5      	itete	lt
 8004ac8:	eba8 0603 	sublt.w	r6, r8, r3
 8004acc:	9b07      	ldrge	r3, [sp, #28]
 8004ace:	2300      	movlt	r3, #0
 8004ad0:	4646      	movge	r6, r8
 8004ad2:	e730      	b.n	8004936 <_dtoa_r+0x71e>
 8004ad4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004ad6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004ad8:	4646      	mov	r6, r8
 8004ada:	e735      	b.n	8004948 <_dtoa_r+0x730>
 8004adc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ade:	e75c      	b.n	800499a <_dtoa_r+0x782>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	e788      	b.n	80049f6 <_dtoa_r+0x7de>
 8004ae4:	3fe00000 	.word	0x3fe00000
 8004ae8:	40240000 	.word	0x40240000
 8004aec:	40140000 	.word	0x40140000
 8004af0:	9b02      	ldr	r3, [sp, #8]
 8004af2:	e780      	b.n	80049f6 <_dtoa_r+0x7de>
 8004af4:	2300      	movs	r3, #0
 8004af6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004af8:	e782      	b.n	8004a00 <_dtoa_r+0x7e8>
 8004afa:	d099      	beq.n	8004a30 <_dtoa_r+0x818>
 8004afc:	9a08      	ldr	r2, [sp, #32]
 8004afe:	331c      	adds	r3, #28
 8004b00:	441a      	add	r2, r3
 8004b02:	4498      	add	r8, r3
 8004b04:	441e      	add	r6, r3
 8004b06:	9208      	str	r2, [sp, #32]
 8004b08:	e792      	b.n	8004a30 <_dtoa_r+0x818>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	e7f6      	b.n	8004afc <_dtoa_r+0x8e4>
 8004b0e:	9b07      	ldr	r3, [sp, #28]
 8004b10:	9704      	str	r7, [sp, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	dc20      	bgt.n	8004b58 <_dtoa_r+0x940>
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	dd1e      	ble.n	8004b5c <_dtoa_r+0x944>
 8004b1e:	9b00      	ldr	r3, [sp, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	f47f aec0 	bne.w	80048a6 <_dtoa_r+0x68e>
 8004b26:	4621      	mov	r1, r4
 8004b28:	2205      	movs	r2, #5
 8004b2a:	4658      	mov	r0, fp
 8004b2c:	f000 fa9a 	bl	8005064 <__multadd>
 8004b30:	4601      	mov	r1, r0
 8004b32:	4604      	mov	r4, r0
 8004b34:	4648      	mov	r0, r9
 8004b36:	f000 fcad 	bl	8005494 <__mcmp>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	f77f aeb3 	ble.w	80048a6 <_dtoa_r+0x68e>
 8004b40:	4656      	mov	r6, sl
 8004b42:	2331      	movs	r3, #49	@ 0x31
 8004b44:	f806 3b01 	strb.w	r3, [r6], #1
 8004b48:	9b04      	ldr	r3, [sp, #16]
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	9304      	str	r3, [sp, #16]
 8004b4e:	e6ae      	b.n	80048ae <_dtoa_r+0x696>
 8004b50:	9c07      	ldr	r4, [sp, #28]
 8004b52:	9704      	str	r7, [sp, #16]
 8004b54:	4625      	mov	r5, r4
 8004b56:	e7f3      	b.n	8004b40 <_dtoa_r+0x928>
 8004b58:	9b07      	ldr	r3, [sp, #28]
 8004b5a:	9300      	str	r3, [sp, #0]
 8004b5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f000 8104 	beq.w	8004d6c <_dtoa_r+0xb54>
 8004b64:	2e00      	cmp	r6, #0
 8004b66:	dd05      	ble.n	8004b74 <_dtoa_r+0x95c>
 8004b68:	4629      	mov	r1, r5
 8004b6a:	4632      	mov	r2, r6
 8004b6c:	4658      	mov	r0, fp
 8004b6e:	f000 fc25 	bl	80053bc <__lshift>
 8004b72:	4605      	mov	r5, r0
 8004b74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d05a      	beq.n	8004c30 <_dtoa_r+0xa18>
 8004b7a:	6869      	ldr	r1, [r5, #4]
 8004b7c:	4658      	mov	r0, fp
 8004b7e:	f000 fa0f 	bl	8004fa0 <_Balloc>
 8004b82:	4606      	mov	r6, r0
 8004b84:	b928      	cbnz	r0, 8004b92 <_dtoa_r+0x97a>
 8004b86:	4b84      	ldr	r3, [pc, #528]	@ (8004d98 <_dtoa_r+0xb80>)
 8004b88:	4602      	mov	r2, r0
 8004b8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004b8e:	f7ff bb5a 	b.w	8004246 <_dtoa_r+0x2e>
 8004b92:	692a      	ldr	r2, [r5, #16]
 8004b94:	3202      	adds	r2, #2
 8004b96:	0092      	lsls	r2, r2, #2
 8004b98:	f105 010c 	add.w	r1, r5, #12
 8004b9c:	300c      	adds	r0, #12
 8004b9e:	f000 ffaf 	bl	8005b00 <memcpy>
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	4631      	mov	r1, r6
 8004ba6:	4658      	mov	r0, fp
 8004ba8:	f000 fc08 	bl	80053bc <__lshift>
 8004bac:	f10a 0301 	add.w	r3, sl, #1
 8004bb0:	9307      	str	r3, [sp, #28]
 8004bb2:	9b00      	ldr	r3, [sp, #0]
 8004bb4:	4453      	add	r3, sl
 8004bb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bb8:	9b02      	ldr	r3, [sp, #8]
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	462f      	mov	r7, r5
 8004bc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bc2:	4605      	mov	r5, r0
 8004bc4:	9b07      	ldr	r3, [sp, #28]
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	4648      	mov	r0, r9
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	f7ff fa9a 	bl	8004106 <quorem>
 8004bd2:	4639      	mov	r1, r7
 8004bd4:	9002      	str	r0, [sp, #8]
 8004bd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004bda:	4648      	mov	r0, r9
 8004bdc:	f000 fc5a 	bl	8005494 <__mcmp>
 8004be0:	462a      	mov	r2, r5
 8004be2:	9008      	str	r0, [sp, #32]
 8004be4:	4621      	mov	r1, r4
 8004be6:	4658      	mov	r0, fp
 8004be8:	f000 fc70 	bl	80054cc <__mdiff>
 8004bec:	68c2      	ldr	r2, [r0, #12]
 8004bee:	4606      	mov	r6, r0
 8004bf0:	bb02      	cbnz	r2, 8004c34 <_dtoa_r+0xa1c>
 8004bf2:	4601      	mov	r1, r0
 8004bf4:	4648      	mov	r0, r9
 8004bf6:	f000 fc4d 	bl	8005494 <__mcmp>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	4631      	mov	r1, r6
 8004bfe:	4658      	mov	r0, fp
 8004c00:	920e      	str	r2, [sp, #56]	@ 0x38
 8004c02:	f000 fa0d 	bl	8005020 <_Bfree>
 8004c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004c0a:	9e07      	ldr	r6, [sp, #28]
 8004c0c:	ea43 0102 	orr.w	r1, r3, r2
 8004c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c12:	4319      	orrs	r1, r3
 8004c14:	d110      	bne.n	8004c38 <_dtoa_r+0xa20>
 8004c16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004c1a:	d029      	beq.n	8004c70 <_dtoa_r+0xa58>
 8004c1c:	9b08      	ldr	r3, [sp, #32]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	dd02      	ble.n	8004c28 <_dtoa_r+0xa10>
 8004c22:	9b02      	ldr	r3, [sp, #8]
 8004c24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004c28:	9b00      	ldr	r3, [sp, #0]
 8004c2a:	f883 8000 	strb.w	r8, [r3]
 8004c2e:	e63f      	b.n	80048b0 <_dtoa_r+0x698>
 8004c30:	4628      	mov	r0, r5
 8004c32:	e7bb      	b.n	8004bac <_dtoa_r+0x994>
 8004c34:	2201      	movs	r2, #1
 8004c36:	e7e1      	b.n	8004bfc <_dtoa_r+0x9e4>
 8004c38:	9b08      	ldr	r3, [sp, #32]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	db04      	blt.n	8004c48 <_dtoa_r+0xa30>
 8004c3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004c40:	430b      	orrs	r3, r1
 8004c42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004c44:	430b      	orrs	r3, r1
 8004c46:	d120      	bne.n	8004c8a <_dtoa_r+0xa72>
 8004c48:	2a00      	cmp	r2, #0
 8004c4a:	dded      	ble.n	8004c28 <_dtoa_r+0xa10>
 8004c4c:	4649      	mov	r1, r9
 8004c4e:	2201      	movs	r2, #1
 8004c50:	4658      	mov	r0, fp
 8004c52:	f000 fbb3 	bl	80053bc <__lshift>
 8004c56:	4621      	mov	r1, r4
 8004c58:	4681      	mov	r9, r0
 8004c5a:	f000 fc1b 	bl	8005494 <__mcmp>
 8004c5e:	2800      	cmp	r0, #0
 8004c60:	dc03      	bgt.n	8004c6a <_dtoa_r+0xa52>
 8004c62:	d1e1      	bne.n	8004c28 <_dtoa_r+0xa10>
 8004c64:	f018 0f01 	tst.w	r8, #1
 8004c68:	d0de      	beq.n	8004c28 <_dtoa_r+0xa10>
 8004c6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004c6e:	d1d8      	bne.n	8004c22 <_dtoa_r+0xa0a>
 8004c70:	9a00      	ldr	r2, [sp, #0]
 8004c72:	2339      	movs	r3, #57	@ 0x39
 8004c74:	7013      	strb	r3, [r2, #0]
 8004c76:	4633      	mov	r3, r6
 8004c78:	461e      	mov	r6, r3
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004c80:	2a39      	cmp	r2, #57	@ 0x39
 8004c82:	d052      	beq.n	8004d2a <_dtoa_r+0xb12>
 8004c84:	3201      	adds	r2, #1
 8004c86:	701a      	strb	r2, [r3, #0]
 8004c88:	e612      	b.n	80048b0 <_dtoa_r+0x698>
 8004c8a:	2a00      	cmp	r2, #0
 8004c8c:	dd07      	ble.n	8004c9e <_dtoa_r+0xa86>
 8004c8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004c92:	d0ed      	beq.n	8004c70 <_dtoa_r+0xa58>
 8004c94:	9a00      	ldr	r2, [sp, #0]
 8004c96:	f108 0301 	add.w	r3, r8, #1
 8004c9a:	7013      	strb	r3, [r2, #0]
 8004c9c:	e608      	b.n	80048b0 <_dtoa_r+0x698>
 8004c9e:	9b07      	ldr	r3, [sp, #28]
 8004ca0:	9a07      	ldr	r2, [sp, #28]
 8004ca2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d028      	beq.n	8004cfe <_dtoa_r+0xae6>
 8004cac:	4649      	mov	r1, r9
 8004cae:	2300      	movs	r3, #0
 8004cb0:	220a      	movs	r2, #10
 8004cb2:	4658      	mov	r0, fp
 8004cb4:	f000 f9d6 	bl	8005064 <__multadd>
 8004cb8:	42af      	cmp	r7, r5
 8004cba:	4681      	mov	r9, r0
 8004cbc:	f04f 0300 	mov.w	r3, #0
 8004cc0:	f04f 020a 	mov.w	r2, #10
 8004cc4:	4639      	mov	r1, r7
 8004cc6:	4658      	mov	r0, fp
 8004cc8:	d107      	bne.n	8004cda <_dtoa_r+0xac2>
 8004cca:	f000 f9cb 	bl	8005064 <__multadd>
 8004cce:	4607      	mov	r7, r0
 8004cd0:	4605      	mov	r5, r0
 8004cd2:	9b07      	ldr	r3, [sp, #28]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	9307      	str	r3, [sp, #28]
 8004cd8:	e774      	b.n	8004bc4 <_dtoa_r+0x9ac>
 8004cda:	f000 f9c3 	bl	8005064 <__multadd>
 8004cde:	4629      	mov	r1, r5
 8004ce0:	4607      	mov	r7, r0
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	220a      	movs	r2, #10
 8004ce6:	4658      	mov	r0, fp
 8004ce8:	f000 f9bc 	bl	8005064 <__multadd>
 8004cec:	4605      	mov	r5, r0
 8004cee:	e7f0      	b.n	8004cd2 <_dtoa_r+0xaba>
 8004cf0:	9b00      	ldr	r3, [sp, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	bfcc      	ite	gt
 8004cf6:	461e      	movgt	r6, r3
 8004cf8:	2601      	movle	r6, #1
 8004cfa:	4456      	add	r6, sl
 8004cfc:	2700      	movs	r7, #0
 8004cfe:	4649      	mov	r1, r9
 8004d00:	2201      	movs	r2, #1
 8004d02:	4658      	mov	r0, fp
 8004d04:	f000 fb5a 	bl	80053bc <__lshift>
 8004d08:	4621      	mov	r1, r4
 8004d0a:	4681      	mov	r9, r0
 8004d0c:	f000 fbc2 	bl	8005494 <__mcmp>
 8004d10:	2800      	cmp	r0, #0
 8004d12:	dcb0      	bgt.n	8004c76 <_dtoa_r+0xa5e>
 8004d14:	d102      	bne.n	8004d1c <_dtoa_r+0xb04>
 8004d16:	f018 0f01 	tst.w	r8, #1
 8004d1a:	d1ac      	bne.n	8004c76 <_dtoa_r+0xa5e>
 8004d1c:	4633      	mov	r3, r6
 8004d1e:	461e      	mov	r6, r3
 8004d20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d24:	2a30      	cmp	r2, #48	@ 0x30
 8004d26:	d0fa      	beq.n	8004d1e <_dtoa_r+0xb06>
 8004d28:	e5c2      	b.n	80048b0 <_dtoa_r+0x698>
 8004d2a:	459a      	cmp	sl, r3
 8004d2c:	d1a4      	bne.n	8004c78 <_dtoa_r+0xa60>
 8004d2e:	9b04      	ldr	r3, [sp, #16]
 8004d30:	3301      	adds	r3, #1
 8004d32:	9304      	str	r3, [sp, #16]
 8004d34:	2331      	movs	r3, #49	@ 0x31
 8004d36:	f88a 3000 	strb.w	r3, [sl]
 8004d3a:	e5b9      	b.n	80048b0 <_dtoa_r+0x698>
 8004d3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004d3e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004d9c <_dtoa_r+0xb84>
 8004d42:	b11b      	cbz	r3, 8004d4c <_dtoa_r+0xb34>
 8004d44:	f10a 0308 	add.w	r3, sl, #8
 8004d48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	4650      	mov	r0, sl
 8004d4e:	b019      	add	sp, #100	@ 0x64
 8004d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	f77f ae37 	ble.w	80049ca <_dtoa_r+0x7b2>
 8004d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d60:	2001      	movs	r0, #1
 8004d62:	e655      	b.n	8004a10 <_dtoa_r+0x7f8>
 8004d64:	9b00      	ldr	r3, [sp, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f77f aed6 	ble.w	8004b18 <_dtoa_r+0x900>
 8004d6c:	4656      	mov	r6, sl
 8004d6e:	4621      	mov	r1, r4
 8004d70:	4648      	mov	r0, r9
 8004d72:	f7ff f9c8 	bl	8004106 <quorem>
 8004d76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004d7a:	f806 8b01 	strb.w	r8, [r6], #1
 8004d7e:	9b00      	ldr	r3, [sp, #0]
 8004d80:	eba6 020a 	sub.w	r2, r6, sl
 8004d84:	4293      	cmp	r3, r2
 8004d86:	ddb3      	ble.n	8004cf0 <_dtoa_r+0xad8>
 8004d88:	4649      	mov	r1, r9
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	220a      	movs	r2, #10
 8004d8e:	4658      	mov	r0, fp
 8004d90:	f000 f968 	bl	8005064 <__multadd>
 8004d94:	4681      	mov	r9, r0
 8004d96:	e7ea      	b.n	8004d6e <_dtoa_r+0xb56>
 8004d98:	0800632c 	.word	0x0800632c
 8004d9c:	080062b0 	.word	0x080062b0

08004da0 <_free_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	4605      	mov	r5, r0
 8004da4:	2900      	cmp	r1, #0
 8004da6:	d041      	beq.n	8004e2c <_free_r+0x8c>
 8004da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dac:	1f0c      	subs	r4, r1, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	bfb8      	it	lt
 8004db2:	18e4      	addlt	r4, r4, r3
 8004db4:	f000 f8e8 	bl	8004f88 <__malloc_lock>
 8004db8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e30 <_free_r+0x90>)
 8004dba:	6813      	ldr	r3, [r2, #0]
 8004dbc:	b933      	cbnz	r3, 8004dcc <_free_r+0x2c>
 8004dbe:	6063      	str	r3, [r4, #4]
 8004dc0:	6014      	str	r4, [r2, #0]
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dc8:	f000 b8e4 	b.w	8004f94 <__malloc_unlock>
 8004dcc:	42a3      	cmp	r3, r4
 8004dce:	d908      	bls.n	8004de2 <_free_r+0x42>
 8004dd0:	6820      	ldr	r0, [r4, #0]
 8004dd2:	1821      	adds	r1, r4, r0
 8004dd4:	428b      	cmp	r3, r1
 8004dd6:	bf01      	itttt	eq
 8004dd8:	6819      	ldreq	r1, [r3, #0]
 8004dda:	685b      	ldreq	r3, [r3, #4]
 8004ddc:	1809      	addeq	r1, r1, r0
 8004dde:	6021      	streq	r1, [r4, #0]
 8004de0:	e7ed      	b.n	8004dbe <_free_r+0x1e>
 8004de2:	461a      	mov	r2, r3
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	b10b      	cbz	r3, 8004dec <_free_r+0x4c>
 8004de8:	42a3      	cmp	r3, r4
 8004dea:	d9fa      	bls.n	8004de2 <_free_r+0x42>
 8004dec:	6811      	ldr	r1, [r2, #0]
 8004dee:	1850      	adds	r0, r2, r1
 8004df0:	42a0      	cmp	r0, r4
 8004df2:	d10b      	bne.n	8004e0c <_free_r+0x6c>
 8004df4:	6820      	ldr	r0, [r4, #0]
 8004df6:	4401      	add	r1, r0
 8004df8:	1850      	adds	r0, r2, r1
 8004dfa:	4283      	cmp	r3, r0
 8004dfc:	6011      	str	r1, [r2, #0]
 8004dfe:	d1e0      	bne.n	8004dc2 <_free_r+0x22>
 8004e00:	6818      	ldr	r0, [r3, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	6053      	str	r3, [r2, #4]
 8004e06:	4408      	add	r0, r1
 8004e08:	6010      	str	r0, [r2, #0]
 8004e0a:	e7da      	b.n	8004dc2 <_free_r+0x22>
 8004e0c:	d902      	bls.n	8004e14 <_free_r+0x74>
 8004e0e:	230c      	movs	r3, #12
 8004e10:	602b      	str	r3, [r5, #0]
 8004e12:	e7d6      	b.n	8004dc2 <_free_r+0x22>
 8004e14:	6820      	ldr	r0, [r4, #0]
 8004e16:	1821      	adds	r1, r4, r0
 8004e18:	428b      	cmp	r3, r1
 8004e1a:	bf04      	itt	eq
 8004e1c:	6819      	ldreq	r1, [r3, #0]
 8004e1e:	685b      	ldreq	r3, [r3, #4]
 8004e20:	6063      	str	r3, [r4, #4]
 8004e22:	bf04      	itt	eq
 8004e24:	1809      	addeq	r1, r1, r0
 8004e26:	6021      	streq	r1, [r4, #0]
 8004e28:	6054      	str	r4, [r2, #4]
 8004e2a:	e7ca      	b.n	8004dc2 <_free_r+0x22>
 8004e2c:	bd38      	pop	{r3, r4, r5, pc}
 8004e2e:	bf00      	nop
 8004e30:	20000430 	.word	0x20000430

08004e34 <malloc>:
 8004e34:	4b02      	ldr	r3, [pc, #8]	@ (8004e40 <malloc+0xc>)
 8004e36:	4601      	mov	r1, r0
 8004e38:	6818      	ldr	r0, [r3, #0]
 8004e3a:	f000 b825 	b.w	8004e88 <_malloc_r>
 8004e3e:	bf00      	nop
 8004e40:	20000018 	.word	0x20000018

08004e44 <sbrk_aligned>:
 8004e44:	b570      	push	{r4, r5, r6, lr}
 8004e46:	4e0f      	ldr	r6, [pc, #60]	@ (8004e84 <sbrk_aligned+0x40>)
 8004e48:	460c      	mov	r4, r1
 8004e4a:	6831      	ldr	r1, [r6, #0]
 8004e4c:	4605      	mov	r5, r0
 8004e4e:	b911      	cbnz	r1, 8004e56 <sbrk_aligned+0x12>
 8004e50:	f000 fe46 	bl	8005ae0 <_sbrk_r>
 8004e54:	6030      	str	r0, [r6, #0]
 8004e56:	4621      	mov	r1, r4
 8004e58:	4628      	mov	r0, r5
 8004e5a:	f000 fe41 	bl	8005ae0 <_sbrk_r>
 8004e5e:	1c43      	adds	r3, r0, #1
 8004e60:	d103      	bne.n	8004e6a <sbrk_aligned+0x26>
 8004e62:	f04f 34ff 	mov.w	r4, #4294967295
 8004e66:	4620      	mov	r0, r4
 8004e68:	bd70      	pop	{r4, r5, r6, pc}
 8004e6a:	1cc4      	adds	r4, r0, #3
 8004e6c:	f024 0403 	bic.w	r4, r4, #3
 8004e70:	42a0      	cmp	r0, r4
 8004e72:	d0f8      	beq.n	8004e66 <sbrk_aligned+0x22>
 8004e74:	1a21      	subs	r1, r4, r0
 8004e76:	4628      	mov	r0, r5
 8004e78:	f000 fe32 	bl	8005ae0 <_sbrk_r>
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d1f2      	bne.n	8004e66 <sbrk_aligned+0x22>
 8004e80:	e7ef      	b.n	8004e62 <sbrk_aligned+0x1e>
 8004e82:	bf00      	nop
 8004e84:	2000042c 	.word	0x2000042c

08004e88 <_malloc_r>:
 8004e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e8c:	1ccd      	adds	r5, r1, #3
 8004e8e:	f025 0503 	bic.w	r5, r5, #3
 8004e92:	3508      	adds	r5, #8
 8004e94:	2d0c      	cmp	r5, #12
 8004e96:	bf38      	it	cc
 8004e98:	250c      	movcc	r5, #12
 8004e9a:	2d00      	cmp	r5, #0
 8004e9c:	4606      	mov	r6, r0
 8004e9e:	db01      	blt.n	8004ea4 <_malloc_r+0x1c>
 8004ea0:	42a9      	cmp	r1, r5
 8004ea2:	d904      	bls.n	8004eae <_malloc_r+0x26>
 8004ea4:	230c      	movs	r3, #12
 8004ea6:	6033      	str	r3, [r6, #0]
 8004ea8:	2000      	movs	r0, #0
 8004eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f84 <_malloc_r+0xfc>
 8004eb2:	f000 f869 	bl	8004f88 <__malloc_lock>
 8004eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004eba:	461c      	mov	r4, r3
 8004ebc:	bb44      	cbnz	r4, 8004f10 <_malloc_r+0x88>
 8004ebe:	4629      	mov	r1, r5
 8004ec0:	4630      	mov	r0, r6
 8004ec2:	f7ff ffbf 	bl	8004e44 <sbrk_aligned>
 8004ec6:	1c43      	adds	r3, r0, #1
 8004ec8:	4604      	mov	r4, r0
 8004eca:	d158      	bne.n	8004f7e <_malloc_r+0xf6>
 8004ecc:	f8d8 4000 	ldr.w	r4, [r8]
 8004ed0:	4627      	mov	r7, r4
 8004ed2:	2f00      	cmp	r7, #0
 8004ed4:	d143      	bne.n	8004f5e <_malloc_r+0xd6>
 8004ed6:	2c00      	cmp	r4, #0
 8004ed8:	d04b      	beq.n	8004f72 <_malloc_r+0xea>
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	4639      	mov	r1, r7
 8004ede:	4630      	mov	r0, r6
 8004ee0:	eb04 0903 	add.w	r9, r4, r3
 8004ee4:	f000 fdfc 	bl	8005ae0 <_sbrk_r>
 8004ee8:	4581      	cmp	r9, r0
 8004eea:	d142      	bne.n	8004f72 <_malloc_r+0xea>
 8004eec:	6821      	ldr	r1, [r4, #0]
 8004eee:	1a6d      	subs	r5, r5, r1
 8004ef0:	4629      	mov	r1, r5
 8004ef2:	4630      	mov	r0, r6
 8004ef4:	f7ff ffa6 	bl	8004e44 <sbrk_aligned>
 8004ef8:	3001      	adds	r0, #1
 8004efa:	d03a      	beq.n	8004f72 <_malloc_r+0xea>
 8004efc:	6823      	ldr	r3, [r4, #0]
 8004efe:	442b      	add	r3, r5
 8004f00:	6023      	str	r3, [r4, #0]
 8004f02:	f8d8 3000 	ldr.w	r3, [r8]
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	bb62      	cbnz	r2, 8004f64 <_malloc_r+0xdc>
 8004f0a:	f8c8 7000 	str.w	r7, [r8]
 8004f0e:	e00f      	b.n	8004f30 <_malloc_r+0xa8>
 8004f10:	6822      	ldr	r2, [r4, #0]
 8004f12:	1b52      	subs	r2, r2, r5
 8004f14:	d420      	bmi.n	8004f58 <_malloc_r+0xd0>
 8004f16:	2a0b      	cmp	r2, #11
 8004f18:	d917      	bls.n	8004f4a <_malloc_r+0xc2>
 8004f1a:	1961      	adds	r1, r4, r5
 8004f1c:	42a3      	cmp	r3, r4
 8004f1e:	6025      	str	r5, [r4, #0]
 8004f20:	bf18      	it	ne
 8004f22:	6059      	strne	r1, [r3, #4]
 8004f24:	6863      	ldr	r3, [r4, #4]
 8004f26:	bf08      	it	eq
 8004f28:	f8c8 1000 	streq.w	r1, [r8]
 8004f2c:	5162      	str	r2, [r4, r5]
 8004f2e:	604b      	str	r3, [r1, #4]
 8004f30:	4630      	mov	r0, r6
 8004f32:	f000 f82f 	bl	8004f94 <__malloc_unlock>
 8004f36:	f104 000b 	add.w	r0, r4, #11
 8004f3a:	1d23      	adds	r3, r4, #4
 8004f3c:	f020 0007 	bic.w	r0, r0, #7
 8004f40:	1ac2      	subs	r2, r0, r3
 8004f42:	bf1c      	itt	ne
 8004f44:	1a1b      	subne	r3, r3, r0
 8004f46:	50a3      	strne	r3, [r4, r2]
 8004f48:	e7af      	b.n	8004eaa <_malloc_r+0x22>
 8004f4a:	6862      	ldr	r2, [r4, #4]
 8004f4c:	42a3      	cmp	r3, r4
 8004f4e:	bf0c      	ite	eq
 8004f50:	f8c8 2000 	streq.w	r2, [r8]
 8004f54:	605a      	strne	r2, [r3, #4]
 8004f56:	e7eb      	b.n	8004f30 <_malloc_r+0xa8>
 8004f58:	4623      	mov	r3, r4
 8004f5a:	6864      	ldr	r4, [r4, #4]
 8004f5c:	e7ae      	b.n	8004ebc <_malloc_r+0x34>
 8004f5e:	463c      	mov	r4, r7
 8004f60:	687f      	ldr	r7, [r7, #4]
 8004f62:	e7b6      	b.n	8004ed2 <_malloc_r+0x4a>
 8004f64:	461a      	mov	r2, r3
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	42a3      	cmp	r3, r4
 8004f6a:	d1fb      	bne.n	8004f64 <_malloc_r+0xdc>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	6053      	str	r3, [r2, #4]
 8004f70:	e7de      	b.n	8004f30 <_malloc_r+0xa8>
 8004f72:	230c      	movs	r3, #12
 8004f74:	6033      	str	r3, [r6, #0]
 8004f76:	4630      	mov	r0, r6
 8004f78:	f000 f80c 	bl	8004f94 <__malloc_unlock>
 8004f7c:	e794      	b.n	8004ea8 <_malloc_r+0x20>
 8004f7e:	6005      	str	r5, [r0, #0]
 8004f80:	e7d6      	b.n	8004f30 <_malloc_r+0xa8>
 8004f82:	bf00      	nop
 8004f84:	20000430 	.word	0x20000430

08004f88 <__malloc_lock>:
 8004f88:	4801      	ldr	r0, [pc, #4]	@ (8004f90 <__malloc_lock+0x8>)
 8004f8a:	f7ff b8ba 	b.w	8004102 <__retarget_lock_acquire_recursive>
 8004f8e:	bf00      	nop
 8004f90:	20000428 	.word	0x20000428

08004f94 <__malloc_unlock>:
 8004f94:	4801      	ldr	r0, [pc, #4]	@ (8004f9c <__malloc_unlock+0x8>)
 8004f96:	f7ff b8b5 	b.w	8004104 <__retarget_lock_release_recursive>
 8004f9a:	bf00      	nop
 8004f9c:	20000428 	.word	0x20000428

08004fa0 <_Balloc>:
 8004fa0:	b570      	push	{r4, r5, r6, lr}
 8004fa2:	69c6      	ldr	r6, [r0, #28]
 8004fa4:	4604      	mov	r4, r0
 8004fa6:	460d      	mov	r5, r1
 8004fa8:	b976      	cbnz	r6, 8004fc8 <_Balloc+0x28>
 8004faa:	2010      	movs	r0, #16
 8004fac:	f7ff ff42 	bl	8004e34 <malloc>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	61e0      	str	r0, [r4, #28]
 8004fb4:	b920      	cbnz	r0, 8004fc0 <_Balloc+0x20>
 8004fb6:	4b18      	ldr	r3, [pc, #96]	@ (8005018 <_Balloc+0x78>)
 8004fb8:	4818      	ldr	r0, [pc, #96]	@ (800501c <_Balloc+0x7c>)
 8004fba:	216b      	movs	r1, #107	@ 0x6b
 8004fbc:	f000 fdae 	bl	8005b1c <__assert_func>
 8004fc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fc4:	6006      	str	r6, [r0, #0]
 8004fc6:	60c6      	str	r6, [r0, #12]
 8004fc8:	69e6      	ldr	r6, [r4, #28]
 8004fca:	68f3      	ldr	r3, [r6, #12]
 8004fcc:	b183      	cbz	r3, 8004ff0 <_Balloc+0x50>
 8004fce:	69e3      	ldr	r3, [r4, #28]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004fd6:	b9b8      	cbnz	r0, 8005008 <_Balloc+0x68>
 8004fd8:	2101      	movs	r1, #1
 8004fda:	fa01 f605 	lsl.w	r6, r1, r5
 8004fde:	1d72      	adds	r2, r6, #5
 8004fe0:	0092      	lsls	r2, r2, #2
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	f000 fdb8 	bl	8005b58 <_calloc_r>
 8004fe8:	b160      	cbz	r0, 8005004 <_Balloc+0x64>
 8004fea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004fee:	e00e      	b.n	800500e <_Balloc+0x6e>
 8004ff0:	2221      	movs	r2, #33	@ 0x21
 8004ff2:	2104      	movs	r1, #4
 8004ff4:	4620      	mov	r0, r4
 8004ff6:	f000 fdaf 	bl	8005b58 <_calloc_r>
 8004ffa:	69e3      	ldr	r3, [r4, #28]
 8004ffc:	60f0      	str	r0, [r6, #12]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1e4      	bne.n	8004fce <_Balloc+0x2e>
 8005004:	2000      	movs	r0, #0
 8005006:	bd70      	pop	{r4, r5, r6, pc}
 8005008:	6802      	ldr	r2, [r0, #0]
 800500a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800500e:	2300      	movs	r3, #0
 8005010:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005014:	e7f7      	b.n	8005006 <_Balloc+0x66>
 8005016:	bf00      	nop
 8005018:	080062bd 	.word	0x080062bd
 800501c:	0800633d 	.word	0x0800633d

08005020 <_Bfree>:
 8005020:	b570      	push	{r4, r5, r6, lr}
 8005022:	69c6      	ldr	r6, [r0, #28]
 8005024:	4605      	mov	r5, r0
 8005026:	460c      	mov	r4, r1
 8005028:	b976      	cbnz	r6, 8005048 <_Bfree+0x28>
 800502a:	2010      	movs	r0, #16
 800502c:	f7ff ff02 	bl	8004e34 <malloc>
 8005030:	4602      	mov	r2, r0
 8005032:	61e8      	str	r0, [r5, #28]
 8005034:	b920      	cbnz	r0, 8005040 <_Bfree+0x20>
 8005036:	4b09      	ldr	r3, [pc, #36]	@ (800505c <_Bfree+0x3c>)
 8005038:	4809      	ldr	r0, [pc, #36]	@ (8005060 <_Bfree+0x40>)
 800503a:	218f      	movs	r1, #143	@ 0x8f
 800503c:	f000 fd6e 	bl	8005b1c <__assert_func>
 8005040:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005044:	6006      	str	r6, [r0, #0]
 8005046:	60c6      	str	r6, [r0, #12]
 8005048:	b13c      	cbz	r4, 800505a <_Bfree+0x3a>
 800504a:	69eb      	ldr	r3, [r5, #28]
 800504c:	6862      	ldr	r2, [r4, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005054:	6021      	str	r1, [r4, #0]
 8005056:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800505a:	bd70      	pop	{r4, r5, r6, pc}
 800505c:	080062bd 	.word	0x080062bd
 8005060:	0800633d 	.word	0x0800633d

08005064 <__multadd>:
 8005064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005068:	690d      	ldr	r5, [r1, #16]
 800506a:	4607      	mov	r7, r0
 800506c:	460c      	mov	r4, r1
 800506e:	461e      	mov	r6, r3
 8005070:	f101 0c14 	add.w	ip, r1, #20
 8005074:	2000      	movs	r0, #0
 8005076:	f8dc 3000 	ldr.w	r3, [ip]
 800507a:	b299      	uxth	r1, r3
 800507c:	fb02 6101 	mla	r1, r2, r1, r6
 8005080:	0c1e      	lsrs	r6, r3, #16
 8005082:	0c0b      	lsrs	r3, r1, #16
 8005084:	fb02 3306 	mla	r3, r2, r6, r3
 8005088:	b289      	uxth	r1, r1
 800508a:	3001      	adds	r0, #1
 800508c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005090:	4285      	cmp	r5, r0
 8005092:	f84c 1b04 	str.w	r1, [ip], #4
 8005096:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800509a:	dcec      	bgt.n	8005076 <__multadd+0x12>
 800509c:	b30e      	cbz	r6, 80050e2 <__multadd+0x7e>
 800509e:	68a3      	ldr	r3, [r4, #8]
 80050a0:	42ab      	cmp	r3, r5
 80050a2:	dc19      	bgt.n	80050d8 <__multadd+0x74>
 80050a4:	6861      	ldr	r1, [r4, #4]
 80050a6:	4638      	mov	r0, r7
 80050a8:	3101      	adds	r1, #1
 80050aa:	f7ff ff79 	bl	8004fa0 <_Balloc>
 80050ae:	4680      	mov	r8, r0
 80050b0:	b928      	cbnz	r0, 80050be <__multadd+0x5a>
 80050b2:	4602      	mov	r2, r0
 80050b4:	4b0c      	ldr	r3, [pc, #48]	@ (80050e8 <__multadd+0x84>)
 80050b6:	480d      	ldr	r0, [pc, #52]	@ (80050ec <__multadd+0x88>)
 80050b8:	21ba      	movs	r1, #186	@ 0xba
 80050ba:	f000 fd2f 	bl	8005b1c <__assert_func>
 80050be:	6922      	ldr	r2, [r4, #16]
 80050c0:	3202      	adds	r2, #2
 80050c2:	f104 010c 	add.w	r1, r4, #12
 80050c6:	0092      	lsls	r2, r2, #2
 80050c8:	300c      	adds	r0, #12
 80050ca:	f000 fd19 	bl	8005b00 <memcpy>
 80050ce:	4621      	mov	r1, r4
 80050d0:	4638      	mov	r0, r7
 80050d2:	f7ff ffa5 	bl	8005020 <_Bfree>
 80050d6:	4644      	mov	r4, r8
 80050d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80050dc:	3501      	adds	r5, #1
 80050de:	615e      	str	r6, [r3, #20]
 80050e0:	6125      	str	r5, [r4, #16]
 80050e2:	4620      	mov	r0, r4
 80050e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e8:	0800632c 	.word	0x0800632c
 80050ec:	0800633d 	.word	0x0800633d

080050f0 <__hi0bits>:
 80050f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80050f4:	4603      	mov	r3, r0
 80050f6:	bf36      	itet	cc
 80050f8:	0403      	lslcc	r3, r0, #16
 80050fa:	2000      	movcs	r0, #0
 80050fc:	2010      	movcc	r0, #16
 80050fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005102:	bf3c      	itt	cc
 8005104:	021b      	lslcc	r3, r3, #8
 8005106:	3008      	addcc	r0, #8
 8005108:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800510c:	bf3c      	itt	cc
 800510e:	011b      	lslcc	r3, r3, #4
 8005110:	3004      	addcc	r0, #4
 8005112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005116:	bf3c      	itt	cc
 8005118:	009b      	lslcc	r3, r3, #2
 800511a:	3002      	addcc	r0, #2
 800511c:	2b00      	cmp	r3, #0
 800511e:	db05      	blt.n	800512c <__hi0bits+0x3c>
 8005120:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005124:	f100 0001 	add.w	r0, r0, #1
 8005128:	bf08      	it	eq
 800512a:	2020      	moveq	r0, #32
 800512c:	4770      	bx	lr

0800512e <__lo0bits>:
 800512e:	6803      	ldr	r3, [r0, #0]
 8005130:	4602      	mov	r2, r0
 8005132:	f013 0007 	ands.w	r0, r3, #7
 8005136:	d00b      	beq.n	8005150 <__lo0bits+0x22>
 8005138:	07d9      	lsls	r1, r3, #31
 800513a:	d421      	bmi.n	8005180 <__lo0bits+0x52>
 800513c:	0798      	lsls	r0, r3, #30
 800513e:	bf49      	itett	mi
 8005140:	085b      	lsrmi	r3, r3, #1
 8005142:	089b      	lsrpl	r3, r3, #2
 8005144:	2001      	movmi	r0, #1
 8005146:	6013      	strmi	r3, [r2, #0]
 8005148:	bf5c      	itt	pl
 800514a:	6013      	strpl	r3, [r2, #0]
 800514c:	2002      	movpl	r0, #2
 800514e:	4770      	bx	lr
 8005150:	b299      	uxth	r1, r3
 8005152:	b909      	cbnz	r1, 8005158 <__lo0bits+0x2a>
 8005154:	0c1b      	lsrs	r3, r3, #16
 8005156:	2010      	movs	r0, #16
 8005158:	b2d9      	uxtb	r1, r3
 800515a:	b909      	cbnz	r1, 8005160 <__lo0bits+0x32>
 800515c:	3008      	adds	r0, #8
 800515e:	0a1b      	lsrs	r3, r3, #8
 8005160:	0719      	lsls	r1, r3, #28
 8005162:	bf04      	itt	eq
 8005164:	091b      	lsreq	r3, r3, #4
 8005166:	3004      	addeq	r0, #4
 8005168:	0799      	lsls	r1, r3, #30
 800516a:	bf04      	itt	eq
 800516c:	089b      	lsreq	r3, r3, #2
 800516e:	3002      	addeq	r0, #2
 8005170:	07d9      	lsls	r1, r3, #31
 8005172:	d403      	bmi.n	800517c <__lo0bits+0x4e>
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	f100 0001 	add.w	r0, r0, #1
 800517a:	d003      	beq.n	8005184 <__lo0bits+0x56>
 800517c:	6013      	str	r3, [r2, #0]
 800517e:	4770      	bx	lr
 8005180:	2000      	movs	r0, #0
 8005182:	4770      	bx	lr
 8005184:	2020      	movs	r0, #32
 8005186:	4770      	bx	lr

08005188 <__i2b>:
 8005188:	b510      	push	{r4, lr}
 800518a:	460c      	mov	r4, r1
 800518c:	2101      	movs	r1, #1
 800518e:	f7ff ff07 	bl	8004fa0 <_Balloc>
 8005192:	4602      	mov	r2, r0
 8005194:	b928      	cbnz	r0, 80051a2 <__i2b+0x1a>
 8005196:	4b05      	ldr	r3, [pc, #20]	@ (80051ac <__i2b+0x24>)
 8005198:	4805      	ldr	r0, [pc, #20]	@ (80051b0 <__i2b+0x28>)
 800519a:	f240 1145 	movw	r1, #325	@ 0x145
 800519e:	f000 fcbd 	bl	8005b1c <__assert_func>
 80051a2:	2301      	movs	r3, #1
 80051a4:	6144      	str	r4, [r0, #20]
 80051a6:	6103      	str	r3, [r0, #16]
 80051a8:	bd10      	pop	{r4, pc}
 80051aa:	bf00      	nop
 80051ac:	0800632c 	.word	0x0800632c
 80051b0:	0800633d 	.word	0x0800633d

080051b4 <__multiply>:
 80051b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b8:	4614      	mov	r4, r2
 80051ba:	690a      	ldr	r2, [r1, #16]
 80051bc:	6923      	ldr	r3, [r4, #16]
 80051be:	429a      	cmp	r2, r3
 80051c0:	bfa8      	it	ge
 80051c2:	4623      	movge	r3, r4
 80051c4:	460f      	mov	r7, r1
 80051c6:	bfa4      	itt	ge
 80051c8:	460c      	movge	r4, r1
 80051ca:	461f      	movge	r7, r3
 80051cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80051d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80051d4:	68a3      	ldr	r3, [r4, #8]
 80051d6:	6861      	ldr	r1, [r4, #4]
 80051d8:	eb0a 0609 	add.w	r6, sl, r9
 80051dc:	42b3      	cmp	r3, r6
 80051de:	b085      	sub	sp, #20
 80051e0:	bfb8      	it	lt
 80051e2:	3101      	addlt	r1, #1
 80051e4:	f7ff fedc 	bl	8004fa0 <_Balloc>
 80051e8:	b930      	cbnz	r0, 80051f8 <__multiply+0x44>
 80051ea:	4602      	mov	r2, r0
 80051ec:	4b44      	ldr	r3, [pc, #272]	@ (8005300 <__multiply+0x14c>)
 80051ee:	4845      	ldr	r0, [pc, #276]	@ (8005304 <__multiply+0x150>)
 80051f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80051f4:	f000 fc92 	bl	8005b1c <__assert_func>
 80051f8:	f100 0514 	add.w	r5, r0, #20
 80051fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005200:	462b      	mov	r3, r5
 8005202:	2200      	movs	r2, #0
 8005204:	4543      	cmp	r3, r8
 8005206:	d321      	bcc.n	800524c <__multiply+0x98>
 8005208:	f107 0114 	add.w	r1, r7, #20
 800520c:	f104 0214 	add.w	r2, r4, #20
 8005210:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005214:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005218:	9302      	str	r3, [sp, #8]
 800521a:	1b13      	subs	r3, r2, r4
 800521c:	3b15      	subs	r3, #21
 800521e:	f023 0303 	bic.w	r3, r3, #3
 8005222:	3304      	adds	r3, #4
 8005224:	f104 0715 	add.w	r7, r4, #21
 8005228:	42ba      	cmp	r2, r7
 800522a:	bf38      	it	cc
 800522c:	2304      	movcc	r3, #4
 800522e:	9301      	str	r3, [sp, #4]
 8005230:	9b02      	ldr	r3, [sp, #8]
 8005232:	9103      	str	r1, [sp, #12]
 8005234:	428b      	cmp	r3, r1
 8005236:	d80c      	bhi.n	8005252 <__multiply+0x9e>
 8005238:	2e00      	cmp	r6, #0
 800523a:	dd03      	ble.n	8005244 <__multiply+0x90>
 800523c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005240:	2b00      	cmp	r3, #0
 8005242:	d05b      	beq.n	80052fc <__multiply+0x148>
 8005244:	6106      	str	r6, [r0, #16]
 8005246:	b005      	add	sp, #20
 8005248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524c:	f843 2b04 	str.w	r2, [r3], #4
 8005250:	e7d8      	b.n	8005204 <__multiply+0x50>
 8005252:	f8b1 a000 	ldrh.w	sl, [r1]
 8005256:	f1ba 0f00 	cmp.w	sl, #0
 800525a:	d024      	beq.n	80052a6 <__multiply+0xf2>
 800525c:	f104 0e14 	add.w	lr, r4, #20
 8005260:	46a9      	mov	r9, r5
 8005262:	f04f 0c00 	mov.w	ip, #0
 8005266:	f85e 7b04 	ldr.w	r7, [lr], #4
 800526a:	f8d9 3000 	ldr.w	r3, [r9]
 800526e:	fa1f fb87 	uxth.w	fp, r7
 8005272:	b29b      	uxth	r3, r3
 8005274:	fb0a 330b 	mla	r3, sl, fp, r3
 8005278:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800527c:	f8d9 7000 	ldr.w	r7, [r9]
 8005280:	4463      	add	r3, ip
 8005282:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005286:	fb0a c70b 	mla	r7, sl, fp, ip
 800528a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800528e:	b29b      	uxth	r3, r3
 8005290:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005294:	4572      	cmp	r2, lr
 8005296:	f849 3b04 	str.w	r3, [r9], #4
 800529a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800529e:	d8e2      	bhi.n	8005266 <__multiply+0xb2>
 80052a0:	9b01      	ldr	r3, [sp, #4]
 80052a2:	f845 c003 	str.w	ip, [r5, r3]
 80052a6:	9b03      	ldr	r3, [sp, #12]
 80052a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80052ac:	3104      	adds	r1, #4
 80052ae:	f1b9 0f00 	cmp.w	r9, #0
 80052b2:	d021      	beq.n	80052f8 <__multiply+0x144>
 80052b4:	682b      	ldr	r3, [r5, #0]
 80052b6:	f104 0c14 	add.w	ip, r4, #20
 80052ba:	46ae      	mov	lr, r5
 80052bc:	f04f 0a00 	mov.w	sl, #0
 80052c0:	f8bc b000 	ldrh.w	fp, [ip]
 80052c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80052c8:	fb09 770b 	mla	r7, r9, fp, r7
 80052cc:	4457      	add	r7, sl
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80052d4:	f84e 3b04 	str.w	r3, [lr], #4
 80052d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052e0:	f8be 3000 	ldrh.w	r3, [lr]
 80052e4:	fb09 330a 	mla	r3, r9, sl, r3
 80052e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80052ec:	4562      	cmp	r2, ip
 80052ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052f2:	d8e5      	bhi.n	80052c0 <__multiply+0x10c>
 80052f4:	9f01      	ldr	r7, [sp, #4]
 80052f6:	51eb      	str	r3, [r5, r7]
 80052f8:	3504      	adds	r5, #4
 80052fa:	e799      	b.n	8005230 <__multiply+0x7c>
 80052fc:	3e01      	subs	r6, #1
 80052fe:	e79b      	b.n	8005238 <__multiply+0x84>
 8005300:	0800632c 	.word	0x0800632c
 8005304:	0800633d 	.word	0x0800633d

08005308 <__pow5mult>:
 8005308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800530c:	4615      	mov	r5, r2
 800530e:	f012 0203 	ands.w	r2, r2, #3
 8005312:	4607      	mov	r7, r0
 8005314:	460e      	mov	r6, r1
 8005316:	d007      	beq.n	8005328 <__pow5mult+0x20>
 8005318:	4c25      	ldr	r4, [pc, #148]	@ (80053b0 <__pow5mult+0xa8>)
 800531a:	3a01      	subs	r2, #1
 800531c:	2300      	movs	r3, #0
 800531e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005322:	f7ff fe9f 	bl	8005064 <__multadd>
 8005326:	4606      	mov	r6, r0
 8005328:	10ad      	asrs	r5, r5, #2
 800532a:	d03d      	beq.n	80053a8 <__pow5mult+0xa0>
 800532c:	69fc      	ldr	r4, [r7, #28]
 800532e:	b97c      	cbnz	r4, 8005350 <__pow5mult+0x48>
 8005330:	2010      	movs	r0, #16
 8005332:	f7ff fd7f 	bl	8004e34 <malloc>
 8005336:	4602      	mov	r2, r0
 8005338:	61f8      	str	r0, [r7, #28]
 800533a:	b928      	cbnz	r0, 8005348 <__pow5mult+0x40>
 800533c:	4b1d      	ldr	r3, [pc, #116]	@ (80053b4 <__pow5mult+0xac>)
 800533e:	481e      	ldr	r0, [pc, #120]	@ (80053b8 <__pow5mult+0xb0>)
 8005340:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005344:	f000 fbea 	bl	8005b1c <__assert_func>
 8005348:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800534c:	6004      	str	r4, [r0, #0]
 800534e:	60c4      	str	r4, [r0, #12]
 8005350:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005354:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005358:	b94c      	cbnz	r4, 800536e <__pow5mult+0x66>
 800535a:	f240 2171 	movw	r1, #625	@ 0x271
 800535e:	4638      	mov	r0, r7
 8005360:	f7ff ff12 	bl	8005188 <__i2b>
 8005364:	2300      	movs	r3, #0
 8005366:	f8c8 0008 	str.w	r0, [r8, #8]
 800536a:	4604      	mov	r4, r0
 800536c:	6003      	str	r3, [r0, #0]
 800536e:	f04f 0900 	mov.w	r9, #0
 8005372:	07eb      	lsls	r3, r5, #31
 8005374:	d50a      	bpl.n	800538c <__pow5mult+0x84>
 8005376:	4631      	mov	r1, r6
 8005378:	4622      	mov	r2, r4
 800537a:	4638      	mov	r0, r7
 800537c:	f7ff ff1a 	bl	80051b4 <__multiply>
 8005380:	4631      	mov	r1, r6
 8005382:	4680      	mov	r8, r0
 8005384:	4638      	mov	r0, r7
 8005386:	f7ff fe4b 	bl	8005020 <_Bfree>
 800538a:	4646      	mov	r6, r8
 800538c:	106d      	asrs	r5, r5, #1
 800538e:	d00b      	beq.n	80053a8 <__pow5mult+0xa0>
 8005390:	6820      	ldr	r0, [r4, #0]
 8005392:	b938      	cbnz	r0, 80053a4 <__pow5mult+0x9c>
 8005394:	4622      	mov	r2, r4
 8005396:	4621      	mov	r1, r4
 8005398:	4638      	mov	r0, r7
 800539a:	f7ff ff0b 	bl	80051b4 <__multiply>
 800539e:	6020      	str	r0, [r4, #0]
 80053a0:	f8c0 9000 	str.w	r9, [r0]
 80053a4:	4604      	mov	r4, r0
 80053a6:	e7e4      	b.n	8005372 <__pow5mult+0x6a>
 80053a8:	4630      	mov	r0, r6
 80053aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ae:	bf00      	nop
 80053b0:	08006398 	.word	0x08006398
 80053b4:	080062bd 	.word	0x080062bd
 80053b8:	0800633d 	.word	0x0800633d

080053bc <__lshift>:
 80053bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053c0:	460c      	mov	r4, r1
 80053c2:	6849      	ldr	r1, [r1, #4]
 80053c4:	6923      	ldr	r3, [r4, #16]
 80053c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80053ca:	68a3      	ldr	r3, [r4, #8]
 80053cc:	4607      	mov	r7, r0
 80053ce:	4691      	mov	r9, r2
 80053d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80053d4:	f108 0601 	add.w	r6, r8, #1
 80053d8:	42b3      	cmp	r3, r6
 80053da:	db0b      	blt.n	80053f4 <__lshift+0x38>
 80053dc:	4638      	mov	r0, r7
 80053de:	f7ff fddf 	bl	8004fa0 <_Balloc>
 80053e2:	4605      	mov	r5, r0
 80053e4:	b948      	cbnz	r0, 80053fa <__lshift+0x3e>
 80053e6:	4602      	mov	r2, r0
 80053e8:	4b28      	ldr	r3, [pc, #160]	@ (800548c <__lshift+0xd0>)
 80053ea:	4829      	ldr	r0, [pc, #164]	@ (8005490 <__lshift+0xd4>)
 80053ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80053f0:	f000 fb94 	bl	8005b1c <__assert_func>
 80053f4:	3101      	adds	r1, #1
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	e7ee      	b.n	80053d8 <__lshift+0x1c>
 80053fa:	2300      	movs	r3, #0
 80053fc:	f100 0114 	add.w	r1, r0, #20
 8005400:	f100 0210 	add.w	r2, r0, #16
 8005404:	4618      	mov	r0, r3
 8005406:	4553      	cmp	r3, sl
 8005408:	db33      	blt.n	8005472 <__lshift+0xb6>
 800540a:	6920      	ldr	r0, [r4, #16]
 800540c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005410:	f104 0314 	add.w	r3, r4, #20
 8005414:	f019 091f 	ands.w	r9, r9, #31
 8005418:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800541c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005420:	d02b      	beq.n	800547a <__lshift+0xbe>
 8005422:	f1c9 0e20 	rsb	lr, r9, #32
 8005426:	468a      	mov	sl, r1
 8005428:	2200      	movs	r2, #0
 800542a:	6818      	ldr	r0, [r3, #0]
 800542c:	fa00 f009 	lsl.w	r0, r0, r9
 8005430:	4310      	orrs	r0, r2
 8005432:	f84a 0b04 	str.w	r0, [sl], #4
 8005436:	f853 2b04 	ldr.w	r2, [r3], #4
 800543a:	459c      	cmp	ip, r3
 800543c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005440:	d8f3      	bhi.n	800542a <__lshift+0x6e>
 8005442:	ebac 0304 	sub.w	r3, ip, r4
 8005446:	3b15      	subs	r3, #21
 8005448:	f023 0303 	bic.w	r3, r3, #3
 800544c:	3304      	adds	r3, #4
 800544e:	f104 0015 	add.w	r0, r4, #21
 8005452:	4584      	cmp	ip, r0
 8005454:	bf38      	it	cc
 8005456:	2304      	movcc	r3, #4
 8005458:	50ca      	str	r2, [r1, r3]
 800545a:	b10a      	cbz	r2, 8005460 <__lshift+0xa4>
 800545c:	f108 0602 	add.w	r6, r8, #2
 8005460:	3e01      	subs	r6, #1
 8005462:	4638      	mov	r0, r7
 8005464:	612e      	str	r6, [r5, #16]
 8005466:	4621      	mov	r1, r4
 8005468:	f7ff fdda 	bl	8005020 <_Bfree>
 800546c:	4628      	mov	r0, r5
 800546e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005472:	f842 0f04 	str.w	r0, [r2, #4]!
 8005476:	3301      	adds	r3, #1
 8005478:	e7c5      	b.n	8005406 <__lshift+0x4a>
 800547a:	3904      	subs	r1, #4
 800547c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005480:	f841 2f04 	str.w	r2, [r1, #4]!
 8005484:	459c      	cmp	ip, r3
 8005486:	d8f9      	bhi.n	800547c <__lshift+0xc0>
 8005488:	e7ea      	b.n	8005460 <__lshift+0xa4>
 800548a:	bf00      	nop
 800548c:	0800632c 	.word	0x0800632c
 8005490:	0800633d 	.word	0x0800633d

08005494 <__mcmp>:
 8005494:	690a      	ldr	r2, [r1, #16]
 8005496:	4603      	mov	r3, r0
 8005498:	6900      	ldr	r0, [r0, #16]
 800549a:	1a80      	subs	r0, r0, r2
 800549c:	b530      	push	{r4, r5, lr}
 800549e:	d10e      	bne.n	80054be <__mcmp+0x2a>
 80054a0:	3314      	adds	r3, #20
 80054a2:	3114      	adds	r1, #20
 80054a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80054a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80054ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80054b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80054b4:	4295      	cmp	r5, r2
 80054b6:	d003      	beq.n	80054c0 <__mcmp+0x2c>
 80054b8:	d205      	bcs.n	80054c6 <__mcmp+0x32>
 80054ba:	f04f 30ff 	mov.w	r0, #4294967295
 80054be:	bd30      	pop	{r4, r5, pc}
 80054c0:	42a3      	cmp	r3, r4
 80054c2:	d3f3      	bcc.n	80054ac <__mcmp+0x18>
 80054c4:	e7fb      	b.n	80054be <__mcmp+0x2a>
 80054c6:	2001      	movs	r0, #1
 80054c8:	e7f9      	b.n	80054be <__mcmp+0x2a>
	...

080054cc <__mdiff>:
 80054cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d0:	4689      	mov	r9, r1
 80054d2:	4606      	mov	r6, r0
 80054d4:	4611      	mov	r1, r2
 80054d6:	4648      	mov	r0, r9
 80054d8:	4614      	mov	r4, r2
 80054da:	f7ff ffdb 	bl	8005494 <__mcmp>
 80054de:	1e05      	subs	r5, r0, #0
 80054e0:	d112      	bne.n	8005508 <__mdiff+0x3c>
 80054e2:	4629      	mov	r1, r5
 80054e4:	4630      	mov	r0, r6
 80054e6:	f7ff fd5b 	bl	8004fa0 <_Balloc>
 80054ea:	4602      	mov	r2, r0
 80054ec:	b928      	cbnz	r0, 80054fa <__mdiff+0x2e>
 80054ee:	4b3f      	ldr	r3, [pc, #252]	@ (80055ec <__mdiff+0x120>)
 80054f0:	f240 2137 	movw	r1, #567	@ 0x237
 80054f4:	483e      	ldr	r0, [pc, #248]	@ (80055f0 <__mdiff+0x124>)
 80054f6:	f000 fb11 	bl	8005b1c <__assert_func>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005500:	4610      	mov	r0, r2
 8005502:	b003      	add	sp, #12
 8005504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005508:	bfbc      	itt	lt
 800550a:	464b      	movlt	r3, r9
 800550c:	46a1      	movlt	r9, r4
 800550e:	4630      	mov	r0, r6
 8005510:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005514:	bfba      	itte	lt
 8005516:	461c      	movlt	r4, r3
 8005518:	2501      	movlt	r5, #1
 800551a:	2500      	movge	r5, #0
 800551c:	f7ff fd40 	bl	8004fa0 <_Balloc>
 8005520:	4602      	mov	r2, r0
 8005522:	b918      	cbnz	r0, 800552c <__mdiff+0x60>
 8005524:	4b31      	ldr	r3, [pc, #196]	@ (80055ec <__mdiff+0x120>)
 8005526:	f240 2145 	movw	r1, #581	@ 0x245
 800552a:	e7e3      	b.n	80054f4 <__mdiff+0x28>
 800552c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005530:	6926      	ldr	r6, [r4, #16]
 8005532:	60c5      	str	r5, [r0, #12]
 8005534:	f109 0310 	add.w	r3, r9, #16
 8005538:	f109 0514 	add.w	r5, r9, #20
 800553c:	f104 0e14 	add.w	lr, r4, #20
 8005540:	f100 0b14 	add.w	fp, r0, #20
 8005544:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005548:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	46d9      	mov	r9, fp
 8005550:	f04f 0c00 	mov.w	ip, #0
 8005554:	9b01      	ldr	r3, [sp, #4]
 8005556:	f85e 0b04 	ldr.w	r0, [lr], #4
 800555a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800555e:	9301      	str	r3, [sp, #4]
 8005560:	fa1f f38a 	uxth.w	r3, sl
 8005564:	4619      	mov	r1, r3
 8005566:	b283      	uxth	r3, r0
 8005568:	1acb      	subs	r3, r1, r3
 800556a:	0c00      	lsrs	r0, r0, #16
 800556c:	4463      	add	r3, ip
 800556e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005572:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005576:	b29b      	uxth	r3, r3
 8005578:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800557c:	4576      	cmp	r6, lr
 800557e:	f849 3b04 	str.w	r3, [r9], #4
 8005582:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005586:	d8e5      	bhi.n	8005554 <__mdiff+0x88>
 8005588:	1b33      	subs	r3, r6, r4
 800558a:	3b15      	subs	r3, #21
 800558c:	f023 0303 	bic.w	r3, r3, #3
 8005590:	3415      	adds	r4, #21
 8005592:	3304      	adds	r3, #4
 8005594:	42a6      	cmp	r6, r4
 8005596:	bf38      	it	cc
 8005598:	2304      	movcc	r3, #4
 800559a:	441d      	add	r5, r3
 800559c:	445b      	add	r3, fp
 800559e:	461e      	mov	r6, r3
 80055a0:	462c      	mov	r4, r5
 80055a2:	4544      	cmp	r4, r8
 80055a4:	d30e      	bcc.n	80055c4 <__mdiff+0xf8>
 80055a6:	f108 0103 	add.w	r1, r8, #3
 80055aa:	1b49      	subs	r1, r1, r5
 80055ac:	f021 0103 	bic.w	r1, r1, #3
 80055b0:	3d03      	subs	r5, #3
 80055b2:	45a8      	cmp	r8, r5
 80055b4:	bf38      	it	cc
 80055b6:	2100      	movcc	r1, #0
 80055b8:	440b      	add	r3, r1
 80055ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80055be:	b191      	cbz	r1, 80055e6 <__mdiff+0x11a>
 80055c0:	6117      	str	r7, [r2, #16]
 80055c2:	e79d      	b.n	8005500 <__mdiff+0x34>
 80055c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80055c8:	46e6      	mov	lr, ip
 80055ca:	0c08      	lsrs	r0, r1, #16
 80055cc:	fa1c fc81 	uxtah	ip, ip, r1
 80055d0:	4471      	add	r1, lr
 80055d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80055d6:	b289      	uxth	r1, r1
 80055d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80055dc:	f846 1b04 	str.w	r1, [r6], #4
 80055e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80055e4:	e7dd      	b.n	80055a2 <__mdiff+0xd6>
 80055e6:	3f01      	subs	r7, #1
 80055e8:	e7e7      	b.n	80055ba <__mdiff+0xee>
 80055ea:	bf00      	nop
 80055ec:	0800632c 	.word	0x0800632c
 80055f0:	0800633d 	.word	0x0800633d

080055f4 <__d2b>:
 80055f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80055f8:	460f      	mov	r7, r1
 80055fa:	2101      	movs	r1, #1
 80055fc:	ec59 8b10 	vmov	r8, r9, d0
 8005600:	4616      	mov	r6, r2
 8005602:	f7ff fccd 	bl	8004fa0 <_Balloc>
 8005606:	4604      	mov	r4, r0
 8005608:	b930      	cbnz	r0, 8005618 <__d2b+0x24>
 800560a:	4602      	mov	r2, r0
 800560c:	4b23      	ldr	r3, [pc, #140]	@ (800569c <__d2b+0xa8>)
 800560e:	4824      	ldr	r0, [pc, #144]	@ (80056a0 <__d2b+0xac>)
 8005610:	f240 310f 	movw	r1, #783	@ 0x30f
 8005614:	f000 fa82 	bl	8005b1c <__assert_func>
 8005618:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800561c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005620:	b10d      	cbz	r5, 8005626 <__d2b+0x32>
 8005622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005626:	9301      	str	r3, [sp, #4]
 8005628:	f1b8 0300 	subs.w	r3, r8, #0
 800562c:	d023      	beq.n	8005676 <__d2b+0x82>
 800562e:	4668      	mov	r0, sp
 8005630:	9300      	str	r3, [sp, #0]
 8005632:	f7ff fd7c 	bl	800512e <__lo0bits>
 8005636:	e9dd 1200 	ldrd	r1, r2, [sp]
 800563a:	b1d0      	cbz	r0, 8005672 <__d2b+0x7e>
 800563c:	f1c0 0320 	rsb	r3, r0, #32
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	430b      	orrs	r3, r1
 8005646:	40c2      	lsrs	r2, r0
 8005648:	6163      	str	r3, [r4, #20]
 800564a:	9201      	str	r2, [sp, #4]
 800564c:	9b01      	ldr	r3, [sp, #4]
 800564e:	61a3      	str	r3, [r4, #24]
 8005650:	2b00      	cmp	r3, #0
 8005652:	bf0c      	ite	eq
 8005654:	2201      	moveq	r2, #1
 8005656:	2202      	movne	r2, #2
 8005658:	6122      	str	r2, [r4, #16]
 800565a:	b1a5      	cbz	r5, 8005686 <__d2b+0x92>
 800565c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005660:	4405      	add	r5, r0
 8005662:	603d      	str	r5, [r7, #0]
 8005664:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005668:	6030      	str	r0, [r6, #0]
 800566a:	4620      	mov	r0, r4
 800566c:	b003      	add	sp, #12
 800566e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005672:	6161      	str	r1, [r4, #20]
 8005674:	e7ea      	b.n	800564c <__d2b+0x58>
 8005676:	a801      	add	r0, sp, #4
 8005678:	f7ff fd59 	bl	800512e <__lo0bits>
 800567c:	9b01      	ldr	r3, [sp, #4]
 800567e:	6163      	str	r3, [r4, #20]
 8005680:	3020      	adds	r0, #32
 8005682:	2201      	movs	r2, #1
 8005684:	e7e8      	b.n	8005658 <__d2b+0x64>
 8005686:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800568a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800568e:	6038      	str	r0, [r7, #0]
 8005690:	6918      	ldr	r0, [r3, #16]
 8005692:	f7ff fd2d 	bl	80050f0 <__hi0bits>
 8005696:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800569a:	e7e5      	b.n	8005668 <__d2b+0x74>
 800569c:	0800632c 	.word	0x0800632c
 80056a0:	0800633d 	.word	0x0800633d

080056a4 <__ssputs_r>:
 80056a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a8:	688e      	ldr	r6, [r1, #8]
 80056aa:	461f      	mov	r7, r3
 80056ac:	42be      	cmp	r6, r7
 80056ae:	680b      	ldr	r3, [r1, #0]
 80056b0:	4682      	mov	sl, r0
 80056b2:	460c      	mov	r4, r1
 80056b4:	4690      	mov	r8, r2
 80056b6:	d82d      	bhi.n	8005714 <__ssputs_r+0x70>
 80056b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80056c0:	d026      	beq.n	8005710 <__ssputs_r+0x6c>
 80056c2:	6965      	ldr	r5, [r4, #20]
 80056c4:	6909      	ldr	r1, [r1, #16]
 80056c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056ca:	eba3 0901 	sub.w	r9, r3, r1
 80056ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056d2:	1c7b      	adds	r3, r7, #1
 80056d4:	444b      	add	r3, r9
 80056d6:	106d      	asrs	r5, r5, #1
 80056d8:	429d      	cmp	r5, r3
 80056da:	bf38      	it	cc
 80056dc:	461d      	movcc	r5, r3
 80056de:	0553      	lsls	r3, r2, #21
 80056e0:	d527      	bpl.n	8005732 <__ssputs_r+0x8e>
 80056e2:	4629      	mov	r1, r5
 80056e4:	f7ff fbd0 	bl	8004e88 <_malloc_r>
 80056e8:	4606      	mov	r6, r0
 80056ea:	b360      	cbz	r0, 8005746 <__ssputs_r+0xa2>
 80056ec:	6921      	ldr	r1, [r4, #16]
 80056ee:	464a      	mov	r2, r9
 80056f0:	f000 fa06 	bl	8005b00 <memcpy>
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80056fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056fe:	81a3      	strh	r3, [r4, #12]
 8005700:	6126      	str	r6, [r4, #16]
 8005702:	6165      	str	r5, [r4, #20]
 8005704:	444e      	add	r6, r9
 8005706:	eba5 0509 	sub.w	r5, r5, r9
 800570a:	6026      	str	r6, [r4, #0]
 800570c:	60a5      	str	r5, [r4, #8]
 800570e:	463e      	mov	r6, r7
 8005710:	42be      	cmp	r6, r7
 8005712:	d900      	bls.n	8005716 <__ssputs_r+0x72>
 8005714:	463e      	mov	r6, r7
 8005716:	6820      	ldr	r0, [r4, #0]
 8005718:	4632      	mov	r2, r6
 800571a:	4641      	mov	r1, r8
 800571c:	f000 f9c6 	bl	8005aac <memmove>
 8005720:	68a3      	ldr	r3, [r4, #8]
 8005722:	1b9b      	subs	r3, r3, r6
 8005724:	60a3      	str	r3, [r4, #8]
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	4433      	add	r3, r6
 800572a:	6023      	str	r3, [r4, #0]
 800572c:	2000      	movs	r0, #0
 800572e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005732:	462a      	mov	r2, r5
 8005734:	f000 fa36 	bl	8005ba4 <_realloc_r>
 8005738:	4606      	mov	r6, r0
 800573a:	2800      	cmp	r0, #0
 800573c:	d1e0      	bne.n	8005700 <__ssputs_r+0x5c>
 800573e:	6921      	ldr	r1, [r4, #16]
 8005740:	4650      	mov	r0, sl
 8005742:	f7ff fb2d 	bl	8004da0 <_free_r>
 8005746:	230c      	movs	r3, #12
 8005748:	f8ca 3000 	str.w	r3, [sl]
 800574c:	89a3      	ldrh	r3, [r4, #12]
 800574e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005752:	81a3      	strh	r3, [r4, #12]
 8005754:	f04f 30ff 	mov.w	r0, #4294967295
 8005758:	e7e9      	b.n	800572e <__ssputs_r+0x8a>
	...

0800575c <_svfiprintf_r>:
 800575c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005760:	4698      	mov	r8, r3
 8005762:	898b      	ldrh	r3, [r1, #12]
 8005764:	061b      	lsls	r3, r3, #24
 8005766:	b09d      	sub	sp, #116	@ 0x74
 8005768:	4607      	mov	r7, r0
 800576a:	460d      	mov	r5, r1
 800576c:	4614      	mov	r4, r2
 800576e:	d510      	bpl.n	8005792 <_svfiprintf_r+0x36>
 8005770:	690b      	ldr	r3, [r1, #16]
 8005772:	b973      	cbnz	r3, 8005792 <_svfiprintf_r+0x36>
 8005774:	2140      	movs	r1, #64	@ 0x40
 8005776:	f7ff fb87 	bl	8004e88 <_malloc_r>
 800577a:	6028      	str	r0, [r5, #0]
 800577c:	6128      	str	r0, [r5, #16]
 800577e:	b930      	cbnz	r0, 800578e <_svfiprintf_r+0x32>
 8005780:	230c      	movs	r3, #12
 8005782:	603b      	str	r3, [r7, #0]
 8005784:	f04f 30ff 	mov.w	r0, #4294967295
 8005788:	b01d      	add	sp, #116	@ 0x74
 800578a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800578e:	2340      	movs	r3, #64	@ 0x40
 8005790:	616b      	str	r3, [r5, #20]
 8005792:	2300      	movs	r3, #0
 8005794:	9309      	str	r3, [sp, #36]	@ 0x24
 8005796:	2320      	movs	r3, #32
 8005798:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800579c:	f8cd 800c 	str.w	r8, [sp, #12]
 80057a0:	2330      	movs	r3, #48	@ 0x30
 80057a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005940 <_svfiprintf_r+0x1e4>
 80057a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057aa:	f04f 0901 	mov.w	r9, #1
 80057ae:	4623      	mov	r3, r4
 80057b0:	469a      	mov	sl, r3
 80057b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057b6:	b10a      	cbz	r2, 80057bc <_svfiprintf_r+0x60>
 80057b8:	2a25      	cmp	r2, #37	@ 0x25
 80057ba:	d1f9      	bne.n	80057b0 <_svfiprintf_r+0x54>
 80057bc:	ebba 0b04 	subs.w	fp, sl, r4
 80057c0:	d00b      	beq.n	80057da <_svfiprintf_r+0x7e>
 80057c2:	465b      	mov	r3, fp
 80057c4:	4622      	mov	r2, r4
 80057c6:	4629      	mov	r1, r5
 80057c8:	4638      	mov	r0, r7
 80057ca:	f7ff ff6b 	bl	80056a4 <__ssputs_r>
 80057ce:	3001      	adds	r0, #1
 80057d0:	f000 80a7 	beq.w	8005922 <_svfiprintf_r+0x1c6>
 80057d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057d6:	445a      	add	r2, fp
 80057d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80057da:	f89a 3000 	ldrb.w	r3, [sl]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f000 809f 	beq.w	8005922 <_svfiprintf_r+0x1c6>
 80057e4:	2300      	movs	r3, #0
 80057e6:	f04f 32ff 	mov.w	r2, #4294967295
 80057ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057ee:	f10a 0a01 	add.w	sl, sl, #1
 80057f2:	9304      	str	r3, [sp, #16]
 80057f4:	9307      	str	r3, [sp, #28]
 80057f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80057fc:	4654      	mov	r4, sl
 80057fe:	2205      	movs	r2, #5
 8005800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005804:	484e      	ldr	r0, [pc, #312]	@ (8005940 <_svfiprintf_r+0x1e4>)
 8005806:	f7fa fceb 	bl	80001e0 <memchr>
 800580a:	9a04      	ldr	r2, [sp, #16]
 800580c:	b9d8      	cbnz	r0, 8005846 <_svfiprintf_r+0xea>
 800580e:	06d0      	lsls	r0, r2, #27
 8005810:	bf44      	itt	mi
 8005812:	2320      	movmi	r3, #32
 8005814:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005818:	0711      	lsls	r1, r2, #28
 800581a:	bf44      	itt	mi
 800581c:	232b      	movmi	r3, #43	@ 0x2b
 800581e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005822:	f89a 3000 	ldrb.w	r3, [sl]
 8005826:	2b2a      	cmp	r3, #42	@ 0x2a
 8005828:	d015      	beq.n	8005856 <_svfiprintf_r+0xfa>
 800582a:	9a07      	ldr	r2, [sp, #28]
 800582c:	4654      	mov	r4, sl
 800582e:	2000      	movs	r0, #0
 8005830:	f04f 0c0a 	mov.w	ip, #10
 8005834:	4621      	mov	r1, r4
 8005836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800583a:	3b30      	subs	r3, #48	@ 0x30
 800583c:	2b09      	cmp	r3, #9
 800583e:	d94b      	bls.n	80058d8 <_svfiprintf_r+0x17c>
 8005840:	b1b0      	cbz	r0, 8005870 <_svfiprintf_r+0x114>
 8005842:	9207      	str	r2, [sp, #28]
 8005844:	e014      	b.n	8005870 <_svfiprintf_r+0x114>
 8005846:	eba0 0308 	sub.w	r3, r0, r8
 800584a:	fa09 f303 	lsl.w	r3, r9, r3
 800584e:	4313      	orrs	r3, r2
 8005850:	9304      	str	r3, [sp, #16]
 8005852:	46a2      	mov	sl, r4
 8005854:	e7d2      	b.n	80057fc <_svfiprintf_r+0xa0>
 8005856:	9b03      	ldr	r3, [sp, #12]
 8005858:	1d19      	adds	r1, r3, #4
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	9103      	str	r1, [sp, #12]
 800585e:	2b00      	cmp	r3, #0
 8005860:	bfbb      	ittet	lt
 8005862:	425b      	neglt	r3, r3
 8005864:	f042 0202 	orrlt.w	r2, r2, #2
 8005868:	9307      	strge	r3, [sp, #28]
 800586a:	9307      	strlt	r3, [sp, #28]
 800586c:	bfb8      	it	lt
 800586e:	9204      	strlt	r2, [sp, #16]
 8005870:	7823      	ldrb	r3, [r4, #0]
 8005872:	2b2e      	cmp	r3, #46	@ 0x2e
 8005874:	d10a      	bne.n	800588c <_svfiprintf_r+0x130>
 8005876:	7863      	ldrb	r3, [r4, #1]
 8005878:	2b2a      	cmp	r3, #42	@ 0x2a
 800587a:	d132      	bne.n	80058e2 <_svfiprintf_r+0x186>
 800587c:	9b03      	ldr	r3, [sp, #12]
 800587e:	1d1a      	adds	r2, r3, #4
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	9203      	str	r2, [sp, #12]
 8005884:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005888:	3402      	adds	r4, #2
 800588a:	9305      	str	r3, [sp, #20]
 800588c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005950 <_svfiprintf_r+0x1f4>
 8005890:	7821      	ldrb	r1, [r4, #0]
 8005892:	2203      	movs	r2, #3
 8005894:	4650      	mov	r0, sl
 8005896:	f7fa fca3 	bl	80001e0 <memchr>
 800589a:	b138      	cbz	r0, 80058ac <_svfiprintf_r+0x150>
 800589c:	9b04      	ldr	r3, [sp, #16]
 800589e:	eba0 000a 	sub.w	r0, r0, sl
 80058a2:	2240      	movs	r2, #64	@ 0x40
 80058a4:	4082      	lsls	r2, r0
 80058a6:	4313      	orrs	r3, r2
 80058a8:	3401      	adds	r4, #1
 80058aa:	9304      	str	r3, [sp, #16]
 80058ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058b0:	4824      	ldr	r0, [pc, #144]	@ (8005944 <_svfiprintf_r+0x1e8>)
 80058b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80058b6:	2206      	movs	r2, #6
 80058b8:	f7fa fc92 	bl	80001e0 <memchr>
 80058bc:	2800      	cmp	r0, #0
 80058be:	d036      	beq.n	800592e <_svfiprintf_r+0x1d2>
 80058c0:	4b21      	ldr	r3, [pc, #132]	@ (8005948 <_svfiprintf_r+0x1ec>)
 80058c2:	bb1b      	cbnz	r3, 800590c <_svfiprintf_r+0x1b0>
 80058c4:	9b03      	ldr	r3, [sp, #12]
 80058c6:	3307      	adds	r3, #7
 80058c8:	f023 0307 	bic.w	r3, r3, #7
 80058cc:	3308      	adds	r3, #8
 80058ce:	9303      	str	r3, [sp, #12]
 80058d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058d2:	4433      	add	r3, r6
 80058d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058d6:	e76a      	b.n	80057ae <_svfiprintf_r+0x52>
 80058d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80058dc:	460c      	mov	r4, r1
 80058de:	2001      	movs	r0, #1
 80058e0:	e7a8      	b.n	8005834 <_svfiprintf_r+0xd8>
 80058e2:	2300      	movs	r3, #0
 80058e4:	3401      	adds	r4, #1
 80058e6:	9305      	str	r3, [sp, #20]
 80058e8:	4619      	mov	r1, r3
 80058ea:	f04f 0c0a 	mov.w	ip, #10
 80058ee:	4620      	mov	r0, r4
 80058f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058f4:	3a30      	subs	r2, #48	@ 0x30
 80058f6:	2a09      	cmp	r2, #9
 80058f8:	d903      	bls.n	8005902 <_svfiprintf_r+0x1a6>
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d0c6      	beq.n	800588c <_svfiprintf_r+0x130>
 80058fe:	9105      	str	r1, [sp, #20]
 8005900:	e7c4      	b.n	800588c <_svfiprintf_r+0x130>
 8005902:	fb0c 2101 	mla	r1, ip, r1, r2
 8005906:	4604      	mov	r4, r0
 8005908:	2301      	movs	r3, #1
 800590a:	e7f0      	b.n	80058ee <_svfiprintf_r+0x192>
 800590c:	ab03      	add	r3, sp, #12
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	462a      	mov	r2, r5
 8005912:	4b0e      	ldr	r3, [pc, #56]	@ (800594c <_svfiprintf_r+0x1f0>)
 8005914:	a904      	add	r1, sp, #16
 8005916:	4638      	mov	r0, r7
 8005918:	f7fd fe9e 	bl	8003658 <_printf_float>
 800591c:	1c42      	adds	r2, r0, #1
 800591e:	4606      	mov	r6, r0
 8005920:	d1d6      	bne.n	80058d0 <_svfiprintf_r+0x174>
 8005922:	89ab      	ldrh	r3, [r5, #12]
 8005924:	065b      	lsls	r3, r3, #25
 8005926:	f53f af2d 	bmi.w	8005784 <_svfiprintf_r+0x28>
 800592a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800592c:	e72c      	b.n	8005788 <_svfiprintf_r+0x2c>
 800592e:	ab03      	add	r3, sp, #12
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	462a      	mov	r2, r5
 8005934:	4b05      	ldr	r3, [pc, #20]	@ (800594c <_svfiprintf_r+0x1f0>)
 8005936:	a904      	add	r1, sp, #16
 8005938:	4638      	mov	r0, r7
 800593a:	f7fe f925 	bl	8003b88 <_printf_i>
 800593e:	e7ed      	b.n	800591c <_svfiprintf_r+0x1c0>
 8005940:	08006498 	.word	0x08006498
 8005944:	080064a2 	.word	0x080064a2
 8005948:	08003659 	.word	0x08003659
 800594c:	080056a5 	.word	0x080056a5
 8005950:	0800649e 	.word	0x0800649e

08005954 <__sflush_r>:
 8005954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800595c:	0716      	lsls	r6, r2, #28
 800595e:	4605      	mov	r5, r0
 8005960:	460c      	mov	r4, r1
 8005962:	d454      	bmi.n	8005a0e <__sflush_r+0xba>
 8005964:	684b      	ldr	r3, [r1, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	dc02      	bgt.n	8005970 <__sflush_r+0x1c>
 800596a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800596c:	2b00      	cmp	r3, #0
 800596e:	dd48      	ble.n	8005a02 <__sflush_r+0xae>
 8005970:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005972:	2e00      	cmp	r6, #0
 8005974:	d045      	beq.n	8005a02 <__sflush_r+0xae>
 8005976:	2300      	movs	r3, #0
 8005978:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800597c:	682f      	ldr	r7, [r5, #0]
 800597e:	6a21      	ldr	r1, [r4, #32]
 8005980:	602b      	str	r3, [r5, #0]
 8005982:	d030      	beq.n	80059e6 <__sflush_r+0x92>
 8005984:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005986:	89a3      	ldrh	r3, [r4, #12]
 8005988:	0759      	lsls	r1, r3, #29
 800598a:	d505      	bpl.n	8005998 <__sflush_r+0x44>
 800598c:	6863      	ldr	r3, [r4, #4]
 800598e:	1ad2      	subs	r2, r2, r3
 8005990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005992:	b10b      	cbz	r3, 8005998 <__sflush_r+0x44>
 8005994:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005996:	1ad2      	subs	r2, r2, r3
 8005998:	2300      	movs	r3, #0
 800599a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800599c:	6a21      	ldr	r1, [r4, #32]
 800599e:	4628      	mov	r0, r5
 80059a0:	47b0      	blx	r6
 80059a2:	1c43      	adds	r3, r0, #1
 80059a4:	89a3      	ldrh	r3, [r4, #12]
 80059a6:	d106      	bne.n	80059b6 <__sflush_r+0x62>
 80059a8:	6829      	ldr	r1, [r5, #0]
 80059aa:	291d      	cmp	r1, #29
 80059ac:	d82b      	bhi.n	8005a06 <__sflush_r+0xb2>
 80059ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005a58 <__sflush_r+0x104>)
 80059b0:	410a      	asrs	r2, r1
 80059b2:	07d6      	lsls	r6, r2, #31
 80059b4:	d427      	bmi.n	8005a06 <__sflush_r+0xb2>
 80059b6:	2200      	movs	r2, #0
 80059b8:	6062      	str	r2, [r4, #4]
 80059ba:	04d9      	lsls	r1, r3, #19
 80059bc:	6922      	ldr	r2, [r4, #16]
 80059be:	6022      	str	r2, [r4, #0]
 80059c0:	d504      	bpl.n	80059cc <__sflush_r+0x78>
 80059c2:	1c42      	adds	r2, r0, #1
 80059c4:	d101      	bne.n	80059ca <__sflush_r+0x76>
 80059c6:	682b      	ldr	r3, [r5, #0]
 80059c8:	b903      	cbnz	r3, 80059cc <__sflush_r+0x78>
 80059ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80059cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059ce:	602f      	str	r7, [r5, #0]
 80059d0:	b1b9      	cbz	r1, 8005a02 <__sflush_r+0xae>
 80059d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80059d6:	4299      	cmp	r1, r3
 80059d8:	d002      	beq.n	80059e0 <__sflush_r+0x8c>
 80059da:	4628      	mov	r0, r5
 80059dc:	f7ff f9e0 	bl	8004da0 <_free_r>
 80059e0:	2300      	movs	r3, #0
 80059e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80059e4:	e00d      	b.n	8005a02 <__sflush_r+0xae>
 80059e6:	2301      	movs	r3, #1
 80059e8:	4628      	mov	r0, r5
 80059ea:	47b0      	blx	r6
 80059ec:	4602      	mov	r2, r0
 80059ee:	1c50      	adds	r0, r2, #1
 80059f0:	d1c9      	bne.n	8005986 <__sflush_r+0x32>
 80059f2:	682b      	ldr	r3, [r5, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d0c6      	beq.n	8005986 <__sflush_r+0x32>
 80059f8:	2b1d      	cmp	r3, #29
 80059fa:	d001      	beq.n	8005a00 <__sflush_r+0xac>
 80059fc:	2b16      	cmp	r3, #22
 80059fe:	d11e      	bne.n	8005a3e <__sflush_r+0xea>
 8005a00:	602f      	str	r7, [r5, #0]
 8005a02:	2000      	movs	r0, #0
 8005a04:	e022      	b.n	8005a4c <__sflush_r+0xf8>
 8005a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a0a:	b21b      	sxth	r3, r3
 8005a0c:	e01b      	b.n	8005a46 <__sflush_r+0xf2>
 8005a0e:	690f      	ldr	r7, [r1, #16]
 8005a10:	2f00      	cmp	r7, #0
 8005a12:	d0f6      	beq.n	8005a02 <__sflush_r+0xae>
 8005a14:	0793      	lsls	r3, r2, #30
 8005a16:	680e      	ldr	r6, [r1, #0]
 8005a18:	bf08      	it	eq
 8005a1a:	694b      	ldreq	r3, [r1, #20]
 8005a1c:	600f      	str	r7, [r1, #0]
 8005a1e:	bf18      	it	ne
 8005a20:	2300      	movne	r3, #0
 8005a22:	eba6 0807 	sub.w	r8, r6, r7
 8005a26:	608b      	str	r3, [r1, #8]
 8005a28:	f1b8 0f00 	cmp.w	r8, #0
 8005a2c:	dde9      	ble.n	8005a02 <__sflush_r+0xae>
 8005a2e:	6a21      	ldr	r1, [r4, #32]
 8005a30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005a32:	4643      	mov	r3, r8
 8005a34:	463a      	mov	r2, r7
 8005a36:	4628      	mov	r0, r5
 8005a38:	47b0      	blx	r6
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	dc08      	bgt.n	8005a50 <__sflush_r+0xfc>
 8005a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a46:	81a3      	strh	r3, [r4, #12]
 8005a48:	f04f 30ff 	mov.w	r0, #4294967295
 8005a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a50:	4407      	add	r7, r0
 8005a52:	eba8 0800 	sub.w	r8, r8, r0
 8005a56:	e7e7      	b.n	8005a28 <__sflush_r+0xd4>
 8005a58:	dfbffffe 	.word	0xdfbffffe

08005a5c <_fflush_r>:
 8005a5c:	b538      	push	{r3, r4, r5, lr}
 8005a5e:	690b      	ldr	r3, [r1, #16]
 8005a60:	4605      	mov	r5, r0
 8005a62:	460c      	mov	r4, r1
 8005a64:	b913      	cbnz	r3, 8005a6c <_fflush_r+0x10>
 8005a66:	2500      	movs	r5, #0
 8005a68:	4628      	mov	r0, r5
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
 8005a6c:	b118      	cbz	r0, 8005a76 <_fflush_r+0x1a>
 8005a6e:	6a03      	ldr	r3, [r0, #32]
 8005a70:	b90b      	cbnz	r3, 8005a76 <_fflush_r+0x1a>
 8005a72:	f7fe fa35 	bl	8003ee0 <__sinit>
 8005a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d0f3      	beq.n	8005a66 <_fflush_r+0xa>
 8005a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005a80:	07d0      	lsls	r0, r2, #31
 8005a82:	d404      	bmi.n	8005a8e <_fflush_r+0x32>
 8005a84:	0599      	lsls	r1, r3, #22
 8005a86:	d402      	bmi.n	8005a8e <_fflush_r+0x32>
 8005a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a8a:	f7fe fb3a 	bl	8004102 <__retarget_lock_acquire_recursive>
 8005a8e:	4628      	mov	r0, r5
 8005a90:	4621      	mov	r1, r4
 8005a92:	f7ff ff5f 	bl	8005954 <__sflush_r>
 8005a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a98:	07da      	lsls	r2, r3, #31
 8005a9a:	4605      	mov	r5, r0
 8005a9c:	d4e4      	bmi.n	8005a68 <_fflush_r+0xc>
 8005a9e:	89a3      	ldrh	r3, [r4, #12]
 8005aa0:	059b      	lsls	r3, r3, #22
 8005aa2:	d4e1      	bmi.n	8005a68 <_fflush_r+0xc>
 8005aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005aa6:	f7fe fb2d 	bl	8004104 <__retarget_lock_release_recursive>
 8005aaa:	e7dd      	b.n	8005a68 <_fflush_r+0xc>

08005aac <memmove>:
 8005aac:	4288      	cmp	r0, r1
 8005aae:	b510      	push	{r4, lr}
 8005ab0:	eb01 0402 	add.w	r4, r1, r2
 8005ab4:	d902      	bls.n	8005abc <memmove+0x10>
 8005ab6:	4284      	cmp	r4, r0
 8005ab8:	4623      	mov	r3, r4
 8005aba:	d807      	bhi.n	8005acc <memmove+0x20>
 8005abc:	1e43      	subs	r3, r0, #1
 8005abe:	42a1      	cmp	r1, r4
 8005ac0:	d008      	beq.n	8005ad4 <memmove+0x28>
 8005ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005aca:	e7f8      	b.n	8005abe <memmove+0x12>
 8005acc:	4402      	add	r2, r0
 8005ace:	4601      	mov	r1, r0
 8005ad0:	428a      	cmp	r2, r1
 8005ad2:	d100      	bne.n	8005ad6 <memmove+0x2a>
 8005ad4:	bd10      	pop	{r4, pc}
 8005ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ade:	e7f7      	b.n	8005ad0 <memmove+0x24>

08005ae0 <_sbrk_r>:
 8005ae0:	b538      	push	{r3, r4, r5, lr}
 8005ae2:	4d06      	ldr	r5, [pc, #24]	@ (8005afc <_sbrk_r+0x1c>)
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	4608      	mov	r0, r1
 8005aea:	602b      	str	r3, [r5, #0]
 8005aec:	f000 fb8c 	bl	8006208 <_sbrk>
 8005af0:	1c43      	adds	r3, r0, #1
 8005af2:	d102      	bne.n	8005afa <_sbrk_r+0x1a>
 8005af4:	682b      	ldr	r3, [r5, #0]
 8005af6:	b103      	cbz	r3, 8005afa <_sbrk_r+0x1a>
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	bd38      	pop	{r3, r4, r5, pc}
 8005afc:	20000424 	.word	0x20000424

08005b00 <memcpy>:
 8005b00:	440a      	add	r2, r1
 8005b02:	4291      	cmp	r1, r2
 8005b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b08:	d100      	bne.n	8005b0c <memcpy+0xc>
 8005b0a:	4770      	bx	lr
 8005b0c:	b510      	push	{r4, lr}
 8005b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b16:	4291      	cmp	r1, r2
 8005b18:	d1f9      	bne.n	8005b0e <memcpy+0xe>
 8005b1a:	bd10      	pop	{r4, pc}

08005b1c <__assert_func>:
 8005b1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b1e:	4614      	mov	r4, r2
 8005b20:	461a      	mov	r2, r3
 8005b22:	4b09      	ldr	r3, [pc, #36]	@ (8005b48 <__assert_func+0x2c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4605      	mov	r5, r0
 8005b28:	68d8      	ldr	r0, [r3, #12]
 8005b2a:	b954      	cbnz	r4, 8005b42 <__assert_func+0x26>
 8005b2c:	4b07      	ldr	r3, [pc, #28]	@ (8005b4c <__assert_func+0x30>)
 8005b2e:	461c      	mov	r4, r3
 8005b30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b34:	9100      	str	r1, [sp, #0]
 8005b36:	462b      	mov	r3, r5
 8005b38:	4905      	ldr	r1, [pc, #20]	@ (8005b50 <__assert_func+0x34>)
 8005b3a:	f000 f86f 	bl	8005c1c <fiprintf>
 8005b3e:	f000 f87f 	bl	8005c40 <abort>
 8005b42:	4b04      	ldr	r3, [pc, #16]	@ (8005b54 <__assert_func+0x38>)
 8005b44:	e7f4      	b.n	8005b30 <__assert_func+0x14>
 8005b46:	bf00      	nop
 8005b48:	20000018 	.word	0x20000018
 8005b4c:	080064ee 	.word	0x080064ee
 8005b50:	080064c0 	.word	0x080064c0
 8005b54:	080064b3 	.word	0x080064b3

08005b58 <_calloc_r>:
 8005b58:	b570      	push	{r4, r5, r6, lr}
 8005b5a:	fba1 5402 	umull	r5, r4, r1, r2
 8005b5e:	b93c      	cbnz	r4, 8005b70 <_calloc_r+0x18>
 8005b60:	4629      	mov	r1, r5
 8005b62:	f7ff f991 	bl	8004e88 <_malloc_r>
 8005b66:	4606      	mov	r6, r0
 8005b68:	b928      	cbnz	r0, 8005b76 <_calloc_r+0x1e>
 8005b6a:	2600      	movs	r6, #0
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	bd70      	pop	{r4, r5, r6, pc}
 8005b70:	220c      	movs	r2, #12
 8005b72:	6002      	str	r2, [r0, #0]
 8005b74:	e7f9      	b.n	8005b6a <_calloc_r+0x12>
 8005b76:	462a      	mov	r2, r5
 8005b78:	4621      	mov	r1, r4
 8005b7a:	f7fe fa4a 	bl	8004012 <memset>
 8005b7e:	e7f5      	b.n	8005b6c <_calloc_r+0x14>

08005b80 <__ascii_mbtowc>:
 8005b80:	b082      	sub	sp, #8
 8005b82:	b901      	cbnz	r1, 8005b86 <__ascii_mbtowc+0x6>
 8005b84:	a901      	add	r1, sp, #4
 8005b86:	b142      	cbz	r2, 8005b9a <__ascii_mbtowc+0x1a>
 8005b88:	b14b      	cbz	r3, 8005b9e <__ascii_mbtowc+0x1e>
 8005b8a:	7813      	ldrb	r3, [r2, #0]
 8005b8c:	600b      	str	r3, [r1, #0]
 8005b8e:	7812      	ldrb	r2, [r2, #0]
 8005b90:	1e10      	subs	r0, r2, #0
 8005b92:	bf18      	it	ne
 8005b94:	2001      	movne	r0, #1
 8005b96:	b002      	add	sp, #8
 8005b98:	4770      	bx	lr
 8005b9a:	4610      	mov	r0, r2
 8005b9c:	e7fb      	b.n	8005b96 <__ascii_mbtowc+0x16>
 8005b9e:	f06f 0001 	mvn.w	r0, #1
 8005ba2:	e7f8      	b.n	8005b96 <__ascii_mbtowc+0x16>

08005ba4 <_realloc_r>:
 8005ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba8:	4680      	mov	r8, r0
 8005baa:	4615      	mov	r5, r2
 8005bac:	460c      	mov	r4, r1
 8005bae:	b921      	cbnz	r1, 8005bba <_realloc_r+0x16>
 8005bb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	f7ff b967 	b.w	8004e88 <_malloc_r>
 8005bba:	b92a      	cbnz	r2, 8005bc8 <_realloc_r+0x24>
 8005bbc:	f7ff f8f0 	bl	8004da0 <_free_r>
 8005bc0:	2400      	movs	r4, #0
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bc8:	f000 f841 	bl	8005c4e <_malloc_usable_size_r>
 8005bcc:	4285      	cmp	r5, r0
 8005bce:	4606      	mov	r6, r0
 8005bd0:	d802      	bhi.n	8005bd8 <_realloc_r+0x34>
 8005bd2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005bd6:	d8f4      	bhi.n	8005bc2 <_realloc_r+0x1e>
 8005bd8:	4629      	mov	r1, r5
 8005bda:	4640      	mov	r0, r8
 8005bdc:	f7ff f954 	bl	8004e88 <_malloc_r>
 8005be0:	4607      	mov	r7, r0
 8005be2:	2800      	cmp	r0, #0
 8005be4:	d0ec      	beq.n	8005bc0 <_realloc_r+0x1c>
 8005be6:	42b5      	cmp	r5, r6
 8005be8:	462a      	mov	r2, r5
 8005bea:	4621      	mov	r1, r4
 8005bec:	bf28      	it	cs
 8005bee:	4632      	movcs	r2, r6
 8005bf0:	f7ff ff86 	bl	8005b00 <memcpy>
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	4640      	mov	r0, r8
 8005bf8:	f7ff f8d2 	bl	8004da0 <_free_r>
 8005bfc:	463c      	mov	r4, r7
 8005bfe:	e7e0      	b.n	8005bc2 <_realloc_r+0x1e>

08005c00 <__ascii_wctomb>:
 8005c00:	4603      	mov	r3, r0
 8005c02:	4608      	mov	r0, r1
 8005c04:	b141      	cbz	r1, 8005c18 <__ascii_wctomb+0x18>
 8005c06:	2aff      	cmp	r2, #255	@ 0xff
 8005c08:	d904      	bls.n	8005c14 <__ascii_wctomb+0x14>
 8005c0a:	228a      	movs	r2, #138	@ 0x8a
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c12:	4770      	bx	lr
 8005c14:	700a      	strb	r2, [r1, #0]
 8005c16:	2001      	movs	r0, #1
 8005c18:	4770      	bx	lr
	...

08005c1c <fiprintf>:
 8005c1c:	b40e      	push	{r1, r2, r3}
 8005c1e:	b503      	push	{r0, r1, lr}
 8005c20:	4601      	mov	r1, r0
 8005c22:	ab03      	add	r3, sp, #12
 8005c24:	4805      	ldr	r0, [pc, #20]	@ (8005c3c <fiprintf+0x20>)
 8005c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c2a:	6800      	ldr	r0, [r0, #0]
 8005c2c:	9301      	str	r3, [sp, #4]
 8005c2e:	f000 f83f 	bl	8005cb0 <_vfiprintf_r>
 8005c32:	b002      	add	sp, #8
 8005c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c38:	b003      	add	sp, #12
 8005c3a:	4770      	bx	lr
 8005c3c:	20000018 	.word	0x20000018

08005c40 <abort>:
 8005c40:	b508      	push	{r3, lr}
 8005c42:	2006      	movs	r0, #6
 8005c44:	f000 fa08 	bl	8006058 <raise>
 8005c48:	2001      	movs	r0, #1
 8005c4a:	f000 faf3 	bl	8006234 <_exit>

08005c4e <_malloc_usable_size_r>:
 8005c4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c52:	1f18      	subs	r0, r3, #4
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	bfbc      	itt	lt
 8005c58:	580b      	ldrlt	r3, [r1, r0]
 8005c5a:	18c0      	addlt	r0, r0, r3
 8005c5c:	4770      	bx	lr

08005c5e <__sfputc_r>:
 8005c5e:	6893      	ldr	r3, [r2, #8]
 8005c60:	3b01      	subs	r3, #1
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	b410      	push	{r4}
 8005c66:	6093      	str	r3, [r2, #8]
 8005c68:	da08      	bge.n	8005c7c <__sfputc_r+0x1e>
 8005c6a:	6994      	ldr	r4, [r2, #24]
 8005c6c:	42a3      	cmp	r3, r4
 8005c6e:	db01      	blt.n	8005c74 <__sfputc_r+0x16>
 8005c70:	290a      	cmp	r1, #10
 8005c72:	d103      	bne.n	8005c7c <__sfputc_r+0x1e>
 8005c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c78:	f000 b932 	b.w	8005ee0 <__swbuf_r>
 8005c7c:	6813      	ldr	r3, [r2, #0]
 8005c7e:	1c58      	adds	r0, r3, #1
 8005c80:	6010      	str	r0, [r2, #0]
 8005c82:	7019      	strb	r1, [r3, #0]
 8005c84:	4608      	mov	r0, r1
 8005c86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <__sfputs_r>:
 8005c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8e:	4606      	mov	r6, r0
 8005c90:	460f      	mov	r7, r1
 8005c92:	4614      	mov	r4, r2
 8005c94:	18d5      	adds	r5, r2, r3
 8005c96:	42ac      	cmp	r4, r5
 8005c98:	d101      	bne.n	8005c9e <__sfputs_r+0x12>
 8005c9a:	2000      	movs	r0, #0
 8005c9c:	e007      	b.n	8005cae <__sfputs_r+0x22>
 8005c9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ca2:	463a      	mov	r2, r7
 8005ca4:	4630      	mov	r0, r6
 8005ca6:	f7ff ffda 	bl	8005c5e <__sfputc_r>
 8005caa:	1c43      	adds	r3, r0, #1
 8005cac:	d1f3      	bne.n	8005c96 <__sfputs_r+0xa>
 8005cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005cb0 <_vfiprintf_r>:
 8005cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cb4:	460d      	mov	r5, r1
 8005cb6:	b09d      	sub	sp, #116	@ 0x74
 8005cb8:	4614      	mov	r4, r2
 8005cba:	4698      	mov	r8, r3
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	b118      	cbz	r0, 8005cc8 <_vfiprintf_r+0x18>
 8005cc0:	6a03      	ldr	r3, [r0, #32]
 8005cc2:	b90b      	cbnz	r3, 8005cc8 <_vfiprintf_r+0x18>
 8005cc4:	f7fe f90c 	bl	8003ee0 <__sinit>
 8005cc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005cca:	07d9      	lsls	r1, r3, #31
 8005ccc:	d405      	bmi.n	8005cda <_vfiprintf_r+0x2a>
 8005cce:	89ab      	ldrh	r3, [r5, #12]
 8005cd0:	059a      	lsls	r2, r3, #22
 8005cd2:	d402      	bmi.n	8005cda <_vfiprintf_r+0x2a>
 8005cd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005cd6:	f7fe fa14 	bl	8004102 <__retarget_lock_acquire_recursive>
 8005cda:	89ab      	ldrh	r3, [r5, #12]
 8005cdc:	071b      	lsls	r3, r3, #28
 8005cde:	d501      	bpl.n	8005ce4 <_vfiprintf_r+0x34>
 8005ce0:	692b      	ldr	r3, [r5, #16]
 8005ce2:	b99b      	cbnz	r3, 8005d0c <_vfiprintf_r+0x5c>
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	f000 f938 	bl	8005f5c <__swsetup_r>
 8005cec:	b170      	cbz	r0, 8005d0c <_vfiprintf_r+0x5c>
 8005cee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005cf0:	07dc      	lsls	r4, r3, #31
 8005cf2:	d504      	bpl.n	8005cfe <_vfiprintf_r+0x4e>
 8005cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf8:	b01d      	add	sp, #116	@ 0x74
 8005cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	0598      	lsls	r0, r3, #22
 8005d02:	d4f7      	bmi.n	8005cf4 <_vfiprintf_r+0x44>
 8005d04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d06:	f7fe f9fd 	bl	8004104 <__retarget_lock_release_recursive>
 8005d0a:	e7f3      	b.n	8005cf4 <_vfiprintf_r+0x44>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d10:	2320      	movs	r3, #32
 8005d12:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d16:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d1a:	2330      	movs	r3, #48	@ 0x30
 8005d1c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005ecc <_vfiprintf_r+0x21c>
 8005d20:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d24:	f04f 0901 	mov.w	r9, #1
 8005d28:	4623      	mov	r3, r4
 8005d2a:	469a      	mov	sl, r3
 8005d2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d30:	b10a      	cbz	r2, 8005d36 <_vfiprintf_r+0x86>
 8005d32:	2a25      	cmp	r2, #37	@ 0x25
 8005d34:	d1f9      	bne.n	8005d2a <_vfiprintf_r+0x7a>
 8005d36:	ebba 0b04 	subs.w	fp, sl, r4
 8005d3a:	d00b      	beq.n	8005d54 <_vfiprintf_r+0xa4>
 8005d3c:	465b      	mov	r3, fp
 8005d3e:	4622      	mov	r2, r4
 8005d40:	4629      	mov	r1, r5
 8005d42:	4630      	mov	r0, r6
 8005d44:	f7ff ffa2 	bl	8005c8c <__sfputs_r>
 8005d48:	3001      	adds	r0, #1
 8005d4a:	f000 80a7 	beq.w	8005e9c <_vfiprintf_r+0x1ec>
 8005d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d50:	445a      	add	r2, fp
 8005d52:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d54:	f89a 3000 	ldrb.w	r3, [sl]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 809f 	beq.w	8005e9c <_vfiprintf_r+0x1ec>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f04f 32ff 	mov.w	r2, #4294967295
 8005d64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d68:	f10a 0a01 	add.w	sl, sl, #1
 8005d6c:	9304      	str	r3, [sp, #16]
 8005d6e:	9307      	str	r3, [sp, #28]
 8005d70:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d74:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d76:	4654      	mov	r4, sl
 8005d78:	2205      	movs	r2, #5
 8005d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d7e:	4853      	ldr	r0, [pc, #332]	@ (8005ecc <_vfiprintf_r+0x21c>)
 8005d80:	f7fa fa2e 	bl	80001e0 <memchr>
 8005d84:	9a04      	ldr	r2, [sp, #16]
 8005d86:	b9d8      	cbnz	r0, 8005dc0 <_vfiprintf_r+0x110>
 8005d88:	06d1      	lsls	r1, r2, #27
 8005d8a:	bf44      	itt	mi
 8005d8c:	2320      	movmi	r3, #32
 8005d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d92:	0713      	lsls	r3, r2, #28
 8005d94:	bf44      	itt	mi
 8005d96:	232b      	movmi	r3, #43	@ 0x2b
 8005d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005da0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005da2:	d015      	beq.n	8005dd0 <_vfiprintf_r+0x120>
 8005da4:	9a07      	ldr	r2, [sp, #28]
 8005da6:	4654      	mov	r4, sl
 8005da8:	2000      	movs	r0, #0
 8005daa:	f04f 0c0a 	mov.w	ip, #10
 8005dae:	4621      	mov	r1, r4
 8005db0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005db4:	3b30      	subs	r3, #48	@ 0x30
 8005db6:	2b09      	cmp	r3, #9
 8005db8:	d94b      	bls.n	8005e52 <_vfiprintf_r+0x1a2>
 8005dba:	b1b0      	cbz	r0, 8005dea <_vfiprintf_r+0x13a>
 8005dbc:	9207      	str	r2, [sp, #28]
 8005dbe:	e014      	b.n	8005dea <_vfiprintf_r+0x13a>
 8005dc0:	eba0 0308 	sub.w	r3, r0, r8
 8005dc4:	fa09 f303 	lsl.w	r3, r9, r3
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	9304      	str	r3, [sp, #16]
 8005dcc:	46a2      	mov	sl, r4
 8005dce:	e7d2      	b.n	8005d76 <_vfiprintf_r+0xc6>
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	1d19      	adds	r1, r3, #4
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	9103      	str	r1, [sp, #12]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	bfbb      	ittet	lt
 8005ddc:	425b      	neglt	r3, r3
 8005dde:	f042 0202 	orrlt.w	r2, r2, #2
 8005de2:	9307      	strge	r3, [sp, #28]
 8005de4:	9307      	strlt	r3, [sp, #28]
 8005de6:	bfb8      	it	lt
 8005de8:	9204      	strlt	r2, [sp, #16]
 8005dea:	7823      	ldrb	r3, [r4, #0]
 8005dec:	2b2e      	cmp	r3, #46	@ 0x2e
 8005dee:	d10a      	bne.n	8005e06 <_vfiprintf_r+0x156>
 8005df0:	7863      	ldrb	r3, [r4, #1]
 8005df2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005df4:	d132      	bne.n	8005e5c <_vfiprintf_r+0x1ac>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	1d1a      	adds	r2, r3, #4
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	9203      	str	r2, [sp, #12]
 8005dfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e02:	3402      	adds	r4, #2
 8005e04:	9305      	str	r3, [sp, #20]
 8005e06:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005edc <_vfiprintf_r+0x22c>
 8005e0a:	7821      	ldrb	r1, [r4, #0]
 8005e0c:	2203      	movs	r2, #3
 8005e0e:	4650      	mov	r0, sl
 8005e10:	f7fa f9e6 	bl	80001e0 <memchr>
 8005e14:	b138      	cbz	r0, 8005e26 <_vfiprintf_r+0x176>
 8005e16:	9b04      	ldr	r3, [sp, #16]
 8005e18:	eba0 000a 	sub.w	r0, r0, sl
 8005e1c:	2240      	movs	r2, #64	@ 0x40
 8005e1e:	4082      	lsls	r2, r0
 8005e20:	4313      	orrs	r3, r2
 8005e22:	3401      	adds	r4, #1
 8005e24:	9304      	str	r3, [sp, #16]
 8005e26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e2a:	4829      	ldr	r0, [pc, #164]	@ (8005ed0 <_vfiprintf_r+0x220>)
 8005e2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e30:	2206      	movs	r2, #6
 8005e32:	f7fa f9d5 	bl	80001e0 <memchr>
 8005e36:	2800      	cmp	r0, #0
 8005e38:	d03f      	beq.n	8005eba <_vfiprintf_r+0x20a>
 8005e3a:	4b26      	ldr	r3, [pc, #152]	@ (8005ed4 <_vfiprintf_r+0x224>)
 8005e3c:	bb1b      	cbnz	r3, 8005e86 <_vfiprintf_r+0x1d6>
 8005e3e:	9b03      	ldr	r3, [sp, #12]
 8005e40:	3307      	adds	r3, #7
 8005e42:	f023 0307 	bic.w	r3, r3, #7
 8005e46:	3308      	adds	r3, #8
 8005e48:	9303      	str	r3, [sp, #12]
 8005e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e4c:	443b      	add	r3, r7
 8005e4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e50:	e76a      	b.n	8005d28 <_vfiprintf_r+0x78>
 8005e52:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e56:	460c      	mov	r4, r1
 8005e58:	2001      	movs	r0, #1
 8005e5a:	e7a8      	b.n	8005dae <_vfiprintf_r+0xfe>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	3401      	adds	r4, #1
 8005e60:	9305      	str	r3, [sp, #20]
 8005e62:	4619      	mov	r1, r3
 8005e64:	f04f 0c0a 	mov.w	ip, #10
 8005e68:	4620      	mov	r0, r4
 8005e6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e6e:	3a30      	subs	r2, #48	@ 0x30
 8005e70:	2a09      	cmp	r2, #9
 8005e72:	d903      	bls.n	8005e7c <_vfiprintf_r+0x1cc>
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d0c6      	beq.n	8005e06 <_vfiprintf_r+0x156>
 8005e78:	9105      	str	r1, [sp, #20]
 8005e7a:	e7c4      	b.n	8005e06 <_vfiprintf_r+0x156>
 8005e7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e80:	4604      	mov	r4, r0
 8005e82:	2301      	movs	r3, #1
 8005e84:	e7f0      	b.n	8005e68 <_vfiprintf_r+0x1b8>
 8005e86:	ab03      	add	r3, sp, #12
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	462a      	mov	r2, r5
 8005e8c:	4b12      	ldr	r3, [pc, #72]	@ (8005ed8 <_vfiprintf_r+0x228>)
 8005e8e:	a904      	add	r1, sp, #16
 8005e90:	4630      	mov	r0, r6
 8005e92:	f7fd fbe1 	bl	8003658 <_printf_float>
 8005e96:	4607      	mov	r7, r0
 8005e98:	1c78      	adds	r0, r7, #1
 8005e9a:	d1d6      	bne.n	8005e4a <_vfiprintf_r+0x19a>
 8005e9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e9e:	07d9      	lsls	r1, r3, #31
 8005ea0:	d405      	bmi.n	8005eae <_vfiprintf_r+0x1fe>
 8005ea2:	89ab      	ldrh	r3, [r5, #12]
 8005ea4:	059a      	lsls	r2, r3, #22
 8005ea6:	d402      	bmi.n	8005eae <_vfiprintf_r+0x1fe>
 8005ea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005eaa:	f7fe f92b 	bl	8004104 <__retarget_lock_release_recursive>
 8005eae:	89ab      	ldrh	r3, [r5, #12]
 8005eb0:	065b      	lsls	r3, r3, #25
 8005eb2:	f53f af1f 	bmi.w	8005cf4 <_vfiprintf_r+0x44>
 8005eb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005eb8:	e71e      	b.n	8005cf8 <_vfiprintf_r+0x48>
 8005eba:	ab03      	add	r3, sp, #12
 8005ebc:	9300      	str	r3, [sp, #0]
 8005ebe:	462a      	mov	r2, r5
 8005ec0:	4b05      	ldr	r3, [pc, #20]	@ (8005ed8 <_vfiprintf_r+0x228>)
 8005ec2:	a904      	add	r1, sp, #16
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	f7fd fe5f 	bl	8003b88 <_printf_i>
 8005eca:	e7e4      	b.n	8005e96 <_vfiprintf_r+0x1e6>
 8005ecc:	08006498 	.word	0x08006498
 8005ed0:	080064a2 	.word	0x080064a2
 8005ed4:	08003659 	.word	0x08003659
 8005ed8:	08005c8d 	.word	0x08005c8d
 8005edc:	0800649e 	.word	0x0800649e

08005ee0 <__swbuf_r>:
 8005ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ee2:	460e      	mov	r6, r1
 8005ee4:	4614      	mov	r4, r2
 8005ee6:	4605      	mov	r5, r0
 8005ee8:	b118      	cbz	r0, 8005ef2 <__swbuf_r+0x12>
 8005eea:	6a03      	ldr	r3, [r0, #32]
 8005eec:	b90b      	cbnz	r3, 8005ef2 <__swbuf_r+0x12>
 8005eee:	f7fd fff7 	bl	8003ee0 <__sinit>
 8005ef2:	69a3      	ldr	r3, [r4, #24]
 8005ef4:	60a3      	str	r3, [r4, #8]
 8005ef6:	89a3      	ldrh	r3, [r4, #12]
 8005ef8:	071a      	lsls	r2, r3, #28
 8005efa:	d501      	bpl.n	8005f00 <__swbuf_r+0x20>
 8005efc:	6923      	ldr	r3, [r4, #16]
 8005efe:	b943      	cbnz	r3, 8005f12 <__swbuf_r+0x32>
 8005f00:	4621      	mov	r1, r4
 8005f02:	4628      	mov	r0, r5
 8005f04:	f000 f82a 	bl	8005f5c <__swsetup_r>
 8005f08:	b118      	cbz	r0, 8005f12 <__swbuf_r+0x32>
 8005f0a:	f04f 37ff 	mov.w	r7, #4294967295
 8005f0e:	4638      	mov	r0, r7
 8005f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f12:	6823      	ldr	r3, [r4, #0]
 8005f14:	6922      	ldr	r2, [r4, #16]
 8005f16:	1a98      	subs	r0, r3, r2
 8005f18:	6963      	ldr	r3, [r4, #20]
 8005f1a:	b2f6      	uxtb	r6, r6
 8005f1c:	4283      	cmp	r3, r0
 8005f1e:	4637      	mov	r7, r6
 8005f20:	dc05      	bgt.n	8005f2e <__swbuf_r+0x4e>
 8005f22:	4621      	mov	r1, r4
 8005f24:	4628      	mov	r0, r5
 8005f26:	f7ff fd99 	bl	8005a5c <_fflush_r>
 8005f2a:	2800      	cmp	r0, #0
 8005f2c:	d1ed      	bne.n	8005f0a <__swbuf_r+0x2a>
 8005f2e:	68a3      	ldr	r3, [r4, #8]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	60a3      	str	r3, [r4, #8]
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	6022      	str	r2, [r4, #0]
 8005f3a:	701e      	strb	r6, [r3, #0]
 8005f3c:	6962      	ldr	r2, [r4, #20]
 8005f3e:	1c43      	adds	r3, r0, #1
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d004      	beq.n	8005f4e <__swbuf_r+0x6e>
 8005f44:	89a3      	ldrh	r3, [r4, #12]
 8005f46:	07db      	lsls	r3, r3, #31
 8005f48:	d5e1      	bpl.n	8005f0e <__swbuf_r+0x2e>
 8005f4a:	2e0a      	cmp	r6, #10
 8005f4c:	d1df      	bne.n	8005f0e <__swbuf_r+0x2e>
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4628      	mov	r0, r5
 8005f52:	f7ff fd83 	bl	8005a5c <_fflush_r>
 8005f56:	2800      	cmp	r0, #0
 8005f58:	d0d9      	beq.n	8005f0e <__swbuf_r+0x2e>
 8005f5a:	e7d6      	b.n	8005f0a <__swbuf_r+0x2a>

08005f5c <__swsetup_r>:
 8005f5c:	b538      	push	{r3, r4, r5, lr}
 8005f5e:	4b29      	ldr	r3, [pc, #164]	@ (8006004 <__swsetup_r+0xa8>)
 8005f60:	4605      	mov	r5, r0
 8005f62:	6818      	ldr	r0, [r3, #0]
 8005f64:	460c      	mov	r4, r1
 8005f66:	b118      	cbz	r0, 8005f70 <__swsetup_r+0x14>
 8005f68:	6a03      	ldr	r3, [r0, #32]
 8005f6a:	b90b      	cbnz	r3, 8005f70 <__swsetup_r+0x14>
 8005f6c:	f7fd ffb8 	bl	8003ee0 <__sinit>
 8005f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f74:	0719      	lsls	r1, r3, #28
 8005f76:	d422      	bmi.n	8005fbe <__swsetup_r+0x62>
 8005f78:	06da      	lsls	r2, r3, #27
 8005f7a:	d407      	bmi.n	8005f8c <__swsetup_r+0x30>
 8005f7c:	2209      	movs	r2, #9
 8005f7e:	602a      	str	r2, [r5, #0]
 8005f80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f84:	81a3      	strh	r3, [r4, #12]
 8005f86:	f04f 30ff 	mov.w	r0, #4294967295
 8005f8a:	e033      	b.n	8005ff4 <__swsetup_r+0x98>
 8005f8c:	0758      	lsls	r0, r3, #29
 8005f8e:	d512      	bpl.n	8005fb6 <__swsetup_r+0x5a>
 8005f90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f92:	b141      	cbz	r1, 8005fa6 <__swsetup_r+0x4a>
 8005f94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f98:	4299      	cmp	r1, r3
 8005f9a:	d002      	beq.n	8005fa2 <__swsetup_r+0x46>
 8005f9c:	4628      	mov	r0, r5
 8005f9e:	f7fe feff 	bl	8004da0 <_free_r>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fa6:	89a3      	ldrh	r3, [r4, #12]
 8005fa8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005fac:	81a3      	strh	r3, [r4, #12]
 8005fae:	2300      	movs	r3, #0
 8005fb0:	6063      	str	r3, [r4, #4]
 8005fb2:	6923      	ldr	r3, [r4, #16]
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	89a3      	ldrh	r3, [r4, #12]
 8005fb8:	f043 0308 	orr.w	r3, r3, #8
 8005fbc:	81a3      	strh	r3, [r4, #12]
 8005fbe:	6923      	ldr	r3, [r4, #16]
 8005fc0:	b94b      	cbnz	r3, 8005fd6 <__swsetup_r+0x7a>
 8005fc2:	89a3      	ldrh	r3, [r4, #12]
 8005fc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005fc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fcc:	d003      	beq.n	8005fd6 <__swsetup_r+0x7a>
 8005fce:	4621      	mov	r1, r4
 8005fd0:	4628      	mov	r0, r5
 8005fd2:	f000 f883 	bl	80060dc <__smakebuf_r>
 8005fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fda:	f013 0201 	ands.w	r2, r3, #1
 8005fde:	d00a      	beq.n	8005ff6 <__swsetup_r+0x9a>
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	60a2      	str	r2, [r4, #8]
 8005fe4:	6962      	ldr	r2, [r4, #20]
 8005fe6:	4252      	negs	r2, r2
 8005fe8:	61a2      	str	r2, [r4, #24]
 8005fea:	6922      	ldr	r2, [r4, #16]
 8005fec:	b942      	cbnz	r2, 8006000 <__swsetup_r+0xa4>
 8005fee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005ff2:	d1c5      	bne.n	8005f80 <__swsetup_r+0x24>
 8005ff4:	bd38      	pop	{r3, r4, r5, pc}
 8005ff6:	0799      	lsls	r1, r3, #30
 8005ff8:	bf58      	it	pl
 8005ffa:	6962      	ldrpl	r2, [r4, #20]
 8005ffc:	60a2      	str	r2, [r4, #8]
 8005ffe:	e7f4      	b.n	8005fea <__swsetup_r+0x8e>
 8006000:	2000      	movs	r0, #0
 8006002:	e7f7      	b.n	8005ff4 <__swsetup_r+0x98>
 8006004:	20000018 	.word	0x20000018

08006008 <_raise_r>:
 8006008:	291f      	cmp	r1, #31
 800600a:	b538      	push	{r3, r4, r5, lr}
 800600c:	4605      	mov	r5, r0
 800600e:	460c      	mov	r4, r1
 8006010:	d904      	bls.n	800601c <_raise_r+0x14>
 8006012:	2316      	movs	r3, #22
 8006014:	6003      	str	r3, [r0, #0]
 8006016:	f04f 30ff 	mov.w	r0, #4294967295
 800601a:	bd38      	pop	{r3, r4, r5, pc}
 800601c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800601e:	b112      	cbz	r2, 8006026 <_raise_r+0x1e>
 8006020:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006024:	b94b      	cbnz	r3, 800603a <_raise_r+0x32>
 8006026:	4628      	mov	r0, r5
 8006028:	f000 f830 	bl	800608c <_getpid_r>
 800602c:	4622      	mov	r2, r4
 800602e:	4601      	mov	r1, r0
 8006030:	4628      	mov	r0, r5
 8006032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006036:	f000 b817 	b.w	8006068 <_kill_r>
 800603a:	2b01      	cmp	r3, #1
 800603c:	d00a      	beq.n	8006054 <_raise_r+0x4c>
 800603e:	1c59      	adds	r1, r3, #1
 8006040:	d103      	bne.n	800604a <_raise_r+0x42>
 8006042:	2316      	movs	r3, #22
 8006044:	6003      	str	r3, [r0, #0]
 8006046:	2001      	movs	r0, #1
 8006048:	e7e7      	b.n	800601a <_raise_r+0x12>
 800604a:	2100      	movs	r1, #0
 800604c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006050:	4620      	mov	r0, r4
 8006052:	4798      	blx	r3
 8006054:	2000      	movs	r0, #0
 8006056:	e7e0      	b.n	800601a <_raise_r+0x12>

08006058 <raise>:
 8006058:	4b02      	ldr	r3, [pc, #8]	@ (8006064 <raise+0xc>)
 800605a:	4601      	mov	r1, r0
 800605c:	6818      	ldr	r0, [r3, #0]
 800605e:	f7ff bfd3 	b.w	8006008 <_raise_r>
 8006062:	bf00      	nop
 8006064:	20000018 	.word	0x20000018

08006068 <_kill_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4d07      	ldr	r5, [pc, #28]	@ (8006088 <_kill_r+0x20>)
 800606c:	2300      	movs	r3, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	4611      	mov	r1, r2
 8006074:	602b      	str	r3, [r5, #0]
 8006076:	f000 f8af 	bl	80061d8 <_kill>
 800607a:	1c43      	adds	r3, r0, #1
 800607c:	d102      	bne.n	8006084 <_kill_r+0x1c>
 800607e:	682b      	ldr	r3, [r5, #0]
 8006080:	b103      	cbz	r3, 8006084 <_kill_r+0x1c>
 8006082:	6023      	str	r3, [r4, #0]
 8006084:	bd38      	pop	{r3, r4, r5, pc}
 8006086:	bf00      	nop
 8006088:	20000424 	.word	0x20000424

0800608c <_getpid_r>:
 800608c:	f000 b894 	b.w	80061b8 <_getpid>

08006090 <__swhatbuf_r>:
 8006090:	b570      	push	{r4, r5, r6, lr}
 8006092:	460c      	mov	r4, r1
 8006094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006098:	2900      	cmp	r1, #0
 800609a:	b096      	sub	sp, #88	@ 0x58
 800609c:	4615      	mov	r5, r2
 800609e:	461e      	mov	r6, r3
 80060a0:	da0d      	bge.n	80060be <__swhatbuf_r+0x2e>
 80060a2:	89a3      	ldrh	r3, [r4, #12]
 80060a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80060a8:	f04f 0100 	mov.w	r1, #0
 80060ac:	bf14      	ite	ne
 80060ae:	2340      	movne	r3, #64	@ 0x40
 80060b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80060b4:	2000      	movs	r0, #0
 80060b6:	6031      	str	r1, [r6, #0]
 80060b8:	602b      	str	r3, [r5, #0]
 80060ba:	b016      	add	sp, #88	@ 0x58
 80060bc:	bd70      	pop	{r4, r5, r6, pc}
 80060be:	466a      	mov	r2, sp
 80060c0:	f000 f848 	bl	8006154 <_fstat_r>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	dbec      	blt.n	80060a2 <__swhatbuf_r+0x12>
 80060c8:	9901      	ldr	r1, [sp, #4]
 80060ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80060ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80060d2:	4259      	negs	r1, r3
 80060d4:	4159      	adcs	r1, r3
 80060d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80060da:	e7eb      	b.n	80060b4 <__swhatbuf_r+0x24>

080060dc <__smakebuf_r>:
 80060dc:	898b      	ldrh	r3, [r1, #12]
 80060de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060e0:	079d      	lsls	r5, r3, #30
 80060e2:	4606      	mov	r6, r0
 80060e4:	460c      	mov	r4, r1
 80060e6:	d507      	bpl.n	80060f8 <__smakebuf_r+0x1c>
 80060e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	6123      	str	r3, [r4, #16]
 80060f0:	2301      	movs	r3, #1
 80060f2:	6163      	str	r3, [r4, #20]
 80060f4:	b003      	add	sp, #12
 80060f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060f8:	ab01      	add	r3, sp, #4
 80060fa:	466a      	mov	r2, sp
 80060fc:	f7ff ffc8 	bl	8006090 <__swhatbuf_r>
 8006100:	9f00      	ldr	r7, [sp, #0]
 8006102:	4605      	mov	r5, r0
 8006104:	4639      	mov	r1, r7
 8006106:	4630      	mov	r0, r6
 8006108:	f7fe febe 	bl	8004e88 <_malloc_r>
 800610c:	b948      	cbnz	r0, 8006122 <__smakebuf_r+0x46>
 800610e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006112:	059a      	lsls	r2, r3, #22
 8006114:	d4ee      	bmi.n	80060f4 <__smakebuf_r+0x18>
 8006116:	f023 0303 	bic.w	r3, r3, #3
 800611a:	f043 0302 	orr.w	r3, r3, #2
 800611e:	81a3      	strh	r3, [r4, #12]
 8006120:	e7e2      	b.n	80060e8 <__smakebuf_r+0xc>
 8006122:	89a3      	ldrh	r3, [r4, #12]
 8006124:	6020      	str	r0, [r4, #0]
 8006126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800612a:	81a3      	strh	r3, [r4, #12]
 800612c:	9b01      	ldr	r3, [sp, #4]
 800612e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006132:	b15b      	cbz	r3, 800614c <__smakebuf_r+0x70>
 8006134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006138:	4630      	mov	r0, r6
 800613a:	f000 f81d 	bl	8006178 <_isatty_r>
 800613e:	b128      	cbz	r0, 800614c <__smakebuf_r+0x70>
 8006140:	89a3      	ldrh	r3, [r4, #12]
 8006142:	f023 0303 	bic.w	r3, r3, #3
 8006146:	f043 0301 	orr.w	r3, r3, #1
 800614a:	81a3      	strh	r3, [r4, #12]
 800614c:	89a3      	ldrh	r3, [r4, #12]
 800614e:	431d      	orrs	r5, r3
 8006150:	81a5      	strh	r5, [r4, #12]
 8006152:	e7cf      	b.n	80060f4 <__smakebuf_r+0x18>

08006154 <_fstat_r>:
 8006154:	b538      	push	{r3, r4, r5, lr}
 8006156:	4d07      	ldr	r5, [pc, #28]	@ (8006174 <_fstat_r+0x20>)
 8006158:	2300      	movs	r3, #0
 800615a:	4604      	mov	r4, r0
 800615c:	4608      	mov	r0, r1
 800615e:	4611      	mov	r1, r2
 8006160:	602b      	str	r3, [r5, #0]
 8006162:	f000 f821 	bl	80061a8 <_fstat>
 8006166:	1c43      	adds	r3, r0, #1
 8006168:	d102      	bne.n	8006170 <_fstat_r+0x1c>
 800616a:	682b      	ldr	r3, [r5, #0]
 800616c:	b103      	cbz	r3, 8006170 <_fstat_r+0x1c>
 800616e:	6023      	str	r3, [r4, #0]
 8006170:	bd38      	pop	{r3, r4, r5, pc}
 8006172:	bf00      	nop
 8006174:	20000424 	.word	0x20000424

08006178 <_isatty_r>:
 8006178:	b538      	push	{r3, r4, r5, lr}
 800617a:	4d06      	ldr	r5, [pc, #24]	@ (8006194 <_isatty_r+0x1c>)
 800617c:	2300      	movs	r3, #0
 800617e:	4604      	mov	r4, r0
 8006180:	4608      	mov	r0, r1
 8006182:	602b      	str	r3, [r5, #0]
 8006184:	f000 f820 	bl	80061c8 <_isatty>
 8006188:	1c43      	adds	r3, r0, #1
 800618a:	d102      	bne.n	8006192 <_isatty_r+0x1a>
 800618c:	682b      	ldr	r3, [r5, #0]
 800618e:	b103      	cbz	r3, 8006192 <_isatty_r+0x1a>
 8006190:	6023      	str	r3, [r4, #0]
 8006192:	bd38      	pop	{r3, r4, r5, pc}
 8006194:	20000424 	.word	0x20000424

08006198 <_close>:
 8006198:	4b02      	ldr	r3, [pc, #8]	@ (80061a4 <_close+0xc>)
 800619a:	2258      	movs	r2, #88	@ 0x58
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	f04f 30ff 	mov.w	r0, #4294967295
 80061a2:	4770      	bx	lr
 80061a4:	20000424 	.word	0x20000424

080061a8 <_fstat>:
 80061a8:	4b02      	ldr	r3, [pc, #8]	@ (80061b4 <_fstat+0xc>)
 80061aa:	2258      	movs	r2, #88	@ 0x58
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	f04f 30ff 	mov.w	r0, #4294967295
 80061b2:	4770      	bx	lr
 80061b4:	20000424 	.word	0x20000424

080061b8 <_getpid>:
 80061b8:	4b02      	ldr	r3, [pc, #8]	@ (80061c4 <_getpid+0xc>)
 80061ba:	2258      	movs	r2, #88	@ 0x58
 80061bc:	601a      	str	r2, [r3, #0]
 80061be:	f04f 30ff 	mov.w	r0, #4294967295
 80061c2:	4770      	bx	lr
 80061c4:	20000424 	.word	0x20000424

080061c8 <_isatty>:
 80061c8:	4b02      	ldr	r3, [pc, #8]	@ (80061d4 <_isatty+0xc>)
 80061ca:	2258      	movs	r2, #88	@ 0x58
 80061cc:	601a      	str	r2, [r3, #0]
 80061ce:	2000      	movs	r0, #0
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	20000424 	.word	0x20000424

080061d8 <_kill>:
 80061d8:	4b02      	ldr	r3, [pc, #8]	@ (80061e4 <_kill+0xc>)
 80061da:	2258      	movs	r2, #88	@ 0x58
 80061dc:	601a      	str	r2, [r3, #0]
 80061de:	f04f 30ff 	mov.w	r0, #4294967295
 80061e2:	4770      	bx	lr
 80061e4:	20000424 	.word	0x20000424

080061e8 <_lseek>:
 80061e8:	4b02      	ldr	r3, [pc, #8]	@ (80061f4 <_lseek+0xc>)
 80061ea:	2258      	movs	r2, #88	@ 0x58
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	f04f 30ff 	mov.w	r0, #4294967295
 80061f2:	4770      	bx	lr
 80061f4:	20000424 	.word	0x20000424

080061f8 <_read>:
 80061f8:	4b02      	ldr	r3, [pc, #8]	@ (8006204 <_read+0xc>)
 80061fa:	2258      	movs	r2, #88	@ 0x58
 80061fc:	601a      	str	r2, [r3, #0]
 80061fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006202:	4770      	bx	lr
 8006204:	20000424 	.word	0x20000424

08006208 <_sbrk>:
 8006208:	4a04      	ldr	r2, [pc, #16]	@ (800621c <_sbrk+0x14>)
 800620a:	6811      	ldr	r1, [r2, #0]
 800620c:	4603      	mov	r3, r0
 800620e:	b909      	cbnz	r1, 8006214 <_sbrk+0xc>
 8006210:	4903      	ldr	r1, [pc, #12]	@ (8006220 <_sbrk+0x18>)
 8006212:	6011      	str	r1, [r2, #0]
 8006214:	6810      	ldr	r0, [r2, #0]
 8006216:	4403      	add	r3, r0
 8006218:	6013      	str	r3, [r2, #0]
 800621a:	4770      	bx	lr
 800621c:	20000434 	.word	0x20000434
 8006220:	20000438 	.word	0x20000438

08006224 <_write>:
 8006224:	4b02      	ldr	r3, [pc, #8]	@ (8006230 <_write+0xc>)
 8006226:	2258      	movs	r2, #88	@ 0x58
 8006228:	601a      	str	r2, [r3, #0]
 800622a:	f04f 30ff 	mov.w	r0, #4294967295
 800622e:	4770      	bx	lr
 8006230:	20000424 	.word	0x20000424

08006234 <_exit>:
 8006234:	e7fe      	b.n	8006234 <_exit>
	...

08006238 <_init>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	bf00      	nop
 800623c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623e:	bc08      	pop	{r3}
 8006240:	469e      	mov	lr, r3
 8006242:	4770      	bx	lr

08006244 <_fini>:
 8006244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006246:	bf00      	nop
 8006248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800624a:	bc08      	pop	{r3}
 800624c:	469e      	mov	lr, r3
 800624e:	4770      	bx	lr
