
5. Printing statistics.

=== my_fifo_496 ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe_8                         3

=== scaler ===

   Number of wires:                 26
   Number of wire bits:             99
   Number of public wires:          16
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and_1                          2
     $dff_1                          1
     $dffe_8                         3
     $mux_1                          2
     $not_1                          4
     $reduce_and_2                   1
     $reduce_and_3                   1
     $sdff_1                         2
     scl_h_fltr                      1
     scl_v_fltr                      1

=== scl_h_fltr ===

   Number of wires:                 52
   Number of wire bits:            480
   Number of public wires:          42
   Number of public wire bits:     364
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add_10                         2
     $add_12                         8
     $dff_10                         2
     $dff_12                         8
     $dff_8                          2
     $dffe_8                        13
     sh_reg_1                       10

=== scl_v_fltr ===

   Number of wires:                 43
   Number of wire bits:            408
   Number of public wires:          33
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add_10                         2
     $add_12                         8
     $dff_10                         2
     $dff_12                         8
     $dff_8                          2
     $dffe_8                        10
     my_fifo_496                     7

=== sh_reg_1 ===

   Number of wires:                  4
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_8                         1

=== design hierarchy ===

   scaler                            1
     scl_h_fltr                      1
       sh_reg_1                     10
     scl_v_fltr                      1
       my_fifo_496                   7

   Number of wires:                203
   Number of wire bits:           1405
   Number of public wires:         173
   Number of public wire bits:    1163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $add_10                         4
     $add_12                        16
     $and_1                          2
     $dff_1                          1
     $dff_10                         4
     $dff_12                        16
     $dff_8                          4
     $dffe_8                        57
     $mux_1                          2
     $not_1                          4
     $reduce_and_2                   1
     $reduce_and_3                   1
     $sdff_1                         2

