[{"DBLP title": "The Accelerator Wall: Limits of Chip Specialization.", "DBLP authors": ["Adi Fuchs", "David Wentzlaff"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00023", "OA papers": [{"PaperId": "https://openalex.org/W2935480346", "PaperTitle": "The Accelerator Wall: Limits of Chip Specialization", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Adi Fuchs", "David Wentzlaff"]}]}, {"DBLP title": "Stretch: Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores.", "DBLP authors": ["Artemiy Margaritov", "Siddharth Gupta", "Rekai Gonz\u00e1lez-Alberquilla", "Boris Grot"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00024", "OA papers": [{"PaperId": "https://openalex.org/W2932629768", "PaperTitle": "Stretch: Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Edinburgh": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "Arm Ltd": 1.0, "School of Informatics": 1.0}, "Authors": ["Artemiy Margaritov", "Siddharth Gupta", "Rekai Gonzalez-Alberquilla", "Boris Grot"]}]}, {"DBLP title": "CIDR: A Cost-Effective In-Line Data Reduction System for Terabit-Per-Second Scale SSD Arrays.", "DBLP authors": ["Mohammadamin Ajdari", "Pyeongsu Park", "Joonsung Kim", "Dongup Kwon", "Jangwoo Kim"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00025", "OA papers": [{"PaperId": "https://openalex.org/W2926596943", "PaperTitle": "CIDR: A Cost-Effective In-Line Data Reduction System for Terabit-Per-Second Scale SSD Arrays", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Pohang University of Science and Technology": 1.0, "Seoul National University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Mohammadamin Ajdari", "Pyeongsu Park", "Joon Sung Kim", "Dongup Kwon", "Jangwoo Kim"]}]}, {"DBLP title": "Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA.", "DBLP authors": ["Ashish Venkat", "Harsha Basavaraj", "Dean M. Tullsen"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00026", "OA papers": [{"PaperId": "https://openalex.org/W2930660349", "PaperTitle": "Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Ashish Venkat", "Harsha Basavaraj", "Dean M. Tullsen"]}]}, {"DBLP title": "HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array.", "DBLP authors": ["Linghao Song", "Jiachen Mao", "Youwei Zhuo", "Xuehai Qian", "Hai Li", "Yiran Chen"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00027", "OA papers": [{"PaperId": "https://openalex.org/W2963358710", "PaperTitle": "HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array", "Year": 2019, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Duke University": 3.0, "University of Southern California": 2.0, "Qatar University": 1.0}, "Authors": ["Linghao Song", "Jiachen Mao", "Youwei Zhuo", "Xuehai Qian", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs.", "DBLP authors": ["Zhe Li", "Caiwen Ding", "Siyue Wang", "Wujie Wen", "Youwei Zhuo", "Chang Liu", "Qinru Qiu", "Wenyao Xu", "Xue Lin", "Xuehai Qian", "Yanzhi Wang"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00028", "OA papers": [{"PaperId": "https://openalex.org/W2904773682", "PaperTitle": "E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs", "Year": 2019, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Syracuse University": 2.0, "Northeastern University": 4.0, "Florida Int. Univ., Miami, FL, USA#TAB#": 1.0, "University of Southern California": 2.0, "Carnegie Mellon University": 1.0, "University at Buffalo, State University of New York": 1.0}, "Authors": ["Zhe Li", "Caiwen Ding", "Siyue Wang", "Wujie Wen", "Youwei Zhuo", "Chang Liu", "Qinru Qiu", "Wenyao Xu", "Xue Lin", "Xuehai Qian", "Yanzhi Wang"]}]}, {"DBLP title": "Bit Prudent In-Cache Acceleration of Deep Convolutional Neural Networks.", "DBLP authors": ["Xiaowei Wang", "Jiecao Yu", "Charles Augustine", "Ravi R. Iyer", "Reetuparna Das"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00029", "OA papers": [{"PaperId": "https://openalex.org/W2932154853", "PaperTitle": "Bit Prudent In-Cache Acceleration of Deep Convolutional Neural Networks", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Intel (United States)": 1.0}, "Authors": ["Xiaowei Wang", "Jiecao Yu", "Charles Augustine", "Ravi Iyer", "Reetuparna Das"]}]}, {"DBLP title": "Shortcut Mining: Exploiting Cross-Layer Shortcut Reuse in DCNN Accelerators.", "DBLP authors": ["Arash AziziMazreah", "Lizhong Chen"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00030", "OA papers": [{"PaperId": "https://openalex.org/W2933438941", "PaperTitle": "Shortcut Mining: Exploiting Cross-Layer Shortcut Reuse in DCNN Accelerators", "Year": 2019, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Oregon State University": 2.0}, "Authors": ["Arash Azizimazreah", "Lizhong Chen"]}]}, {"DBLP title": "Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server.", "DBLP authors": ["Yazhou Zu", "Daniel Richins", "Charles Lefurgy", "Vijay Janapa Reddi"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00031", "OA papers": [{"PaperId": "https://openalex.org/W2929844248", "PaperTitle": "Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM (United States)": 1.0, "Harvard University": 1.0}, "Authors": ["Yazhou Zu", "Daniel Richins", "Charles R. Lefurgy", "Vijay Janapa Reddi"]}]}, {"DBLP title": "\u03bcDPM: Dynamic Power Management for the Microsecond Era.", "DBLP authors": ["Chih-Hsun Chou", "Laxmi N. Bhuyan", "Daniel Wong"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00032", "OA papers": [{"PaperId": "https://openalex.org/W2925744458", "PaperTitle": "\u03bcDPM: Dynamic Power Management for the Microsecond Era", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Chih-Hsun Chou", "Laxmi N. Bhuyan", "Daniel Fu Keung Wong"]}]}, {"DBLP title": "Adaptive Voltage/Frequency Scaling and Core Allocation for Balanced Energy and Performance on Multicore CPUs.", "DBLP authors": ["George Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00033", "OA papers": [{"PaperId": "https://openalex.org/W2925904499", "PaperTitle": "Adaptive Voltage/Frequency Scaling and Core Allocation for Balanced Energy and Performance on Multicore CPUs", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National and Kapodistrian University of Athens": 3.0}, "Authors": ["George N. Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Resilient Low Voltage Accelerators for High Energy Efficiency.", "DBLP authors": ["Nandhini Chandramoorthy", "Karthik Swaminathan", "Martin Cochet", "Arun Paidimarri", "Schuyler Eldridge", "Rajiv V. Joshi", "Matthew M. Ziegler", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00034", "OA papers": [{"PaperId": "https://openalex.org/W2933569951", "PaperTitle": "Resilient Low Voltage Accelerators for High Energy Efficiency", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"IBM (United States)": 7.0, "STMicroelectronics (Switzerland)": 1.0, "National University of Singapore": 1.0}, "Authors": ["Nandhini Chandramoorthy", "Karthik Swaminathan", "Martin Cochet", "Arun Paidimarri", "Schuyler Eldridge", "Rajiv V. Joshi", "Matthew M. Ziegler", "Alper Buyuktosunoglu", "Pradip Bose"]}]}, {"DBLP title": "Pliant: Leveraging Approximation to Improve Datacenter Resource Efficiency.", "DBLP authors": ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00035", "OA papers": [{"PaperId": "https://openalex.org/W2932613261", "PaperTitle": "Pliant: Leveraging Approximation to Improve Datacenter Resource Efficiency", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"]}]}, {"DBLP title": "Kelp: QoS for Accelerated Machine Learning Systems.", "DBLP authors": ["Haishan Zhu", "David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Mattan Erez"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00036", "OA papers": [{"PaperId": "https://openalex.org/W2929502194", "PaperTitle": "Kelp: QoS for Accelerated Machine Learning Systems", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 2.0, "Google (United States)": 4.0}, "Authors": ["Haishan Zhu", "David Lo", "Liqun Cheng", "Rama K. Govindaraju", "Parthasarathy Ranganathan", "Mattan Erez"]}]}, {"DBLP title": "Enhancing Server Efficiency in the Face of Killer Microseconds.", "DBLP authors": ["Amirhossein Mirhosseini", "Akshitha Sriraman", "Thomas F. Wenisch"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00037", "OA papers": [{"PaperId": "https://openalex.org/W2931551785", "PaperTitle": "Enhancing Server Efficiency in the Face of Killer Microseconds", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Amirhossein Mirhosseini", "Akshitha Sriraman", "Thomas F. Wenisch"]}]}, {"DBLP title": "Poly: Efficient Heterogeneous System and Application Management for Interactive Applications.", "DBLP authors": ["Shuo Wang", "Yun Liang", "Wei Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00038", "OA papers": [{"PaperId": "https://openalex.org/W2931381785", "PaperTitle": "Poly: Efficient Heterogeneous System and Application Management for Interactive Applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Peking University": 2.0, "Nanchang University": 1.0}, "Authors": ["Shuo Wang", "Yun Liang", "Wei Zhang"]}]}, {"DBLP title": "The What's Next Intermittent Computing Architecture.", "DBLP authors": ["Karthik Ganesan", "Joshua San Miguel", "Natalie D. Enright Jerger"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00039", "OA papers": [{"PaperId": "https://openalex.org/W2933217055", "PaperTitle": "The What's Next Intermittent Computing Architecture", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Toronto": 2.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Karthik Ganesan", "Joshua San Miguel", "Natalie Enright Jerger"]}]}, {"DBLP title": "eQASM: An Executable Quantum Instruction Set Architecture.", "DBLP authors": ["Xiang Fu", "Leon Riesebos", "M. A. Rol", "Jeroen van Straten", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "V. Newsum", "K. K. L. Loh", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almud\u00e9ver", "Leonardo DiCarlo", "Koen Bertels"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00040", "OA papers": [{"PaperId": "https://openalex.org/W2886521985", "PaperTitle": "eQASM: An Executable Quantum Instruction Set Architecture", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"QuTech": 4.0, "Kavli Institute for Theoretical Sciences": 3.0, "Engineering (Italy)": 3.0, "TNO": 2.0, "QCD/DiCarlo Lab": 2.0, "Quantum Group (United States)": 1.0}, "Authors": ["Xiao Fu", "L. Riesebos", "M. A. Rol", "Jeroen van Straten", "J. van Someren", "Nader Khammassi", "I.M. Ashraf", "Roel Vermeulen", "V. Newsum", "Kelvin Loh", "J. C. de Sterke", "Wouter Vlothuizen", "Raymond N. Schouten", "Carmen G. Almudever", "Leonardo DiCarlo", "Koen Bertels"]}]}, {"DBLP title": "Reliability Evaluation of Mixed-Precision Architectures.", "DBLP authors": ["Fernando Fernandes dos Santos", "Caio B. Lunardi", "Daniel Oliveira", "Fabiano Libano", "Paolo Rech"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00041", "OA papers": [{"PaperId": "https://openalex.org/W2927956055", "PaperTitle": "Reliability Evaluation of Mixed-Precision Architectures", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Federal University of Rio Grande do Sul": 5.0}, "Authors": ["Fernando dos Santos", "Caio Lunardi", "Daniel V. Oliveira", "F. Libano", "Paolo Rech"]}]}, {"DBLP title": "Architecting Waferscale Processors - A GPU Case Study.", "DBLP authors": ["Saptadeep Pal", "Daniel Petrisko", "Matthew Tomei", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00042", "OA papers": [{"PaperId": "https://openalex.org/W2929862812", "PaperTitle": "Architecting Waferscale Processors - A GPU Case Study", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California at Los Angeles": 3.0, "University of Illinois Urbana-Champaign": 2.0, "Information Trust Institute": 1.0}, "Authors": ["Saptadeep Pal", "Daniel Petrisko", "Matthew Tomei", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"]}]}, {"DBLP title": "Conditional Speculation: An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks.", "DBLP authors": ["Peinan Li", "Lutan Zhao", "Rui Hou", "Lixin Zhang", "Dan Meng"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00043", "OA papers": [{"PaperId": "https://openalex.org/W2933306136", "PaperTitle": "Conditional Speculation: An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Chinese Academy of Sciences": 4.0, "Institute of Computing Technology": 1.0}, "Authors": ["Peinan Li", "Lutan Zhao", "Rui Hou", "Lixin Zhang", "Dan Meng"]}]}, {"DBLP title": "FPGA Accelerated INDEL Realignment in the Cloud.", "DBLP authors": ["Lisa Wu", "David Bruns-Smith", "Frank A. Nothaft", "Qijing Huang", "Sagar Karandikar", "Johnny Le", "Andrew Lin", "Howard Mao", "Brendan Sweeney", "Krste Asanovic", "David A. Patterson", "Anthony D. Joseph"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00044", "OA papers": [{"PaperId": "https://openalex.org/W2928905502", "PaperTitle": "FPGA Accelerated INDEL Realignment in the Cloud", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Berkeley": 9.0}, "Authors": ["Lisa M. Wu", "David Bruns-Smith", "Frank E. Nothaft", "Qijing Huang", "Sagar Karandikar", "Johnny Le", "Andrew Lin", "Howard Mao", "Brendan Sweeney", "Krste Asanovic", "David A. Patterson", "Anthony D. Joseph"]}]}, {"DBLP title": "POWERT Channels: A Novel Class of Covert CommunicationExploiting Power Management Vulnerabilities.", "DBLP authors": ["S. Karen Khatamifard", "Longfei Wang", "Amitabh Das", "Sel\u00e7uk K\u00f6se", "Ulya R. Karpuzcu"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00045", "OA papers": [{"PaperId": "https://openalex.org/W2935014333", "PaperTitle": "POWERT Channels: A Novel Class of Covert CommunicationExploiting Power Management Vulnerabilities", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Minnesota\u2010Twin Cities": 1.0, "University of South Florida": 1.0, "Intel (United States)": 1.0, "University of Rochester": 1.0, "University of Minnesota": 1.0}, "Authors": ["S. Karen Khatamifard", "Longfei Wang", "Amitabh Das", "Selcuk Kose", "Ulya R. Karpuzcu"]}]}, {"DBLP title": "Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST.", "DBLP authors": ["Shrikanth Ganapathy", "John Kalamatianos", "Bradford M. Beckmann", "Steven Raasch", "Lukasz G. Szafaryn"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00046", "OA papers": [{"PaperId": "https://openalex.org/W2931970192", "PaperTitle": "Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Advanced Micro Devices (Canada)": 4.0, "University of Virginia": 1.0}, "Authors": ["Shrikanth Ganapathy", "John Kalamatianos", "Bradford M. Beckmann", "Steven Raasch", "Lukasz G. Szafaryn"]}]}, {"DBLP title": "Gables: A Roofline Model for Mobile SoCs.", "DBLP authors": ["Mark D. Hill", "Vijay Janapa Reddi"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00047", "OA papers": [{"PaperId": "https://openalex.org/W2928598815", "PaperTitle": "Gables: A Roofline Model for Mobile SoCs", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Harvard University": 1.0}, "Authors": ["Mark D. Hill", "Vijay Janapa Reddi"]}]}, {"DBLP title": "Machine Learning at Facebook: Understanding Inference at the Edge.", "DBLP authors": ["Carole-Jean Wu", "David Brooks", "Kevin Chen", "Douglas Chen", "Sy Choudhury", "Marat Dukhan", "Kim M. Hazelwood", "Eldad Isaac", "Yangqing Jia", "Bill Jia", "Tommer Leyvand", "Hao Lu", "Yang Lu", "Lin Qiao", "Brandon Reagen", "Joe Spisak", "Fei Sun", "Andrew Tulloch", "Peter Vajda", "Xiaodong Wang", "Yanghan Wang", "Bram Wasti", "Yiming Wu", "Ran Xian", "Sungjoo Yoo", "Peizhao Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00048", "OA papers": [{"PaperId": "https://openalex.org/W2931743911", "PaperTitle": "Machine Learning at Facebook: Understanding Inference at the Edge", "Year": 2019, "CitationCount": 257, "EstimatedCitation": 257, "Affiliations": {"Meta (Israel)": 25.5, "Seoul National University": 0.5}, "Authors": ["Carole-Jean Wu", "David J. Brooks", "Kevin J. Chen", "Douglas A. Chen", "Sy Choudhury", "Marat Dukhan", "Kim Hazelwood", "Eldad Isaac", "Yangqing Jia", "Bill Jia", "Tommer Leyvand", "Hao Lu", "Yang Lu", "Lin Qiao", "Brandon Reagen", "Joe Spisak", "Fei Sun", "Andrew J. Tulloch", "Peter Vajda", "Xiaodong Wang", "Yanghan Wang", "Bram Wasti", "Yiming Wu", "Ran Xian", "Sungjoo Yoo", "Peizhao Zhang"]}]}, {"DBLP title": "VIP: A Versatile Inference Processor.", "DBLP authors": ["Skand Hurkat", "Jos\u00e9 F. Mart\u00ednez"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00049", "OA papers": [{"PaperId": "https://openalex.org/W2928010249", "PaperTitle": "VIP: A Versatile Inference Processor", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Skand Hurkat", "Jos\u00e9 Luis Mart\u00ednez"]}]}, {"DBLP title": "Darwin-WGA: A Co-processor Provides Increased Sensitivity in Whole Genome Alignments with High Speedup.", "DBLP authors": ["Yatish Turakhia", "Sneha D. Goenka", "Gill Bejerano", "William J. Dally"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00050", "OA papers": [{"PaperId": "https://openalex.org/W2935576241", "PaperTitle": "Darwin-WGA: A Co-processor Provides Increased Sensitivity in Whole Genome Alignments with High Speedup", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Stanford University": 3.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Yatish Turakhia", "Sneha D. Goenka", "Gill Bejerano", "William J. Dally"]}]}, {"DBLP title": "Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads.", "DBLP authors": ["Abanti Basak", "Shuangchen Li", "Xing Hu", "Sang Min Oh", "Xinfeng Xie", "Li Zhao", "Xiaowei Jiang", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00051", "OA papers": [{"PaperId": "https://openalex.org/W2929131209", "PaperTitle": "Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads", "Year": 2019, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of California, Santa Barbara": 6.0, "Alibaba Group (China)": 2.0}, "Authors": ["Abanti Basak", "Shuangchen Li", "Xing Hu", "Sang Cheul Oh", "Xinfeng Xie", "Hailong Li", "Xiaowei Jiang", "Yuan Xie"]}]}, {"DBLP title": "FPGA-Based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data.", "DBLP authors": ["Sujoy Sinha Roy", "Furkan Turan", "Kimmo J\u00e4rvinen", "Frederik Vercauteren", "Ingrid Verbauwhede"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00052", "OA papers": [{"PaperId": "https://openalex.org/W2934510082", "PaperTitle": "FPGA-Based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Imec": 2.0, "KU Leuven": 2.0, "University of Helsinki": 1.0}, "Authors": ["Sujoy Sinha Roy", "Furkan Turan", "Kimmo J\u00e4rvinen", "Frederik Vercauteren", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Bingo Spatial Data Prefetcher.", "DBLP authors": ["Mohammad Bakhshalipour", "Mehran Shakerinava", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00053", "OA papers": [{"PaperId": "https://openalex.org/W2930718998", "PaperTitle": "Bingo Spatial Data Prefetcher", "Year": 2019, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Sharif University of Technology": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Mohammad Bakhshalipour", "Mehran Shakerinava", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory.", "DBLP authors": ["Thomas Shull", "Jiho Choi", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Josep Torrellas"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00054", "OA papers": [{"PaperId": "https://openalex.org/W2928396798", "PaperTitle": "NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Intel (United States)": 1.0}, "Authors": ["Thomas Shull", "Ji-Ho Choi", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Josep Torrellas"]}]}, {"DBLP title": "FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads.", "DBLP authors": ["Jie Zhang", "Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00055", "OA papers": [{"PaperId": "https://openalex.org/W2962947399", "PaperTitle": "FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yonsei University": 1.0, "School of Integrated Technology": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Jie Zhang", "Myoungsoo Jung", "Mahmut Kandemir"]}]}, {"DBLP title": "Featherlight Reuse-Distance Measurement.", "DBLP authors": ["Qingsen Wang", "Xu Liu", "Milind Chabbi"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00056", "OA papers": [{"PaperId": "https://openalex.org/W2928156253", "PaperTitle": "Featherlight Reuse-Distance Measurement", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"William & Mary": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Qingsen Wang", "Xu Liu", "Milind Chabbi"]}]}, {"DBLP title": "Efficient Load Value Prediction Using Multiple Predictors and Filters.", "DBLP authors": ["Rami Sheikh", "Derek Hower"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00057", "OA papers": [{"PaperId": "https://openalex.org/W2934240089", "PaperTitle": "Efficient Load Value Prediction Using Multiple Predictors and Filters", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Qualcomm (United Kingdom)": 2.0}, "Authors": ["Rami Mohammad Al Sheikh", "Derek R. Hower"]}]}, {"DBLP title": "BRB: Mitigating Branch Predictor Side-Channels.", "DBLP authors": ["Ilias Vougioukas", "Nikos Nikoleris", "Andreas Sandberg", "Stephan Diestelhorst", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00058", "OA papers": [{"PaperId": "https://openalex.org/W2905418916", "PaperTitle": "BRB: Mitigating Branch Predictor Side-Channels", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"American Rock Mechanics Association": 4.0, "University of Southampton": 2.0}, "Authors": ["Ilias Vougioukas", "Nikos Nikoleris", "Andreas Sandberg", "Stephan Diestelhorst", "Bashir M. Al-Hashimi", "Geoff V. Merrett"]}]}, {"DBLP title": "Elastic Instruction Fetching.", "DBLP authors": ["Arthur Perais", "Rami Sheikh", "Luke Yen", "Michael McIlvaine", "Robert D. Clancy"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00059", "OA papers": [{"PaperId": "https://openalex.org/W2930708881", "PaperTitle": "Elastic Instruction Fetching", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0, "Qualcomm (United Kingdom)": 3.0}, "Authors": ["Arthur Perais", "Rami Mohammad Al Sheikh", "Luke Yen", "Michael Scott Mcilvaine", "Robert Douglas Clancy"]}]}, {"DBLP title": "Poise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning.", "DBLP authors": ["Saumay Dublish", "Vijay Nagarajan", "Nigel P. Topham"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00061", "OA papers": [{"PaperId": "https://openalex.org/W2934426651", "PaperTitle": "Poise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Saumay Dublish", "Vijay Nagarajan", "Nigel Topham"]}]}, {"DBLP title": "A Hybrid Framework for Fast and Accurate GPU Performance Estimation through Source-Level Analysis and Trace-Based Simulation.", "DBLP authors": ["Xiebing Wang", "Kai Huang", "Alois C. Knoll", "Xuehai Qian"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00062", "OA papers": [{"PaperId": "https://openalex.org/W2930604630", "PaperTitle": "A Hybrid Framework for Fast and Accurate GPU Performance Estimation through Source-Level Analysis and Trace-Based Simulation", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Munich": 2.0, "Sun Yat-sen University": 1.0, "University of Southern California": 1.0}, "Authors": ["Xiebing Wang", "Kai Huang", "Alois Knoll", "Xuehai Qian"]}]}, {"DBLP title": "Understanding the Future of Energy Efficiency in Multi-Module GPUs.", "DBLP authors": ["Akhil Arunkumar", "Evgeny Bolotin", "David W. Nellans", "Carole-Jean Wu"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00063", "OA papers": [{"PaperId": "https://openalex.org/W2933483662", "PaperTitle": "Understanding the Future of Energy Efficiency in Multi-Module GPUs", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Arizona State University": 1.0, "Nvidia (United Kingdom)": 2.0, "Embedded Systems (United States)": 1.0}, "Authors": ["Akhil Arunkumar", "Evgeny Bolotin", "David Nellans", "Carole-Jean Wu"]}]}, {"DBLP title": "R3-DLA (Reduce, Reuse, Recycle): A More Efficient Approach to Decoupled Look-Ahead Architectures.", "DBLP authors": ["Sushant Kondguli", "Michael C. Huang"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00064", "OA papers": [{"PaperId": "https://openalex.org/W2903916265", "PaperTitle": "R3-DLA (Reduce, Reuse, Recycle): A More Efficient Approach to Decoupled Look-Ahead Architectures", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Sushant Kondguli", "Michael H. Huang"]}]}, {"DBLP title": "Recycling Data Slack in Out-of-Order Cores.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00065", "OA papers": [{"PaperId": "https://openalex.org/W2930134008", "PaperTitle": "Recycling Data Slack in Out-of-Order Cores", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"]}]}, {"DBLP title": "Freeway: Maximizing MLP for Slice-Out-of-Order Execution.", "DBLP authors": ["Rakesh Kumar", "Mehdi Alipour", "David Black-Schaffer"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00009", "OA papers": [{"PaperId": "https://openalex.org/W2931925202", "PaperTitle": "Freeway: Maximizing MLP for Slice-Out-of-Order Execution", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Norwegian University of Science and Technology": 1.0, "Uppsala University": 2.0}, "Authors": ["Rakesh Kumar", "Mohammad Amin Alipour", "David Black-Schaffer"]}]}, {"DBLP title": "Enabling Transparent Memory-Compression for Commodity Memory Systems.", "DBLP authors": ["Vinson Young", "Sanjay Kariyappa", "Moinuddin K. Qureshi"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00010", "OA papers": [{"PaperId": "https://openalex.org/W2929420026", "PaperTitle": "Enabling Transparent Memory-Compression for Commodity Memory Systems", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Vinson Young", "Sanjay Kariyappa", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput.", "DBLP authors": ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Lois Orosa", "Onur Mutlu"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00011", "OA papers": [{"PaperId": "https://openalex.org/W2905808651", "PaperTitle": "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput", "Year": 2019, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"ETH Zurich": 5.0}, "Authors": ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Lois Orosa", "Onur Mutlu"]}]}, {"DBLP title": "PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems.", "DBLP authors": ["Apostolos Kokolis", "Dimitrios Skarlatos", "Josep Torrellas"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00012", "OA papers": [{"PaperId": "https://openalex.org/W2930731691", "PaperTitle": "PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Information Trust Institute": 1.0}, "Authors": ["Apostolos Kokolis", "Dimitrios Skarlatos", "Josep Torrellas"]}]}, {"DBLP title": "PIM-VR: Erasing Motion Anomalies In Highly-Interactive Virtual Reality World with Customized Memory Cube.", "DBLP authors": ["Chenhao Xie", "Xingyao Zhang", "Ang Li", "Xin Fu", "Shuaiwen Song"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00013", "OA papers": [{"PaperId": "https://openalex.org/W2933109814", "PaperTitle": "PIM-VR: Erasing Motion Anomalies In Highly-Interactive Virtual Reality World with Customized Memory Cube", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Houston": 3.0, "Pacific Northwest National Laboratory": 2.0}, "Authors": ["Chenhao Xie", "Xingyao Zhang", "Ang Li", "Xin Fu", "Shuaiwen Leon Song"]}]}, {"DBLP title": "Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline.", "DBLP authors": ["Mart\u00ed Anglada", "Enrique de Lucas", "Joan-Manuel Parcerisa", "Juan L. Arag\u00f3n", "Pedro Marcuello", "Antonio Gonz\u00e1lez"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00014", "OA papers": [{"PaperId": "https://openalex.org/W2884598944", "PaperTitle": "Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Semidynamics Technology Services, Barcelona": 1.0, "University of Murcia": 2.0}, "Authors": ["Mart\u00ed Anglada", "Enrique Marco de Lucas", "Joan-Manuel Parcerisa", "Juan L. Arag\u00f3n", "Pedro Marcuello", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline.", "DBLP authors": ["Mart\u00ed Anglada", "Enrique de Lucas", "Joan-Manuel Parcerisa", "Juan L. Arag\u00f3n", "Antonio Gonz\u00e1lez"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00015", "OA papers": [{"PaperId": "https://openalex.org/W2931700347", "PaperTitle": "Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Semidynamics Technology Services, Barcelona": 1.0, "University of Murcia": 1.0}, "Authors": ["Mart\u00ed Anglada", "Enrique Marco de Lucas", "Joan-Manuel Parcerisa", "Juan L. Arag\u00f3n", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "String Figure: A Scalable and Elastic Memory Network Architecture.", "DBLP authors": ["Matheus Ogleari", "Ye Yu", "Chen Qian", "Ethan L. Miller", "Jishen Zhao"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00016", "OA papers": [{"PaperId": "https://openalex.org/W2933205859", "PaperTitle": "String Figure: A Scalable and Elastic Memory Network Architecture", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San DieRO": 2.0, "University of Kentucky": 1.0, "University of California, Santa Cruz": 1.0, "Pure Storage (United States)": 1.0}, "Authors": ["Matheus Ogleari", "Ye Yu", "Chen Qian", "Ethan L. Miller", "Jishen Zhao"]}]}, {"DBLP title": "NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks.", "DBLP authors": ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00017", "OA papers": [{"PaperId": "https://openalex.org/W2930624726", "PaperTitle": "NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"]}]}, {"DBLP title": "Active-Routing: Compute on the Way for Near-Data Processing.", "DBLP authors": ["Jiayi Huang", "Ramprakash Reddy Puli", "Pritam Majumder", "Sungkeun Kim", "Rahul Boyapati", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00018", "OA papers": [{"PaperId": "https://openalex.org/W2911393769", "PaperTitle": "Active-Routing: Compute on the Way for Near-Data Processing", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Texas A&M University": 6.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Jiayi Huang", "Ramprakash Reddy Puli", "Pritam Majumder", "Sung-Keun Kim", "Rahul Boyapati", "Ki Hwan Yum", "Eun Kyung Kim"]}]}, {"DBLP title": "Understanding the Impact of Socket Density in Density Optimized Servers.", "DBLP authors": ["Manish Arora", "Matt Skach", "Wei Huang", "Xudong An", "Jason Mars", "Lingjia Tang", "Dean M. Tullsen"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00066", "OA papers": [{"PaperId": "https://openalex.org/W2929751220", "PaperTitle": "Understanding the Impact of Socket Density in Density Optimized Servers", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Micro Devices (Canada)": 3.0, "University of Michigan\u2013Ann Arbor": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Manish Arora", "Matt Skach", "Wei Huang", "Xudong An", "Jason Mars", "Lingjia Tang", "Dean M. Tullsen"]}]}, {"DBLP title": "A Scalable Priority-Aware Approach to Managing Data Center Server Power.", "DBLP authors": ["Yang Li", "Charles R. Lefurgy", "Karthick Rajamani", "Malcolm S. Allen-Ware", "Guillermo J. Silva", "Daniel D. Heimsoth", "Saugata Ghose", "Onur Mutlu"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00067", "OA papers": [{"PaperId": "https://openalex.org/W2934609880", "PaperTitle": "A Scalable Priority-Aware Approach to Managing Data Center Server Power", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"IBM": 5.0, "Carnegie Mellon University": 1.0, "ETH Zurich": 1.0}, "Authors": ["Yan Li", "Charles R. Lefurgy", "Karthick Rajamani", "Malcolm S. Allen-Ware", "Guillermo A. Silva", "Daniel J. Heimsoth", "Saugata Ghose", "Onur Mutlu"]}]}, {"DBLP title": "Power Aware Heterogeneous Node Assembly.", "DBLP authors": ["Bilge Acun", "Alper Buyuktosunoglu", "Eun Kyung Lee", "Yoonho Park"], "year": 2019, "doi": "https://doi.org/10.1109/HPCA.2019.00068", "OA papers": [{"PaperId": "https://openalex.org/W2932633961", "PaperTitle": "Power Aware Heterogeneous Node Assembly", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Bilge Acun", "Alper Buyuktosunoglu", "Eun Lee", "Yoonho Park"]}]}]