digraph "CFG for '_Z8to_floatPfPii' function" {
	label="CFG for '_Z8to_floatPfPii' function";

	Node0x6216030 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = add i32 %11, %4\l  %13 = icmp slt i32 %12, %2\l  br i1 %13, label %14, label %20\l|{<s0>T|<s1>F}}"];
	Node0x6216030:s0 -> Node0x6217f00;
	Node0x6216030:s1 -> Node0x6217f90;
	Node0x6217f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %15\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %18 = sitofp i32 %17 to float\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  store float %18, float addrspace(1)* %19, align 4, !tbaa !11\l  br label %20\l}"];
	Node0x6217f00 -> Node0x6217f90;
	Node0x6217f90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  ret void\l}"];
}
