# Bus Protocol Verification (Private Repository)
Functional Verification of AMBA APB, AHB, AXI Slave, I2C Slave, and SPI Controller

This repository contains the full SystemVerilog/UVM-based functional verification environments developed for standard bus protocol controllers. It includes reusable agent-based architectures, constrained-random testing, assertions, and coverage models.

> **Note:** This is a private repository containing internal verification work. Redistribution or reuse of the contents is strictly prohibited.

---

## ğŸ“ Directory Structure

```
bus-protocol-verification/
â”‚
â”œâ”€â”€ apb/
â”‚   â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ agent/
â”‚   â”‚   â”œâ”€â”€ environment/
â”‚   â”‚   â”œâ”€â”€ sequence_library/
â”‚   â”‚   â”œâ”€â”€ test/
â”‚   â”‚   â””â”€â”€ top/
â”‚   â”œâ”€â”€ sim/
â”‚   â””â”€â”€ defines/
â”‚
â”œâ”€â”€ ahb/
â”‚   â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ agent/
â”‚   â”‚   â”œâ”€â”€ environment/
â”‚   â”‚   â”œâ”€â”€ sequence_library/
â”‚   â”‚   â”œâ”€â”€ test/
â”‚   â”‚   â””â”€â”€ top/
â”‚   â”œâ”€â”€ sim/
â”‚   â””â”€â”€ defines/
â”‚
â”œâ”€â”€ axi/
â”‚   â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ agent/
â”‚   â”‚   â”œâ”€â”€ environment/
â”‚   â”‚   â”œâ”€â”€ sequence_library/
â”‚   â”‚   â”œâ”€â”€ test/
â”‚   â”‚   â””â”€â”€ top/
â”‚   â”œâ”€â”€ sim/
â”‚   â””â”€â”€ defines/
â”‚
â”œâ”€â”€ spi/
â”‚   â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ apb_agent/
â”‚   â”‚   â”œâ”€â”€ spi_agent/
â”‚   â”‚   â”œâ”€â”€ environment/
â”‚   â”‚   â”œâ”€â”€ sequence_library/
â”‚   â”‚   â”œâ”€â”€ register_model/
â”‚   â”‚   â”œâ”€â”€ test/
â”‚   â”‚   â””â”€â”€ top/
â”‚   â”œâ”€â”€ sim/
â”‚   â””â”€â”€ defines/
â”‚
â”œâ”€â”€ i2c/
â”‚   â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ agent/
â”‚   â”‚   â”œâ”€â”€ environment/
â”‚   â”‚   â”œâ”€â”€ sequence_library/
â”‚   â”‚   â”œâ”€â”€ test/
â”‚   â”‚   â””â”€â”€ top/
â”‚   â”œâ”€â”€ sim/
â”‚   â””â”€â”€ defines/
```

## ğŸ§ª Key Features

- **Modular Testbench Architecture**: Protocol-specific agents and environments for better reuse.
- **UVM Methodology**: Factory override, config DB, RAL integration.
- **Constraint-Random Testing**: Extensive scenario coverage including corner cases.
- **Assertion-Based Verification (ABV)**: SystemVerilog assertions for sequence checking.
- **Coverage-Driven Verification**: Functional and code coverage models to ensure plan-to-coverage closure.
- **Bash Scripting**: Regression automation and batch simulation setup.

---

## ğŸ› ï¸ Tools & Technologies

- **Hardware Languages**: Verilog, SystemVerilog, SV-Assertions, UVM  
- **EDA Tools**: Cadence (Xcelium, Virtuoso, IMC, vManager) 
- **Waveform/Debug**: SimVision  

---

## ğŸ‘¤ Author

**Uchchhash Sarkar**  
Design Verification Engineer  
ğŸ“§ [uchchhash.sarkar@gmail.com](mailto:uchchhash.sarkar@gmail.com)

---

## ğŸ”’ Confidential Notice

This project is protected. Sharing, modifying, or reproducing any part of it is not permitted without prior written consent.
