 ==  Bambu executed with: bambu -I/home/dews/Scrivania/bambu-hls/RESULTS/Bambu/xc7z020-1clg484-Zynq-7000/28x28/bellmanford/includes/values_70 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7z020-1clg484-VVD /home/dews/Scrivania/bambu-hls/cc4cs_bambu/benchmarkBasic/bellmanford/thrd.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
    Version: PandA 0.9.6 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    bellmanford
    make_oriented
    main


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 8
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 128
    Internally allocated memory: 128
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 8
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 128
    Internally allocated memory: 128
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function bellmanford:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function make_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function bellmanford:
    Number of control steps: 19
    Minimum slack: 3.4416913763379853e-15
    Estimated max frequency (MHz): 200.00000000000014
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function bellmanford:
    Number of states: 19
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_oriented:
    Number of control steps: 19
    Minimum slack: 3.4416913763379853e-15
    Estimated max frequency (MHz): 200.00000000000014
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function make_oriented:
    Number of states: 17
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function bellmanford:
    Bound operations:53/79
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_oriented:
    Bound operations:44/61
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function bellmanford:
    Number of storage values inserted: 37
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_oriented:
    Number of storage values inserted: 29
  Time to compute storage value information: 0.00 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Module binding information for function bellmanford:
    Number of modules instantiated: 72
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1113
    Estimated area of MUX21: 218
    Total estimated area: 1331
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function bellmanford:
    Number of allocated multiplexers (2-to-1 equivalent): 19
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function bellmanford: 237

  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Module binding information for function make_oriented:
    Number of modules instantiated: 56
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 186
    Estimated area of MUX21: 110
    Total estimated area: 296
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function make_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 11
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_oriented: 299

  Module allocation information for function main:
error -> clock constraint too tight: BRAMs for this device cannot run so fast... (ARRAY_1D_STD_BRAM_NN:5.0229999999999988>5)

Please report bugs to <panda-info@polimi.it>

