{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472476838570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472476838572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 29 10:20:37 2016 " "Processing started: Mon Aug 29 10:20:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472476838572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472476838572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off banco -c banco " "Command: quartus_map --read_settings_files=on --write_settings_files=off banco -c banco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472476838572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1472476842478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.v 1 1 " "Found 1 design units, including 1 entities, in source file banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472476842726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472476842726 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dado_p_escrita packed banco.v(24) " "Verilog HDL Port Declaration warning at banco.v(24): data type declaration for \"dado_p_escrita\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476842727 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dado_p_escrita banco.v(14) " "HDL info at banco.v(14): see declaration for object \"dado_p_escrita\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476842728 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "endereco_escrita packed banco.v(25) " "Verilog HDL Port Declaration warning at banco.v(25): data type declaration for \"endereco_escrita\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476842728 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endereco_escrita banco.v(15) " "HDL info at banco.v(15): see declaration for object \"endereco_escrita\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476842728 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "endereco_leitura_1 packed banco.v(26) " "Verilog HDL Port Declaration warning at banco.v(26): data type declaration for \"endereco_leitura_1\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476842728 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endereco_leitura_1 banco.v(18) " "HDL info at banco.v(18): see declaration for object \"endereco_leitura_1\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476842729 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "endereco_leitura_2 packed banco.v(27) " "Verilog HDL Port Declaration warning at banco.v(27): data type declaration for \"endereco_leitura_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476842729 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endereco_leitura_2 banco.v(19) " "HDL info at banco.v(19): see declaration for object \"endereco_leitura_2\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476842729 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Integer banco.v(33) " "Verilog HDL error at banco.v(33): object \"Integer\" is not declared" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1472476842730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472476842993 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 29 10:20:42 2016 " "Processing ended: Mon Aug 29 10:20:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472476842993 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472476842993 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472476842993 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472476842993 ""}
