###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Sun Oct  9 20:02:16 2016
#  Design:            DLX
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[0]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[0]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.132
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.151
  Arrival Time                  0.163
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.012 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.011 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.037 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U14/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.010 |   0.059 |    0.047 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U14/ZN     |   v   | DATAPATH/DEC_UNIT/OPERAND_RD/n32 | OR2_X1   | 0.069 |   0.128 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U4/B1      |   v   | DATAPATH/DEC_UNIT/OPERAND_RD/n32 | OAI22_X1 | 0.000 |   0.128 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U4/ZN      |   ^   | DATAPATH/DEC_UNIT/OPERAND_RD/n22 | OAI22_X1 | 0.035 |   0.163 |    0.151 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[0]/D |   ^   | DATAPATH/DEC_UNIT/OPERAND_RD/n22 | DFF_X1   | 0.000 |   0.163 |    0.151 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.012 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.063 | 
     | CLK__L2_I4/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.074 | 
     | CLK__L2_I4/Z                             |   ^   | CLK__L2_N4 | CLKBUF_X3 | 0.068 |   0.130 |    0.142 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[0]/CK |   ^   | CLK__L2_N4 | DFF_X1    | 0.002 |   0.132 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[1]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[1]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.132
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.151
  Arrival Time                  0.163
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.012 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.011 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.037 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U14/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.010 |   0.059 |    0.047 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U14/ZN     |   v   | DATAPATH/DEC_UNIT/OPERAND_RD/n32 | OR2_X1   | 0.069 |   0.128 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U6/B1      |   v   | DATAPATH/DEC_UNIT/OPERAND_RD/n32 | OAI22_X1 | 0.000 |   0.128 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U6/ZN      |   ^   | DATAPATH/DEC_UNIT/OPERAND_RD/n21 | OAI22_X1 | 0.034 |   0.163 |    0.151 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[1]/D |   ^   | DATAPATH/DEC_UNIT/OPERAND_RD/n21 | DFF_X1   | 0.000 |   0.163 |    0.151 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.012 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.063 | 
     | CLK__L2_I4/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.074 | 
     | CLK__L2_I4/Z                             |   ^   | CLK__L2_N4 | CLKBUF_X3 | 0.068 |   0.130 |    0.142 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[1]/CK |   ^   | CLK__L2_N4 | DFF_X1    | 0.002 |   0.132 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin DATAPATH/EXE_UNIT/REG_5/R_reg[1]/CK 
Endpoint:   DATAPATH/EXE_UNIT/REG_5/R_reg[1]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                              (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.165
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                             |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+----------+-------+---------+----------| 
     | reset                              |   v   | reset                       |          |       |   0.000 |   -0.012 | 
     | DATAPATH/U1/A                      |   v   | reset                       | BUF_X2   | 0.001 |   0.001 |   -0.011 | 
     | DATAPATH/U1/Z                      |   v   | DATAPATH/n6                 | BUF_X2   | 0.048 |   0.049 |    0.037 | 
     | DATAPATH/EXE_UNIT/REG_5/U13/A2     |   v   | DATAPATH/n6                 | OR2_X1   | 0.012 |   0.061 |    0.049 | 
     | DATAPATH/EXE_UNIT/REG_5/U13/ZN     |   v   | DATAPATH/EXE_UNIT/REG_5/n32 | OR2_X1   | 0.069 |   0.130 |    0.118 | 
     | DATAPATH/EXE_UNIT/REG_5/U6/B1      |   v   | DATAPATH/EXE_UNIT/REG_5/n32 | OAI22_X1 | 0.000 |   0.130 |    0.118 | 
     | DATAPATH/EXE_UNIT/REG_5/U6/ZN      |   ^   | DATAPATH/EXE_UNIT/REG_5/n21 | OAI22_X1 | 0.035 |   0.165 |    0.153 | 
     | DATAPATH/EXE_UNIT/REG_5/R_reg[1]/D |   ^   | DATAPATH/EXE_UNIT/REG_5/n21 | DFF_X1   | 0.000 |   0.165 |    0.153 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                 |   ^   | CLK        |           |       |   0.000 |    0.012 | 
     | CLK__L1_I0/A                        |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | CLK__L1_I0/Z                        |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.063 | 
     | CLK__L2_I5/A                        |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.074 | 
     | CLK__L2_I5/Z                        |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.143 | 
     | DATAPATH/EXE_UNIT/REG_5/R_reg[1]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.146 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin DATAPATH/EXE_UNIT/REG_5/R_reg[2]/CK 
Endpoint:   DATAPATH/EXE_UNIT/REG_5/R_reg[2]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                              (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.165
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                             |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+----------+-------+---------+----------| 
     | reset                              |   v   | reset                       |          |       |   0.000 |   -0.012 | 
     | DATAPATH/U1/A                      |   v   | reset                       | BUF_X2   | 0.001 |   0.001 |   -0.012 | 
     | DATAPATH/U1/Z                      |   v   | DATAPATH/n6                 | BUF_X2   | 0.048 |   0.049 |    0.037 | 
     | DATAPATH/EXE_UNIT/REG_5/U13/A2     |   v   | DATAPATH/n6                 | OR2_X1   | 0.012 |   0.061 |    0.049 | 
     | DATAPATH/EXE_UNIT/REG_5/U13/ZN     |   v   | DATAPATH/EXE_UNIT/REG_5/n32 | OR2_X1   | 0.069 |   0.130 |    0.118 | 
     | DATAPATH/EXE_UNIT/REG_5/U14/B1     |   v   | DATAPATH/EXE_UNIT/REG_5/n32 | OAI22_X1 | 0.000 |   0.130 |    0.118 | 
     | DATAPATH/EXE_UNIT/REG_5/U14/ZN     |   ^   | DATAPATH/EXE_UNIT/REG_5/n20 | OAI22_X1 | 0.035 |   0.165 |    0.153 | 
     | DATAPATH/EXE_UNIT/REG_5/R_reg[2]/D |   ^   | DATAPATH/EXE_UNIT/REG_5/n20 | DFF_X1   | 0.000 |   0.165 |    0.153 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                 |   ^   | CLK        |           |       |   0.000 |    0.012 | 
     | CLK__L1_I0/A                        |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | CLK__L1_I0/Z                        |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.063 | 
     | CLK__L2_I5/A                        |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.074 | 
     | CLK__L2_I5/Z                        |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.143 | 
     | DATAPATH/EXE_UNIT/REG_5/R_reg[2]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.146 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[2]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[2]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.132
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.151
  Arrival Time                  0.163
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.012 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.012 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.037 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U14/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.010 |   0.059 |    0.047 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U14/ZN     |   v   | DATAPATH/DEC_UNIT/OPERAND_RD/n32 | OR2_X1   | 0.069 |   0.128 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U8/B1      |   v   | DATAPATH/DEC_UNIT/OPERAND_RD/n32 | OAI22_X1 | 0.000 |   0.128 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/U8/ZN      |   ^   | DATAPATH/DEC_UNIT/OPERAND_RD/n20 | OAI22_X1 | 0.035 |   0.163 |    0.151 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[2]/D |   ^   | DATAPATH/DEC_UNIT/OPERAND_RD/n20 | DFF_X1   | 0.000 |   0.163 |    0.151 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.012 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.064 | 
     | CLK__L2_I4/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.075 | 
     | CLK__L2_I4/Z                             |   ^   | CLK__L2_N4 | CLKBUF_X3 | 0.068 |   0.130 |    0.143 | 
     | DATAPATH/DEC_UNIT/OPERAND_RD/R_reg[2]/CK |   ^   | CLK__L2_N4 | DFF_X1    | 0.002 |   0.132 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin DATAPATH/EXE_UNIT/REG_5/R_reg[0]/CK 
Endpoint:   DATAPATH/EXE_UNIT/REG_5/R_reg[0]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                              (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.132
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.151
  Arrival Time                  0.164
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                             |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+----------+-------+---------+----------| 
     | reset                              |   v   | reset                       |          |       |   0.000 |   -0.014 | 
     | DATAPATH/U1/A                      |   v   | reset                       | BUF_X2   | 0.001 |   0.001 |   -0.013 | 
     | DATAPATH/U1/Z                      |   v   | DATAPATH/n6                 | BUF_X2   | 0.048 |   0.049 |    0.035 | 
     | DATAPATH/EXE_UNIT/REG_5/U13/A2     |   v   | DATAPATH/n6                 | OR2_X1   | 0.012 |   0.061 |    0.047 | 
     | DATAPATH/EXE_UNIT/REG_5/U13/ZN     |   v   | DATAPATH/EXE_UNIT/REG_5/n32 | OR2_X1   | 0.069 |   0.130 |    0.116 | 
     | DATAPATH/EXE_UNIT/REG_5/U4/B1      |   v   | DATAPATH/EXE_UNIT/REG_5/n32 | OAI22_X1 | 0.000 |   0.130 |    0.116 | 
     | DATAPATH/EXE_UNIT/REG_5/U4/ZN      |   ^   | DATAPATH/EXE_UNIT/REG_5/n22 | OAI22_X1 | 0.034 |   0.164 |    0.151 | 
     | DATAPATH/EXE_UNIT/REG_5/R_reg[0]/D |   ^   | DATAPATH/EXE_UNIT/REG_5/n22 | DFF_X1   | 0.000 |   0.164 |    0.151 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                 |   ^   | CLK        |           |       |   0.000 |    0.014 | 
     | CLK__L1_I0/A                        |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | CLK__L1_I0/Z                        |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.065 | 
     | CLK__L2_I4/A                        |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.076 | 
     | CLK__L2_I4/Z                        |   ^   | CLK__L2_N4 | CLKBUF_X3 | 0.068 |   0.130 |    0.144 | 
     | DATAPATH/EXE_UNIT/REG_5/R_reg[0]/CK |   ^   | CLK__L2_N4 | DFF_X1    | 0.002 |   0.132 |    0.146 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin DATAPATH/MEMORY_U/RE/R_reg[0]/CK 
Endpoint:   DATAPATH/MEMORY_U/RE/R_reg[0]/D (^) checked with  leading edge of 
'CLK'
Beginpoint: reset                           (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.152
  Arrival Time                  0.166
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                          |          |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | reset                           |   v   | reset                    |          |       |   0.000 |   -0.014 | 
     | DATAPATH/U1/A                   |   v   | reset                    | BUF_X2   | 0.001 |   0.001 |   -0.013 | 
     | DATAPATH/U1/Z                   |   v   | DATAPATH/n6              | BUF_X2   | 0.048 |   0.049 |    0.035 | 
     | DATAPATH/MEMORY_U/RE/U11/A2     |   v   | DATAPATH/n6              | OR2_X1   | 0.014 |   0.063 |    0.049 | 
     | DATAPATH/MEMORY_U/RE/U11/ZN     |   v   | DATAPATH/MEMORY_U/RE/n4  | OR2_X1   | 0.069 |   0.132 |    0.118 | 
     | DATAPATH/MEMORY_U/RE/U4/B1      |   v   | DATAPATH/MEMORY_U/RE/n4  | OAI22_X1 | 0.000 |   0.132 |    0.118 | 
     | DATAPATH/MEMORY_U/RE/U4/ZN      |   ^   | DATAPATH/MEMORY_U/RE/n15 | OAI22_X1 | 0.034 |   0.166 |    0.152 | 
     | DATAPATH/MEMORY_U/RE/R_reg[0]/D |   ^   | DATAPATH/MEMORY_U/RE/n15 | DFF_X1   | 0.000 |   0.166 |    0.152 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                              |   ^   | CLK        |           |       |   0.000 |    0.014 | 
     | CLK__L1_I0/A                     |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | CLK__L1_I0/Z                     |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.065 | 
     | CLK__L2_I5/A                     |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.076 | 
     | CLK__L2_I5/Z                     |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.145 | 
     | DATAPATH/MEMORY_U/RE/R_reg[0]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.147 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin DATAPATH/MEMORY_U/RE/R_reg[2]/CK 
Endpoint:   DATAPATH/MEMORY_U/RE/R_reg[2]/D (^) checked with  leading edge of 
'CLK'
Beginpoint: reset                           (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.167
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                          |          |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | reset                           |   v   | reset                    |          |       |   0.000 |   -0.014 | 
     | DATAPATH/U1/A                   |   v   | reset                    | BUF_X2   | 0.001 |   0.001 |   -0.013 | 
     | DATAPATH/U1/Z                   |   v   | DATAPATH/n6              | BUF_X2   | 0.048 |   0.049 |    0.035 | 
     | DATAPATH/MEMORY_U/RE/U11/A2     |   v   | DATAPATH/n6              | OR2_X1   | 0.014 |   0.063 |    0.049 | 
     | DATAPATH/MEMORY_U/RE/U11/ZN     |   v   | DATAPATH/MEMORY_U/RE/n4  | OR2_X1   | 0.069 |   0.132 |    0.118 | 
     | DATAPATH/MEMORY_U/RE/U8/B1      |   v   | DATAPATH/MEMORY_U/RE/n4  | OAI22_X1 | 0.000 |   0.132 |    0.118 | 
     | DATAPATH/MEMORY_U/RE/U8/ZN      |   ^   | DATAPATH/MEMORY_U/RE/n17 | OAI22_X1 | 0.035 |   0.167 |    0.153 | 
     | DATAPATH/MEMORY_U/RE/R_reg[2]/D |   ^   | DATAPATH/MEMORY_U/RE/n17 | DFF_X1   | 0.000 |   0.167 |    0.153 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                              |   ^   | CLK        |           |       |   0.000 |    0.014 | 
     | CLK__L1_I0/A                     |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | CLK__L1_I0/Z                     |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.065 | 
     | CLK__L2_I5/A                     |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.076 | 
     | CLK__L2_I5/Z                     |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.145 | 
     | DATAPATH/MEMORY_U/RE/R_reg[2]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.148 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin DATAPATH/MEMORY_U/RE/R_reg[1]/CK 
Endpoint:   DATAPATH/MEMORY_U/RE/R_reg[1]/D (^) checked with  leading edge of 
'CLK'
Beginpoint: reset                           (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.132
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.151
  Arrival Time                  0.166
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                          |          |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | reset                           |   v   | reset                    |          |       |   0.000 |   -0.016 | 
     | DATAPATH/U1/A                   |   v   | reset                    | BUF_X2   | 0.001 |   0.001 |   -0.015 | 
     | DATAPATH/U1/Z                   |   v   | DATAPATH/n6              | BUF_X2   | 0.048 |   0.049 |    0.033 | 
     | DATAPATH/MEMORY_U/RE/U11/A2     |   v   | DATAPATH/n6              | OR2_X1   | 0.014 |   0.063 |    0.047 | 
     | DATAPATH/MEMORY_U/RE/U11/ZN     |   v   | DATAPATH/MEMORY_U/RE/n4  | OR2_X1   | 0.069 |   0.132 |    0.116 | 
     | DATAPATH/MEMORY_U/RE/U6/B1      |   v   | DATAPATH/MEMORY_U/RE/n4  | OAI22_X1 | 0.000 |   0.132 |    0.116 | 
     | DATAPATH/MEMORY_U/RE/U6/ZN      |   ^   | DATAPATH/MEMORY_U/RE/n16 | OAI22_X1 | 0.034 |   0.166 |    0.151 | 
     | DATAPATH/MEMORY_U/RE/R_reg[1]/D |   ^   | DATAPATH/MEMORY_U/RE/n16 | DFF_X1   | 0.000 |   0.166 |    0.151 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                              |   ^   | CLK        |           |       |   0.000 |    0.016 | 
     | CLK__L1_I0/A                     |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | CLK__L1_I0/Z                     |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.067 | 
     | CLK__L2_I6/A                     |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.077 | 
     | CLK__L2_I6/Z                     |   ^   | CLK__L2_N6 | CLKBUF_X3 | 0.069 |   0.130 |    0.146 | 
     | DATAPATH/MEMORY_U/RE/R_reg[1]/CK |   ^   | CLK__L2_N6 | DFF_X1    | 0.002 |   0.132 |    0.147 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[0]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[0]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.174
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.021 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.021 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.028 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.013 |   0.062 |    0.041 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/ZN     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OR2_X1   | 0.076 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U6/B1      |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OAI22_X1 | 0.000 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U6/ZN      |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n22 | OAI22_X1 | 0.036 |   0.174 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[0]/D |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n22 | DFF_X1   | 0.000 |   0.174 |    0.153 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.021 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.072 | 
     | CLK__L2_I5/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.083 | 
     | CLK__L2_I5/Z                             |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.152 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[0]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.155 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[3]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[3]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.152
  Arrival Time                  0.174
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.022 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.021 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.027 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.013 |   0.062 |    0.040 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/ZN     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OR2_X1   | 0.076 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U13/B1     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OAI22_X1 | 0.000 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U13/ZN     |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n19 | OAI22_X1 | 0.036 |   0.174 |    0.152 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[3]/D |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n19 | DFF_X1   | 0.000 |   0.174 |    0.152 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.022 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.073 | 
     | CLK__L2_I5/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.084 | 
     | CLK__L2_I5/Z                             |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[3]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.155 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[2]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[2]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.174
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.022 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.021 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.027 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.013 |   0.062 |    0.040 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/ZN     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OR2_X1   | 0.076 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U12/B1     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OAI22_X1 | 0.000 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U12/ZN     |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n20 | OAI22_X1 | 0.037 |   0.174 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[2]/D |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n20 | DFF_X1   | 0.000 |   0.174 |    0.153 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.022 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.073 | 
     | CLK__L2_I5/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.084 | 
     | CLK__L2_I5/Z                             |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[2]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.155 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[4]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[4]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.152
  Arrival Time                  0.174
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.022 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.021 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.027 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.013 |   0.062 |    0.040 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/ZN     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OR2_X1   | 0.076 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U14/B1     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OAI22_X1 | 0.000 |   0.138 |    0.116 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U14/ZN     |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n9  | OAI22_X1 | 0.036 |   0.174 |    0.152 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[4]/D |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n9  | DFF_X1   | 0.000 |   0.174 |    0.152 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.022 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.073 | 
     | CLK__L2_I5/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.084 | 
     | CLK__L2_I5/Z                             |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[4]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.155 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[1]/CK 
Endpoint:   DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[1]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.133
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.175
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.022 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.022 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.027 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/A2     |   v   | DATAPATH/n6                      | OR2_X1   | 0.013 |   0.062 |    0.040 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U11/ZN     |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OR2_X1   | 0.076 |   0.138 |    0.115 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U8/B1      |   v   | DATAPATH/DEC_UNIT/OPERADN_RT/n32 | OAI22_X1 | 0.000 |   0.138 |    0.115 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/U8/ZN      |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n21 | OAI22_X1 | 0.037 |   0.175 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[1]/D |   ^   | DATAPATH/DEC_UNIT/OPERADN_RT/n21 | DFF_X1   | 0.000 |   0.175 |    0.153 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.022 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.024 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.073 | 
     | CLK__L2_I5/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.084 | 
     | CLK__L2_I5/Z                             |   ^   | CLK__L2_N5 | CLKBUF_X3 | 0.069 |   0.131 |    0.153 | 
     | DATAPATH/DEC_UNIT/OPERADN_RT/R_reg[1]/CK |   ^   | CLK__L2_N5 | DFF_X1    | 0.002 |   0.133 |    0.155 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin CONTROL_UNIT/func2_reg[1]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[1]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.136
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.169
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.023 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.023 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.006 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.006 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.018 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.018 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.044 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.044 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.069 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.069 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.128 | 
     | CONTROL_UNIT/U23/A          |   ^   | FE_PHN129_reset  | AOI21_X1  | 0.001 |   0.153 |    0.129 | 
     | CONTROL_UNIT/U23/ZN         |   v   | CONTROL_UNIT/N93 | AOI21_X1  | 0.016 |   0.169 |    0.145 | 
     | CONTROL_UNIT/func2_reg[1]/D |   v   | CONTROL_UNIT/N93 | DFF_X1    | 0.000 |   0.169 |    0.145 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.023 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.074 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.086 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.156 | 
     | CONTROL_UNIT/func2_reg[1]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.003 |   0.136 |    0.160 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin CONTROL_UNIT/func2_reg[0]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[0]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.170
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.024 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.024 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.007 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.007 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.018 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.018 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.043 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.043 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.068 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.068 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.128 | 
     | CONTROL_UNIT/U70/A          |   ^   | FE_PHN129_reset  | AOI21_X1  | 0.001 |   0.153 |    0.129 | 
     | CONTROL_UNIT/U70/ZN         |   v   | CONTROL_UNIT/N92 | AOI21_X1  | 0.017 |   0.170 |    0.146 | 
     | CONTROL_UNIT/func2_reg[0]/D |   v   | CONTROL_UNIT/N92 | DFF_X1    | 0.000 |   0.170 |    0.146 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.024 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.075 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.087 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.157 | 
     | CONTROL_UNIT/func2_reg[0]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin CONTROL_UNIT/func2_reg[3]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[3]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.170
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.024 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.024 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.007 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.007 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.018 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.018 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.043 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.043 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.068 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.068 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.128 | 
     | CONTROL_UNIT/U74/A          |   ^   | FE_PHN129_reset  | AOI21_X1  | 0.001 |   0.153 |    0.129 | 
     | CONTROL_UNIT/U74/ZN         |   v   | CONTROL_UNIT/N95 | AOI21_X1  | 0.017 |   0.170 |    0.146 | 
     | CONTROL_UNIT/func2_reg[3]/D |   v   | CONTROL_UNIT/N95 | DFF_X1    | 0.000 |   0.170 |    0.146 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.024 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.075 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.087 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.157 | 
     | CONTROL_UNIT/func2_reg[3]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin CONTROL_UNIT/func2_reg[2]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[2]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.170
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.024 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.024 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.007 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.007 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.017 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.017 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.043 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.043 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.068 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.068 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.127 | 
     | CONTROL_UNIT/U66/A          |   ^   | FE_PHN129_reset  | AOI21_X1  | 0.001 |   0.153 |    0.128 | 
     | CONTROL_UNIT/U66/ZN         |   v   | CONTROL_UNIT/N94 | AOI21_X1  | 0.017 |   0.170 |    0.146 | 
     | CONTROL_UNIT/func2_reg[2]/D |   v   | CONTROL_UNIT/N94 | DFF_X1    | 0.000 |   0.170 |    0.146 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.024 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.075 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.087 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.157 | 
     | CONTROL_UNIT/func2_reg[2]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[14]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[14]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.136
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.154
  Arrival Time                  0.179
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.025 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.024 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.024 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.030 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U54/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.000 |   0.143 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U54/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n123 | OAI22_X1 | 0.036 |   0.179 |    0.154 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[14]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n123 | DFF_X1   | 0.000 |   0.179 |    0.154 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.025 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.076 | 
     | CLK__L2_I2/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.088 | 
     | CLK__L2_I2/Z                          |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.158 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[14]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.003 |   0.136 |    0.161 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[12]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[12]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.136
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.154
  Arrival Time                  0.179
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.025 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.024 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.024 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.030 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U50/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.000 |   0.143 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U50/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n125 | OAI22_X1 | 0.036 |   0.179 |    0.154 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[12]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n125 | DFF_X1   | 0.000 |   0.179 |    0.154 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.025 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.076 | 
     | CLK__L2_I2/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.088 | 
     | CLK__L2_I2/Z                          |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.158 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[12]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.003 |   0.136 |    0.161 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[15]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[15]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.136
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.154
  Arrival Time                  0.179
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.025 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.024 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.024 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.030 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U56/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.000 |   0.144 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U56/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n122 | OAI22_X1 | 0.035 |   0.179 |    0.154 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[15]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n122 | DFF_X1   | 0.000 |   0.179 |    0.154 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.025 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.076 | 
     | CLK__L2_I2/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.088 | 
     | CLK__L2_I2/Z                          |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.158 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[15]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.003 |   0.136 |    0.161 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[7]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[7]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.135
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.182
  Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.029 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.028 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.020 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.026 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.114 | 
     | DATAPATH/DEC_UNIT/PC_REG/U40/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.003 |   0.147 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U40/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n130 | OAI22_X1 | 0.036 |   0.182 |    0.153 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[7]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n130 | DFF_X1   | 0.000 |   0.182 |    0.153 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.029 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.030 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.080 | 
     | CLK__L2_I2/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.092 | 
     | CLK__L2_I2/Z                         |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.162 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[7]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.002 |   0.135 |    0.164 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[5]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[5]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.135
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.184
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.031 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.030 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.018 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.024 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.112 | 
     | DATAPATH/DEC_UNIT/PC_REG/U36/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.005 |   0.148 |    0.117 | 
     | DATAPATH/DEC_UNIT/PC_REG/U36/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n132 | OAI22_X1 | 0.036 |   0.184 |    0.153 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[5]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n132 | DFF_X1   | 0.000 |   0.184 |    0.153 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.031 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.032 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.082 | 
     | CLK__L2_I2/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.094 | 
     | CLK__L2_I2/Z                         |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.164 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[5]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.002 |   0.135 |    0.166 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[3]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[3]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.135
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.153
  Arrival Time                  0.184
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.031 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.030 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.018 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.024 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.112 | 
     | DATAPATH/DEC_UNIT/PC_REG/U32/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.005 |   0.148 |    0.118 | 
     | DATAPATH/DEC_UNIT/PC_REG/U32/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n134 | OAI22_X1 | 0.036 |   0.184 |    0.153 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[3]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n134 | DFF_X1   | 0.000 |   0.184 |    0.153 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.031 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.032 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.082 | 
     | CLK__L2_I2/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.094 | 
     | CLK__L2_I2/Z                         |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.164 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[3]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.002 |   0.135 |    0.166 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[13]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[13]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.178
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.031 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.031 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.018 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.024 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.112 | 
     | DATAPATH/DEC_UNIT/PC_REG/U52/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.000 |   0.143 |    0.112 | 
     | DATAPATH/DEC_UNIT/PC_REG/U52/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n124 | OAI22_X1 | 0.035 |   0.178 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[13]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n124 | DFF_X1   | 0.000 |   0.178 |    0.147 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.031 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.033 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.082 | 
     | CLK__L2_I1/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.094 | 
     | CLK__L2_I1/Z                          |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.160 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[13]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.162 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin CONTROL_UNIT/func2_reg[10]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[10]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.178
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                              |       |                  |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                        |   ^   | reset            |           |       |   0.000 |   -0.032 | 
     | FE_PHC133_reset/A            |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.032 | 
     | FE_PHC133_reset/Z            |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/A            |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/Z            |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.010 | 
     | FE_PHC131_reset/A            |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.010 | 
     | FE_PHC131_reset/Z            |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.035 | 
     | FE_PHC130_reset/A            |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.035 | 
     | FE_PHC130_reset/Z            |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.060 | 
     | FE_PHC129_reset/A            |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.060 | 
     | FE_PHC129_reset/Z            |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.120 | 
     | CONTROL_UNIT/U80/A4          |   ^   | FE_PHN129_reset  | NOR4_X2   | 0.001 |   0.153 |    0.121 | 
     | CONTROL_UNIT/U80/ZN          |   v   | CONTROL_UNIT/N99 | NOR4_X2   | 0.025 |   0.177 |    0.145 | 
     | CONTROL_UNIT/func2_reg[10]/D |   v   | CONTROL_UNIT/N99 | DFF_X1    | 0.000 |   0.178 |    0.146 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |            |           |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                           |   ^   | CLK        |           |       |   0.000 |    0.032 | 
     | CLK__L1_I0/A                  |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.033 | 
     | CLK__L1_I0/Z                  |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.083 | 
     | CLK__L2_I2/A                  |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.095 | 
     | CLK__L2_I2/Z                  |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.165 | 
     | CONTROL_UNIT/func2_reg[10]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.169 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin CONTROL_UNIT/func2_reg[5]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[5]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.178
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.032 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.032 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.010 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.010 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.035 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.035 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.060 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.060 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.120 | 
     | CONTROL_UNIT/U80/A4         |   ^   | FE_PHN129_reset  | NOR4_X2   | 0.001 |   0.153 |    0.121 | 
     | CONTROL_UNIT/U80/ZN         |   v   | CONTROL_UNIT/N99 | NOR4_X2   | 0.025 |   0.177 |    0.145 | 
     | CONTROL_UNIT/func2_reg[5]/D |   v   | CONTROL_UNIT/N99 | DFF_X1    | 0.001 |   0.178 |    0.146 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.032 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.033 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.083 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.095 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.165 | 
     | CONTROL_UNIT/func2_reg[5]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.169 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin CONTROL_UNIT/func2_reg[6]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[6]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.178
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.032 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.032 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.010 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.010 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.035 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.035 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.060 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.060 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.120 | 
     | CONTROL_UNIT/U80/A4         |   ^   | FE_PHN129_reset  | NOR4_X2   | 0.001 |   0.153 |    0.120 | 
     | CONTROL_UNIT/U80/ZN         |   v   | CONTROL_UNIT/N99 | NOR4_X2   | 0.025 |   0.177 |    0.145 | 
     | CONTROL_UNIT/func2_reg[6]/D |   v   | CONTROL_UNIT/N99 | DFF_X1    | 0.001 |   0.178 |    0.146 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.032 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.033 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.083 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.095 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.165 | 
     | CONTROL_UNIT/func2_reg[6]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.169 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin CONTROL_UNIT/func2_reg[9]/CK 
Endpoint:   CONTROL_UNIT/func2_reg[9]/D (v) checked with  leading edge of 'CLK'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.146
  Arrival Time                  0.178
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                             |       |                  |           |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+-----------+-------+---------+----------| 
     | reset                       |   ^   | reset            |           |       |   0.000 |   -0.032 | 
     | FE_PHC133_reset/A           |   ^   | reset            | BUF_X1    | 0.000 |   0.000 |   -0.032 | 
     | FE_PHC133_reset/Z           |   ^   | FE_PHN133_reset  | BUF_X1    | 0.017 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/A           |   ^   | FE_PHN133_reset  | CLKBUF_X1 | 0.000 |   0.017 |   -0.015 | 
     | FE_PHC132_reset/Z           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.025 |   0.042 |    0.010 | 
     | FE_PHC131_reset/A           |   ^   | FE_PHN132_reset  | CLKBUF_X1 | 0.000 |   0.042 |    0.010 | 
     | FE_PHC131_reset/Z           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.025 |   0.067 |    0.035 | 
     | FE_PHC130_reset/A           |   ^   | FE_PHN131_reset  | CLKBUF_X1 | 0.000 |   0.067 |    0.035 | 
     | FE_PHC130_reset/Z           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.025 |   0.092 |    0.060 | 
     | FE_PHC129_reset/A           |   ^   | FE_PHN130_reset  | CLKBUF_X1 | 0.000 |   0.092 |    0.060 | 
     | FE_PHC129_reset/Z           |   ^   | FE_PHN129_reset  | CLKBUF_X1 | 0.060 |   0.152 |    0.120 | 
     | CONTROL_UNIT/U80/A4         |   ^   | FE_PHN129_reset  | NOR4_X2   | 0.001 |   0.153 |    0.120 | 
     | CONTROL_UNIT/U80/ZN         |   v   | CONTROL_UNIT/N99 | NOR4_X2   | 0.025 |   0.177 |    0.145 | 
     | CONTROL_UNIT/func2_reg[9]/D |   v   | CONTROL_UNIT/N99 | DFF_X1    | 0.001 |   0.178 |    0.146 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                              |       |            |           |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                          |   ^   | CLK        |           |       |   0.000 |    0.032 | 
     | CLK__L1_I0/A                 |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.033 | 
     | CLK__L1_I0/Z                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.083 | 
     | CLK__L2_I2/A                 |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.095 | 
     | CLK__L2_I2/Z                 |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.165 | 
     | CONTROL_UNIT/func2_reg[9]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.169 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[1]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[1]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.135
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.154
  Arrival Time                  0.186
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.033 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.032 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.016 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.022 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.110 | 
     | DATAPATH/DEC_UNIT/PC_REG/U28/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.007 |   0.150 |    0.117 | 
     | DATAPATH/DEC_UNIT/PC_REG/U28/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n136 | OAI22_X1 | 0.037 |   0.186 |    0.154 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[1]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n136 | DFF_X1   | 0.000 |   0.186 |    0.154 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.033 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.034 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.084 | 
     | CLK__L2_I2/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.096 | 
     | CLK__L2_I2/Z                         |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.166 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[1]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.002 |   0.135 |    0.168 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[10]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[10]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.181
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.033 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.032 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.016 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.022 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.110 | 
     | DATAPATH/DEC_UNIT/PC_REG/U46/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.002 |   0.145 |    0.112 | 
     | DATAPATH/DEC_UNIT/PC_REG/U46/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n127 | OAI22_X1 | 0.036 |   0.181 |    0.148 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[10]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n127 | DFF_X1   | 0.000 |   0.181 |    0.148 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.033 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.034 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.084 | 
     | CLK__L2_I0/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.096 | 
     | CLK__L2_I0/Z                          |   ^   | CLK__L2_N0 | CLKBUF_X3 | 0.065 |   0.129 |    0.161 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[10]/CK |   ^   | CLK__L2_N0 | DFF_X1    | 0.002 |   0.131 |    0.164 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[13]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[13]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.132
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.149
  Arrival Time                  0.183
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.033 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.033 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.015 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1      |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.023 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.113 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U52/A1      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.001 |   0.147 |    0.114 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U52/ZN      |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n124 | OAI22_X1 | 0.035 |   0.183 |    0.149 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[13]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n124 | DFF_X1   | 0.000 |   0.183 |    0.149 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.033 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.035 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.084 | 
     | CLK__L2_I4/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.096 | 
     | CLK__L2_I4/Z                             |   ^   | CLK__L2_N4 | CLKBUF_X3 | 0.068 |   0.130 |    0.164 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[13]/CK |   ^   | CLK__L2_N4 | DFF_X1    | 0.002 |   0.132 |    0.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[11]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[11]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.181
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.034 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.033 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.015 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.021 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.110 | 
     | DATAPATH/DEC_UNIT/PC_REG/U48/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.002 |   0.145 |    0.111 | 
     | DATAPATH/DEC_UNIT/PC_REG/U48/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n126 | OAI22_X1 | 0.036 |   0.181 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[11]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n126 | DFF_X1   | 0.000 |   0.181 |    0.147 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.034 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.035 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.085 | 
     | CLK__L2_I1/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.097 | 
     | CLK__L2_I1/Z                          |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.162 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[11]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.164 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[30]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[30]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.137
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.155
  Arrival Time                  0.189
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                      |       |                               |          |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                                |   v   | reset                         |          |       |   0.000 |   -0.034 | 
     | DATAPATH/U1/A                        |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.033 | 
     | DATAPATH/U1/Z                        |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.015 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1      |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.021 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.109 | 
     | DATAPATH/DEC_UNIT/PC_REG/U22/A1      |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.010 |   0.153 |    0.119 | 
     | DATAPATH/DEC_UNIT/PC_REG/U22/ZN      |   ^   | DATAPATH/DEC_UNIT/PC_REG/n107 | OAI22_X1 | 0.036 |   0.189 |    0.155 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[30]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n107 | DFF_X1   | 0.000 |   0.189 |    0.155 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                   |   ^   | CLK        |           |       |   0.000 |    0.034 | 
     | CLK__L1_I0/A                          |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.035 | 
     | CLK__L1_I0/Z                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.085 | 
     | CLK__L2_I2/A                          |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.097 | 
     | CLK__L2_I2/Z                          |   ^   | CLK__L2_N2 | CLKBUF_X3 | 0.070 |   0.133 |    0.167 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[30]/CK |   ^   | CLK__L2_N2 | DFF_X1    | 0.004 |   0.137 |    0.171 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[9]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[9]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.181
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.034 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.034 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.015 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.021 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.109 | 
     | DATAPATH/DEC_UNIT/PC_REG/U44/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.003 |   0.146 |    0.112 | 
     | DATAPATH/DEC_UNIT/PC_REG/U44/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n128 | OAI22_X1 | 0.035 |   0.181 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[9]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n128 | DFF_X1   | 0.000 |   0.181 |    0.147 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.034 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.036 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.085 | 
     | CLK__L2_I1/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.097 | 
     | CLK__L2_I1/Z                         |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.163 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[9]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.164 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[12]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[12]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.183
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.034 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.034 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.014 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1      |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.022 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U50/A1      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.001 |   0.147 |    0.113 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U50/ZN      |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n125 | OAI22_X1 | 0.035 |   0.183 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[12]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n125 | DFF_X1   | 0.000 |   0.183 |    0.148 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.034 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.036 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.086 | 
     | CLK__L2_I3/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.097 | 
     | CLK__L2_I3/Z                             |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.164 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[12]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[11]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[11]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.183
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.035 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.034 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.014 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1      |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.021 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U48/A1      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.001 |   0.147 |    0.113 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U48/ZN      |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n126 | OAI22_X1 | 0.036 |   0.183 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[11]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n126 | DFF_X1   | 0.000 |   0.183 |    0.148 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.035 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.036 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.086 | 
     | CLK__L2_I3/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.097 | 
     | CLK__L2_I3/Z                             |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.165 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[11]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[14]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[14]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.183
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.035 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.034 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.014 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1      |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.021 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.111 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U54/A1      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.001 |   0.147 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U54/ZN      |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n123 | OAI22_X1 | 0.036 |   0.183 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[14]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n123 | DFF_X1   | 0.000 |   0.183 |    0.148 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.035 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.036 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.086 | 
     | CLK__L2_I3/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.098 | 
     | CLK__L2_I3/Z                             |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.165 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[14]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[8]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[8]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.182
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.035 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.035 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.014 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.020 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.108 | 
     | DATAPATH/DEC_UNIT/PC_REG/U42/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.003 |   0.146 |    0.111 | 
     | DATAPATH/DEC_UNIT/PC_REG/U42/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n129 | OAI22_X1 | 0.036 |   0.182 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[8]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n129 | DFF_X1   | 0.000 |   0.182 |    0.147 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.035 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.037 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.086 | 
     | CLK__L2_I1/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.098 | 
     | CLK__L2_I1/Z                         |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.164 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[8]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.165 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[8]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[8]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                  (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.184
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                        |       |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                  |   v   | reset                            |          |       |   0.000 |   -0.036 | 
     | DATAPATH/U1/A                          |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.035 | 
     | DATAPATH/U1/Z                          |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.013 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1     |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.021 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.111 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U42/A1     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.002 |   0.148 |    0.113 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U42/ZN     |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n129 | OAI22_X1 | 0.036 |   0.184 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[8]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n129 | DFF_X1   | 0.000 |   0.184 |    0.148 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK        |           |       |   0.000 |    0.036 | 
     | CLK__L1_I0/A                            |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.037 | 
     | CLK__L1_I0/Z                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.087 | 
     | CLK__L2_I3/A                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.098 | 
     | CLK__L2_I3/Z                            |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.166 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[8]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[9]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[9]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                  (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.184
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                        |       |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                  |   v   | reset                            |          |       |   0.000 |   -0.036 | 
     | DATAPATH/U1/A                          |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.035 | 
     | DATAPATH/U1/Z                          |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.013 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1     |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.020 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.111 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U44/A1     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.002 |   0.148 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U44/ZN     |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n128 | OAI22_X1 | 0.036 |   0.184 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[9]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n128 | DFF_X1   | 0.000 |   0.184 |    0.148 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK        |           |       |   0.000 |    0.036 | 
     | CLK__L1_I0/A                            |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.037 | 
     | CLK__L1_I0/Z                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.087 | 
     | CLK__L2_I3/A                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.098 | 
     | CLK__L2_I3/Z                            |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.166 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[9]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[10]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[10]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.184
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.036 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.035 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.013 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1      |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.020 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.111 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U46/A1      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.001 |   0.148 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U46/ZN      |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n127 | OAI22_X1 | 0.036 |   0.184 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[10]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n127 | DFF_X1   | 0.000 |   0.184 |    0.148 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.036 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.037 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.087 | 
     | CLK__L2_I3/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.098 | 
     | CLK__L2_I3/Z                             |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.166 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[10]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.167 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[6]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[6]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.183
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.036 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.035 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.013 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.019 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.107 | 
     | DATAPATH/DEC_UNIT/PC_REG/U38/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.004 |   0.147 |    0.111 | 
     | DATAPATH/DEC_UNIT/PC_REG/U38/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n131 | OAI22_X1 | 0.036 |   0.183 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[6]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n131 | DFF_X1   | 0.000 |   0.183 |    0.147 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.036 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.037 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.087 | 
     | CLK__L2_I1/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.099 | 
     | CLK__L2_I1/Z                         |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.164 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[6]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.166 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[4]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[4]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.184
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.037 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.036 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.012 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.018 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.106 | 
     | DATAPATH/DEC_UNIT/PC_REG/U34/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.005 |   0.148 |    0.111 | 
     | DATAPATH/DEC_UNIT/PC_REG/U34/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n133 | OAI22_X1 | 0.036 |   0.184 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[4]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n133 | DFF_X1   | 0.000 |   0.184 |    0.147 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.037 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.038 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.088 | 
     | CLK__L2_I1/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.100 | 
     | CLK__L2_I1/Z                         |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.165 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[4]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.167 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[7]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[7]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                  (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.185
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                        |       |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                  |   v   | reset                            |          |       |   0.000 |   -0.037 | 
     | DATAPATH/U1/A                          |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.036 | 
     | DATAPATH/U1/Z                          |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.012 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1     |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.019 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.110 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U40/A1     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.002 |   0.149 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U40/ZN     |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n130 | OAI22_X1 | 0.036 |   0.185 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[7]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n130 | DFF_X1   | 0.000 |   0.185 |    0.148 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK        |           |       |   0.000 |    0.037 | 
     | CLK__L1_I0/A                            |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.038 | 
     | CLK__L1_I0/Z                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.088 | 
     | CLK__L2_I3/A                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.099 | 
     | CLK__L2_I3/Z                            |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.167 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[7]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.168 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[3]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[3]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                  (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.186
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                        |       |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                  |   v   | reset                            |          |       |   0.000 |   -0.038 | 
     | DATAPATH/U1/A                          |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.037 | 
     | DATAPATH/U1/Z                          |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.011 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1     |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.018 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.108 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U32/A1     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.004 |   0.150 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U32/ZN     |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n134 | OAI22_X1 | 0.035 |   0.186 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[3]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n134 | DFF_X1   | 0.000 |   0.186 |    0.148 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK        |           |       |   0.000 |    0.038 | 
     | CLK__L1_I0/A                            |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.039 | 
     | CLK__L1_I0/Z                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.089 | 
     | CLK__L2_I3/A                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.101 | 
     | CLK__L2_I3/Z                            |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.168 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[3]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.169 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[5]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[5]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                  (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.186
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                        |       |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                  |   v   | reset                            |          |       |   0.000 |   -0.038 | 
     | DATAPATH/U1/A                          |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.037 | 
     | DATAPATH/U1/Z                          |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.011 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1     |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.018 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.108 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U36/A1     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.004 |   0.150 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U36/ZN     |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n132 | OAI22_X1 | 0.036 |   0.186 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[5]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n132 | DFF_X1   | 0.000 |   0.186 |    0.148 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK        |           |       |   0.000 |    0.038 | 
     | CLK__L1_I0/A                            |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.039 | 
     | CLK__L1_I0/Z                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.089 | 
     | CLK__L2_I3/A                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.101 | 
     | CLK__L2_I3/Z                            |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.168 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[5]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.169 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[6]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[6]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                  (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.186
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                        |       |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                  |   v   | reset                            |          |       |   0.000 |   -0.038 | 
     | DATAPATH/U1/A                          |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.037 | 
     | DATAPATH/U1/Z                          |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.011 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1     |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.018 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.108 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U38/A1     |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.004 |   0.150 |    0.112 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U38/ZN     |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n131 | OAI22_X1 | 0.036 |   0.186 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[6]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n131 | DFF_X1   | 0.000 |   0.186 |    0.148 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK        |           |       |   0.000 |    0.038 | 
     | CLK__L1_I0/A                            |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.039 | 
     | CLK__L1_I0/Z                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.089 | 
     | CLK__L2_I3/A                            |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.101 | 
     | CLK__L2_I3/Z                            |   ^   | CLK__L2_N3 | CLKBUF_X3 | 0.067 |   0.130 |    0.168 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[6]/CK |   ^   | CLK__L2_N3 | DFF_X1    | 0.001 |   0.131 |    0.169 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin DATAPATH/DEC_UNIT/PC_REG/R_reg[2]/CK 
Endpoint:   DATAPATH/DEC_UNIT/PC_REG/R_reg[2]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: reset                               (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.130
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.147
  Arrival Time                  0.185
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                               |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | reset                               |   v   | reset                         |          |       |   0.000 |   -0.038 | 
     | DATAPATH/U1/A                       |   v   | reset                         | BUF_X2   | 0.001 |   0.001 |   -0.038 | 
     | DATAPATH/U1/Z                       |   v   | DATAPATH/n6                   | BUF_X2   | 0.048 |   0.049 |    0.011 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/A1     |   v   | DATAPATH/n6                   | OR2_X2   | 0.006 |   0.055 |    0.017 | 
     | DATAPATH/DEC_UNIT/PC_REG/U74/ZN     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OR2_X2   | 0.088 |   0.143 |    0.105 | 
     | DATAPATH/DEC_UNIT/PC_REG/U30/A1     |   v   | DATAPATH/DEC_UNIT/PC_REG/n203 | OAI22_X1 | 0.006 |   0.149 |    0.111 | 
     | DATAPATH/DEC_UNIT/PC_REG/U30/ZN     |   ^   | DATAPATH/DEC_UNIT/PC_REG/n135 | OAI22_X1 | 0.036 |   0.185 |    0.147 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[2]/D |   ^   | DATAPATH/DEC_UNIT/PC_REG/n135 | DFF_X1   | 0.000 |   0.185 |    0.147 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |           |       |   0.000 |    0.038 | 
     | CLK__L1_I0/A                         |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | CLK__L1_I0/Z                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.089 | 
     | CLK__L2_I1/A                         |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.012 |   0.063 |    0.101 | 
     | CLK__L2_I1/Z                         |   ^   | CLK__L2_N1 | CLKBUF_X3 | 0.065 |   0.128 |    0.167 | 
     | DATAPATH/DEC_UNIT/PC_REG/R_reg[2]/CK |   ^   | CLK__L2_N1 | DFF_X1    | 0.002 |   0.130 |    0.168 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[19]/CK 
Endpoint:   DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[19]/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: reset                                   (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.131
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.148
  Arrival Time                  0.187
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                                  |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------------+----------+-------+---------+----------| 
     | reset                                   |   v   | reset                            |          |       |   0.000 |   -0.038 | 
     | DATAPATH/U1/A                           |   v   | reset                            | BUF_X2   | 0.001 |   0.001 |   -0.038 | 
     | DATAPATH/U1/Z                           |   v   | DATAPATH/n6                      | BUF_X2   | 0.048 |   0.049 |    0.010 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/A1      |   v   | DATAPATH/n6                      | OR2_X2   | 0.007 |   0.056 |    0.018 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U74/ZN      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OR2_X2   | 0.090 |   0.146 |    0.108 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U64/A1      |   v   | DATAPATH/DEC_UNIT/IMMEDIATE/n203 | OAI22_X1 | 0.005 |   0.151 |    0.113 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/U64/ZN      |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n118 | OAI22_X1 | 0.035 |   0.187 |    0.148 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[19]/D |   ^   | DATAPATH/DEC_UNIT/IMMEDIATE/n118 | DFF_X1   | 0.000 |   0.187 |    0.148 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK        |           |       |   0.000 |    0.038 | 
     | CLK__L1_I0/A                             |   ^   | CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | CLK__L1_I0/Z                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.050 |   0.051 |    0.090 | 
     | CLK__L2_I4/A                             |   ^   | CLK__L1_N0 | CLKBUF_X3 | 0.011 |   0.062 |    0.101 | 
     | CLK__L2_I4/Z                             |   ^   | CLK__L2_N4 | CLKBUF_X3 | 0.068 |   0.130 |    0.169 | 
     | DATAPATH/DEC_UNIT/IMMEDIATE/R_reg[19]/CK |   ^   | CLK__L2_N4 | DFF_X1    | 0.001 |   0.131 |    0.169 | 
     +--------------------------------------------------------------------------------------------------------+ 

