// Seed: 3853270882
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri0 id_12
    , id_17,
    input wire id_13,
    input wire id_14,
    output wand id_15
);
  wire  id_18;
  logic id_19;
  assign id_15 = id_3 ? 1'b0 : id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0,
      id_5,
      id_5,
      id_3,
      id_4,
      id_2,
      id_4,
      id_1,
      id_2
  );
endmodule
