[INF:CM0023] Creating log file ../../build/regression/FileList/slpp_all/surelog.log.

LIB:  work
FILE: pack.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<57> s<56> l<1:1> el<1:0>
n<> u<2> t<Package> p<54> s<3> l<1:1> el<1:8>
n<prim_util_pkg> u<3> t<StringConst> p<54> s<52> l<1:9> el<1:22>
n<> u<4> t<Lifetime_Automatic> p<50> s<49> l<3:11> el<3:20>
n<> u<5> t<IntegerAtomType_Integer> p<6> l<3:21> el<3:28>
n<> u<6> t<Data_type> p<7> c<5> l<3:21> el<3:28>
n<> u<7> t<Function_data_type> p<8> c<6> l<3:21> el<3:28>
n<> u<8> t<Function_data_type_or_implicit> p<49> c<7> s<9> l<3:21> el<3:28>
n<vbits> u<9> t<StringConst> p<49> s<15> l<3:29> el<3:34>
n<> u<10> t<IntegerAtomType_Integer> p<11> l<3:35> el<3:42>
n<> u<11> t<Data_type> p<12> c<10> l<3:35> el<3:42>
n<> u<12> t<Data_type_or_implicit> p<14> c<11> s<13> l<3:35> el<3:42>
n<value> u<13> t<StringConst> p<14> l<3:43> el<3:48>
n<> u<14> t<Tf_port_item> p<15> c<12> l<3:35> el<3:48>
n<> u<15> t<Tf_port_list> p<49> c<14> s<47> l<3:35> el<3:48>
n<value> u<16> t<StringConst> p<17> l<4:13> el<4:18>
n<> u<17> t<Primary_literal> p<18> c<16> l<4:13> el<4:18>
n<> u<18> t<Primary> p<19> c<17> l<4:13> el<4:18>
n<> u<19> t<Expression> p<25> c<18> s<24> l<4:13> el<4:18>
n<1> u<20> t<IntConst> p<21> l<4:22> el<4:23>
n<> u<21> t<Primary_literal> p<22> c<20> l<4:22> el<4:23>
n<> u<22> t<Primary> p<23> c<21> l<4:22> el<4:23>
n<> u<23> t<Expression> p<25> c<22> l<4:22> el<4:23>
n<> u<24> t<BinOp_Equiv> p<25> s<23> l<4:19> el<4:21>
n<> u<25> t<Expression> p<26> c<19> l<4:13> el<4:23>
n<> u<26> t<Expression> p<42> c<25> s<41> l<4:12> el<4:24>
n<1> u<27> t<IntConst> p<28> l<4:27> el<4:28>
n<> u<28> t<Primary_literal> p<29> c<27> l<4:27> el<4:28>
n<> u<29> t<Primary> p<30> c<28> l<4:27> el<4:28>
n<> u<30> t<Expression> p<42> c<29> s<40> l<4:27> el<4:28>
n<> u<31> t<Dollar_keyword> p<38> s<32> l<4:31> el<4:32>
n<clog2> u<32> t<StringConst> p<38> s<37> l<4:32> el<4:37>
n<value> u<33> t<StringConst> p<34> l<4:38> el<4:43>
n<> u<34> t<Primary_literal> p<35> c<33> l<4:38> el<4:43>
n<> u<35> t<Primary> p<36> c<34> l<4:38> el<4:43>
n<> u<36> t<Expression> p<37> c<35> l<4:38> el<4:43>
n<> u<37> t<List_of_arguments> p<38> c<36> l<4:38> el<4:43>
n<> u<38> t<Complex_func_call> p<39> c<31> l<4:31> el<4:44>
n<> u<39> t<Primary> p<40> c<38> l<4:31> el<4:44>
n<> u<40> t<Expression> p<42> c<39> l<4:31> el<4:44>
n<> u<41> t<Qmark> p<42> s<30> l<4:25> el<4:26>
n<> u<42> t<Expression> p<44> c<26> l<4:12> el<4:44>
n<> u<43> t<ReturnStmt> p<44> s<42> l<4:5> el<4:11>
n<> u<44> t<Jump_statement> p<45> c<43> l<4:5> el<4:45>
n<> u<45> t<Statement_item> p<46> c<44> l<4:5> el<4:45>
n<> u<46> t<Statement> p<47> c<45> l<4:5> el<4:45>
n<> u<47> t<Function_statement_or_null> p<49> c<46> s<48> l<4:5> el<4:45>
n<> u<48> t<Endfunction> p<49> l<5:3> el<5:14>
n<> u<49> t<Function_body_declaration> p<50> c<8> l<3:21> el<5:14>
n<> u<50> t<Function_declaration> p<51> c<4> l<3:2> el<5:14>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:2> el<5:14>
n<> u<52> t<Package_item> p<54> c<51> s<53> l<3:2> el<5:14>
n<> u<53> t<Endpackage> p<54> l<7:1> el<7:11>
n<> u<54> t<Package_declaration> p<55> c<2> l<1:1> el<7:11>
n<> u<55> t<Description> p<56> c<54> l<1:1> el<7:11>
n<> u<56> t<Source_text> p<57> c<55> l<1:1> el<7:11>
n<> u<57> t<Top_level_rule> c<1> l<1:1> el<9:1>
LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<125> s<124> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
n<foo> u<3> t<StringConst> p<17> s<16> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<2:5> el<2:10>
n<> u<5> t<Data_type_or_implicit> p<6> l<2:11> el<2:11>
n<> u<6> t<Net_port_type> p<7> c<5> l<2:11> el<2:11>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:5> el<2:10>
n<clk> u<8> t<StringConst> p<9> l<2:11> el<2:14>
n<> u<9> t<Ansi_port_declaration> p<16> c<7> s<15> l<2:5> el<2:14>
n<> u<10> t<PortDir_Out> p<13> s<12> l<3:5> el<3:11>
n<> u<11> t<Data_type_or_implicit> p<12> l<3:12> el<3:12>
n<> u<12> t<Net_port_type> p<13> c<11> l<3:12> el<3:12>
n<> u<13> t<Net_port_header> p<15> c<10> s<14> l<3:5> el<3:11>
n<out> u<14> t<StringConst> p<15> l<3:12> el<3:15>
n<> u<15> t<Ansi_port_declaration> p<16> c<13> l<3:5> el<3:15>
n<> u<16> t<List_of_port_declarations> p<17> c<9> l<1:11> el<4:2>
n<> u<17> t<Module_ansi_header> p<122> c<2> s<27> l<1:1> el<4:3>
n<prim_util_pkg> u<18> t<StringConst> p<20> s<19> l<5:8> el<5:21>
n<vbits> u<19> t<StringConst> p<20> l<5:23> el<5:28>
n<> u<20> t<Package_import_item> p<21> c<18> l<5:8> el<5:28>
n<> u<21> t<Package_import_declaration> p<22> c<20> l<5:1> el<5:29>
n<> u<22> t<Data_declaration> p<23> c<21> l<5:1> el<5:29>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<5:1> el<5:29>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<5:1> el<5:29>
n<> u<25> t<Module_common_item> p<26> c<24> l<5:1> el<5:29>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<5:1> el<5:29>
n<> u<27> t<Non_port_module_item> p<122> c<26> s<60> l<5:1> el<5:29>
n<> u<28> t<IntVec_TypeLogic> p<50> s<49> l<6:1> el<6:6>
n<vbits> u<29> t<StringConst> p<35> s<34> l<6:8> el<6:13>
n<4> u<30> t<IntConst> p<31> l<6:14> el<6:15>
n<> u<31> t<Primary_literal> p<32> c<30> l<6:14> el<6:15>
n<> u<32> t<Primary> p<33> c<31> l<6:14> el<6:15>
n<> u<33> t<Expression> p<34> c<32> l<6:14> el<6:15>
n<> u<34> t<List_of_arguments> p<35> c<33> l<6:14> el<6:15>
n<> u<35> t<Subroutine_call> p<36> c<29> l<6:8> el<6:16>
n<> u<36> t<Constant_primary> p<37> c<35> l<6:8> el<6:16>
n<> u<37> t<Constant_expression> p<43> c<36> s<42> l<6:8> el<6:16>
n<1> u<38> t<IntConst> p<39> l<6:17> el<6:18>
n<> u<39> t<Primary_literal> p<40> c<38> l<6:17> el<6:18>
n<> u<40> t<Constant_primary> p<41> c<39> l<6:17> el<6:18>
n<> u<41> t<Constant_expression> p<43> c<40> l<6:17> el<6:18>
n<> u<42> t<BinOp_Minus> p<43> s<41> l<6:16> el<6:17>
n<> u<43> t<Constant_expression> p<48> c<37> s<47> l<6:8> el<6:18>
n<0> u<44> t<IntConst> p<45> l<6:19> el<6:20>
n<> u<45> t<Primary_literal> p<46> c<44> l<6:19> el<6:20>
n<> u<46> t<Constant_primary> p<47> c<45> l<6:19> el<6:20>
n<> u<47> t<Constant_expression> p<48> c<46> l<6:19> el<6:20>
n<> u<48> t<Constant_range> p<49> c<43> l<6:8> el<6:20>
n<> u<49> t<Packed_dimension> p<50> c<48> l<6:7> el<6:21>
n<> u<50> t<Data_type> p<54> c<28> s<53> l<6:1> el<6:21>
n<a> u<51> t<StringConst> p<52> l<6:22> el<6:23>
n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<6:22> el<6:23>
n<> u<53> t<List_of_variable_decl_assignments> p<54> c<52> l<6:22> el<6:23>
n<> u<54> t<Variable_declaration> p<55> c<50> l<6:1> el<6:24>
n<> u<55> t<Data_declaration> p<56> c<54> l<6:1> el<6:24>
n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<6:1> el<6:24>
n<> u<57> t<Module_or_generate_item_declaration> p<58> c<56> l<6:1> el<6:24>
n<> u<58> t<Module_common_item> p<59> c<57> l<6:1> el<6:24>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<6:1> el<6:24>
n<> u<60> t<Non_port_module_item> p<122> c<59> s<100> l<6:1> el<6:24>
n<> u<61> t<AlwaysKeywd_Always> p<97> s<96> l<7:1> el<7:7>
n<> u<62> t<Edge_Posedge> p<67> s<66> l<7:10> el<7:17>
n<clk> u<63> t<StringConst> p<64> l<7:18> el<7:21>
n<> u<64> t<Primary_literal> p<65> c<63> l<7:18> el<7:21>
n<> u<65> t<Primary> p<66> c<64> l<7:18> el<7:21>
n<> u<66> t<Expression> p<67> c<65> l<7:18> el<7:21>
n<> u<67> t<Event_expression> p<68> c<62> l<7:10> el<7:21>
n<> u<68> t<Event_control> p<69> c<67> l<7:8> el<7:22>
n<> u<69> t<Procedural_timing_control> p<94> c<68> s<93> l<7:8> el<7:22>
n<a> u<70> t<StringConst> p<71> l<8:5> el<8:6>
n<> u<71> t<Ps_or_hierarchical_identifier> p<74> c<70> s<73> l<8:5> el<8:6>
n<> u<72> t<Bit_select> p<73> l<8:7> el<8:7>
n<> u<73> t<Select> p<74> c<72> l<8:7> el<8:7>
n<> u<74> t<Variable_lvalue> p<85> c<71> s<84> l<8:5> el<8:6>
n<a> u<75> t<StringConst> p<76> l<8:10> el<8:11>
n<> u<76> t<Primary_literal> p<77> c<75> l<8:10> el<8:11>
n<> u<77> t<Primary> p<78> c<76> l<8:10> el<8:11>
n<> u<78> t<Expression> p<84> c<77> s<83> l<8:10> el<8:11>
n<> u<79> t<Number_1Tickb1> p<80> l<8:14> el<8:18>
n<> u<80> t<Primary_literal> p<81> c<79> l<8:14> el<8:18>
n<> u<81> t<Primary> p<82> c<80> l<8:14> el<8:18>
n<> u<82> t<Expression> p<84> c<81> l<8:14> el<8:18>
n<> u<83> t<BinOp_Plus> p<84> s<82> l<8:12> el<8:13>
n<> u<84> t<Expression> p<85> c<78> l<8:10> el<8:18>
n<> u<85> t<Nonblocking_assignment> p<86> c<74> l<8:5> el<8:18>
n<> u<86> t<Statement_item> p<87> c<85> l<8:5> el<8:19>
n<> u<87> t<Statement> p<88> c<86> l<8:5> el<8:19>
n<> u<88> t<Statement_or_null> p<90> c<87> s<89> l<8:5> el<8:19>
n<> u<89> t<End> p<90> l<9:1> el<9:4>
n<> u<90> t<Seq_block> p<91> c<88> l<7:23> el<9:4>
n<> u<91> t<Statement_item> p<92> c<90> l<7:23> el<9:4>
n<> u<92> t<Statement> p<93> c<91> l<7:23> el<9:4>
n<> u<93> t<Statement_or_null> p<94> c<92> l<7:23> el<9:4>
n<> u<94> t<Procedural_timing_control_statement> p<95> c<69> l<7:8> el<9:4>
n<> u<95> t<Statement_item> p<96> c<94> l<7:8> el<9:4>
n<> u<96> t<Statement> p<97> c<95> l<7:8> el<9:4>
n<> u<97> t<Always_construct> p<98> c<61> l<7:1> el<9:4>
n<> u<98> t<Module_common_item> p<99> c<97> l<7:1> el<9:4>
n<> u<99> t<Module_or_generate_item> p<100> c<98> l<7:1> el<9:4>
n<> u<100> t<Non_port_module_item> p<122> c<99> s<121> l<7:1> el<9:4>
n<out> u<101> t<StringConst> p<102> l<10:8> el<10:11>
n<> u<102> t<Ps_or_hierarchical_identifier> p<105> c<101> s<104> l<10:8> el<10:11>
n<> u<103> t<Constant_bit_select> p<104> l<10:12> el<10:12>
n<> u<104> t<Constant_select> p<105> c<103> l<10:12> el<10:12>
n<> u<105> t<Net_lvalue> p<116> c<102> s<115> l<10:8> el<10:11>
n<a> u<106> t<StringConst> p<113> s<112> l<10:14> el<10:15>
n<0> u<107> t<IntConst> p<108> l<10:16> el<10:17>
n<> u<108> t<Primary_literal> p<109> c<107> l<10:16> el<10:17>
n<> u<109> t<Primary> p<110> c<108> l<10:16> el<10:17>
n<> u<110> t<Expression> p<111> c<109> l<10:16> el<10:17>
n<> u<111> t<Bit_select> p<112> c<110> l<10:15> el<10:18>
n<> u<112> t<Select> p<113> c<111> l<10:15> el<10:18>
n<> u<113> t<Complex_func_call> p<114> c<106> l<10:14> el<10:18>
n<> u<114> t<Primary> p<115> c<113> l<10:14> el<10:18>
n<> u<115> t<Expression> p<116> c<114> l<10:14> el<10:18>
n<> u<116> t<Net_assignment> p<117> c<105> l<10:8> el<10:18>
n<> u<117> t<List_of_net_assignments> p<118> c<116> l<10:8> el<10:18>
n<> u<118> t<Continuous_assign> p<119> c<117> l<10:1> el<10:19>
n<> u<119> t<Module_common_item> p<120> c<118> l<10:1> el<10:19>
n<> u<120> t<Module_or_generate_item> p<121> c<119> l<10:1> el<10:19>
n<> u<121> t<Non_port_module_item> p<122> c<120> l<10:1> el<10:19>
n<> u<122> t<Module_declaration> p<123> c<17> l<1:1> el<11:10>
n<> u<123> t<Description> p<124> c<122> l<1:1> el<11:10>
n<> u<124> t<Source_text> p<125> c<123> l<1:1> el<11:10>
n<> u<125> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] pack.sv:1:1: No timescale set for "prim_util_pkg".

[WRN:PA0205] dut.sv:1:1: No timescale set for "foo".

[INF:CP0300] Compilation...

[INF:CP0301] pack.sv:1:1: Compile package "prim_util_pkg".

[INF:CP0303] dut.sv:1:1: Compile module "work@foo".

[NTE:CP0309] dut.sv:3:12: Implicit port type (wire) for "out".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@foo".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/FileList/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/FileList/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/FileList/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@foo)
|vpiElaborated:1
|vpiName:work@foo
|uhdmallPackages:
\_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:prim_util_pkg
  |vpiFullName:prim_util_pkg::
  |vpiDefName:prim_util_pkg
  |vpiTaskFunc:
  \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
    |vpiName:vbits
    |vpiFullName:prim_util_pkg::vbits
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: , line:3:21, endln:3:28
      |vpiTypespec:
      \_integer_typespec: , line:3:21, endln:3:28
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
    |vpiIODecl:
    \_io_decl: (value), line:3:43, endln:3:48
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:3:35, endln:3:42
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
    |vpiStmt:
    \_return_stmt: , line:4:5, endln:4:11
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiCondition:
      \_operation: , line:4:12, endln:4:44
        |vpiParent:
        \_return_stmt: , line:4:5, endln:4:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:4:13, endln:4:23
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::vbits::value), line:4:13, endln:4:18
            |vpiParent:
            \_operation: , line:4:13, endln:4:23
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiOperand:
          \_constant: , line:4:22, endln:4:23
            |vpiParent:
            \_operation: , line:4:13, endln:4:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_constant: , line:4:27, endln:4:28
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_sys_func_call: ($clog2), line:4:31, endln:4:44
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiArgument:
          \_ref_obj: (prim_util_pkg::vbits::value), line:4:38, endln:4:43
            |vpiParent:
            \_sys_func_call: ($clog2), line:4:31, endln:4:44
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiName:$clog2
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
|uhdmtopPackages:
\_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:prim_util_pkg
  |vpiFullName:prim_util_pkg::
  |vpiDefName:prim_util_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
    |vpiName:vbits
    |vpiFullName:prim_util_pkg::vbits
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: , line:3:21, endln:3:28
      |vpiTypespec:
      \_integer_typespec: , line:3:21, endln:3:28
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
    |vpiIODecl:
    \_io_decl: (value), line:3:43, endln:3:48
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:3:35, endln:3:42
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
        |vpiSigned:1
    |vpiStmt:
    \_return_stmt: , line:4:5, endln:4:11
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiCondition:
      \_operation: , line:4:12, endln:4:44
        |vpiParent:
        \_return_stmt: , line:4:5, endln:4:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:4:13, endln:4:23
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::vbits::value), line:4:13, endln:4:18
            |vpiParent:
            \_operation: , line:4:13, endln:4:23
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiOperand:
          \_constant: , line:4:22, endln:4:23
            |vpiParent:
            \_operation: , line:4:13, endln:4:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_constant: , line:4:27, endln:4:28
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_sys_func_call: ($clog2), line:4:31, endln:4:44
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiArgument:
          \_ref_obj: (prim_util_pkg::vbits::value), line:4:38, endln:4:43
            |vpiParent:
            \_sys_func_call: ($clog2), line:4:31, endln:4:44
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiName:$clog2
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
|uhdmallModules:
\_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@foo
  |vpiTypedef:
  \_import_typespec: (prim_util_pkg), line:5:8, endln:5:28
  |vpiDefName:work@foo
  |vpiTaskFunc:
  \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
    |vpiName:vbits
    |vpiFullName:prim_util_pkg::vbits
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: , line:3:21, endln:3:28
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
    |vpiIODecl:
    \_io_decl: (value), line:3:43, endln:3:48
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:3:35, endln:3:42
    |vpiStmt:
    \_return_stmt: , line:4:5, endln:4:11
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiCondition:
      \_operation: , line:4:12, endln:4:44
        |vpiParent:
        \_return_stmt: , line:4:5, endln:4:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:4:13, endln:4:23
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::vbits::value), line:4:13, endln:4:18
            |vpiParent:
            \_operation: , line:4:13, endln:4:23
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiOperand:
          \_constant: , line:4:22, endln:4:23
        |vpiOperand:
        \_constant: , line:4:27, endln:4:28
        |vpiOperand:
        \_sys_func_call: ($clog2), line:4:31, endln:4:44
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiArgument:
          \_ref_obj: (prim_util_pkg::vbits::value), line:4:38, endln:4:43
            |vpiParent:
            \_sys_func_call: ($clog2), line:4:31, endln:4:44
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiName:$clog2
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::), file:pack.sv, line:1:1, endln:7:11
  |vpiNet:
  \_logic_net: (work@foo.clk), line:2:11, endln:2:14
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiFullName:work@foo.clk
  |vpiNet:
  \_logic_net: (work@foo.out), line:3:12, endln:3:15
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:out
    |vpiFullName:work@foo.out
  |vpiNet:
  \_logic_net: (work@foo.a), line:6:22, endln:6:23
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:a
    |vpiFullName:work@foo.a
    |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:2:11, endln:2:14
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.clk), line:2:11, endln:2:14
  |vpiPort:
  \_port: (out), line:3:12, endln:3:15
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.out), line:3:12, endln:3:15
  |vpiProcess:
  \_always: , line:7:1, endln:9:4
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_event_control: , line:7:8, endln:7:22
      |vpiParent:
      \_always: , line:7:1, endln:9:4
      |vpiCondition:
      \_operation: , line:7:10, endln:7:21
        |vpiParent:
        \_event_control: , line:7:8, endln:7:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@foo.clk), line:7:18, endln:7:21
          |vpiParent:
          \_operation: , line:7:10, endln:7:21
          |vpiName:clk
          |vpiFullName:work@foo.clk
          |vpiActual:
          \_logic_net: (work@foo.clk), line:2:11, endln:2:14
            |vpiParent:
            \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
            |vpiName:clk
            |vpiFullName:work@foo.clk
      |vpiStmt:
      \_begin: (work@foo), line:7:23, endln:9:4
        |vpiParent:
        \_event_control: , line:7:8, endln:7:22
        |vpiFullName:work@foo
        |vpiStmt:
        \_assignment: , line:8:5, endln:8:18
          |vpiParent:
          \_begin: (work@foo), line:7:23, endln:9:4
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:8:10, endln:8:18
            |vpiParent:
            \_begin: (work@foo), line:7:23, endln:9:4
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@foo.a), line:8:10, endln:8:11
              |vpiParent:
              \_begin: (work@foo), line:7:23, endln:9:4
              |vpiName:a
              |vpiFullName:work@foo.a
              |vpiActual:
              \_logic_var: (work@foo.a), line:6:22, endln:6:23
                |vpiParent:
                \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
                |vpiTypespec:
                \_logic_typespec: , line:6:1, endln:6:21
                  |vpiRange:
                  \_range: , line:6:7, endln:6:21
                    |vpiLeftRange:
                    \_constant: , line:6:8, endln:6:16
                      |vpiParent:
                      \_range: , line:6:7, endln:6:21
                      |vpiDecompile:1
                      |vpiSize:64
                      |INT:1
                      |vpiConstType:7
                    |vpiRightRange:
                    \_constant: , line:6:19, endln:6:20
                      |vpiParent:
                      \_range: , line:6:7, endln:6:21
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiName:a
                |vpiFullName:work@foo.a
                |vpiVisibility:1
                |vpiRange:
                \_range: , line:6:7, endln:6:21
                  |vpiLeftRange:
                  \_constant: , line:6:8, endln:6:16
                    |vpiParent:
                    \_range: , line:6:7, endln:6:21
                    |vpiDecompile:1
                    |vpiSize:64
                    |INT:1
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:6:19, endln:6:20
                    |vpiParent:
                    \_range: , line:6:7, endln:6:21
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiOperand:
            \_constant: , line:8:14, endln:8:18
              |vpiParent:
              \_operation: , line:8:10, endln:8:18
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@foo.a), line:8:5, endln:8:6
            |vpiParent:
            \_begin: (work@foo), line:7:23, endln:9:4
            |vpiName:a
            |vpiFullName:work@foo.a
            |vpiActual:
            \_logic_var: (work@foo.a), line:6:22, endln:6:23
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:10:18
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_bit_select: (work@foo.a), line:10:14, endln:10:18
      |vpiParent:
      \_ref_obj: (work@foo.a)
        |vpiParent:
        \_cont_assign: , line:10:8, endln:10:18
        |vpiName:a
        |vpiFullName:work@foo.a
      |vpiName:a
      |vpiFullName:work@foo.a
      |vpiIndex:
      \_constant: , line:10:16, endln:10:17
        |vpiParent:
        \_bit_select: (work@foo.a), line:10:14, endln:10:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@foo.out), line:10:8, endln:10:11
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:18
      |vpiName:out
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:3:12, endln:3:15
        |vpiParent:
        \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
        |vpiName:out
        |vpiFullName:work@foo.out
|uhdmtopModules:
\_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
  |vpiName:work@foo
  |vpiVariables:
  \_logic_var: (work@foo.a), line:6:22, endln:6:23
  |vpiTypedef:
  \_import_typespec: (prim_util_pkg), line:5:8, endln:5:28
  |vpiDefName:work@foo
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:vbits
    |vpiFullName:prim_util_pkg::vbits
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: , line:3:21, endln:3:28
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiIODecl:
    \_io_decl: (value), line:3:43, endln:3:48
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:3:35, endln:3:42
    |vpiStmt:
    \_return_stmt: , line:4:5, endln:4:11
      |vpiParent:
      \_function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiCondition:
      \_operation: , line:4:12, endln:4:44
        |vpiParent:
        \_return_stmt: , line:4:5, endln:4:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:4:13, endln:4:23
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@foo.vbits.value), line:4:13, endln:4:18
            |vpiParent:
            \_operation: , line:4:13, endln:4:23
            |vpiName:value
            |vpiFullName:work@foo.vbits.value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiOperand:
          \_constant: , line:4:22, endln:4:23
        |vpiOperand:
        \_constant: , line:4:27, endln:4:28
        |vpiOperand:
        \_sys_func_call: ($clog2), line:4:31, endln:4:44
          |vpiParent:
          \_operation: , line:4:12, endln:4:44
          |vpiArgument:
          \_ref_obj: (work@foo.vbits.value), line:4:38, endln:4:43
            |vpiParent:
            \_sys_func_call: ($clog2), line:4:31, endln:4:44
            |vpiName:value
            |vpiFullName:work@foo.vbits.value
            |vpiActual:
            \_io_decl: (value), line:3:43, endln:3:48
          |vpiName:$clog2
    |vpiInstance:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
  |vpiNet:
  \_logic_net: (work@foo.clk), line:2:11, endln:2:14
  |vpiNet:
  \_logic_net: (work@foo.out), line:3:12, endln:3:15
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:2:11, endln:2:14
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.clk), line:2:11, endln:2:14
      |vpiParent:
      \_port: (clk), line:2:11, endln:2:14
      |vpiName:clk
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_net: (work@foo.clk), line:2:11, endln:2:14
    |vpiInstance:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
  |vpiPort:
  \_port: (out), line:3:12, endln:3:15
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@foo.out), line:3:12, endln:3:15
      |vpiParent:
      \_port: (out), line:3:12, endln:3:15
      |vpiName:out
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:3:12, endln:3:15
    |vpiInstance:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
  |vpiProcess:
  \_always: , line:7:1, endln:9:4
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_event_control: , line:7:8, endln:7:22
      |vpiParent:
      \_always: , line:7:1, endln:9:4
      |vpiCondition:
      \_operation: , line:7:10, endln:7:21
        |vpiParent:
        \_event_control: , line:7:8, endln:7:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@foo.clk), line:7:18, endln:7:21
          |vpiParent:
          \_operation: , line:7:10, endln:7:21
          |vpiName:clk
          |vpiFullName:work@foo.clk
          |vpiActual:
          \_logic_net: (work@foo.clk), line:2:11, endln:2:14
      |vpiStmt:
      \_begin: (work@foo), line:7:23, endln:9:4
        |vpiParent:
        \_event_control: , line:7:8, endln:7:22
        |vpiFullName:work@foo
        |vpiStmt:
        \_assignment: , line:8:5, endln:8:18
          |vpiParent:
          \_begin: (work@foo), line:7:23, endln:9:4
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:8:10, endln:8:18
            |vpiParent:
            \_assignment: , line:8:5, endln:8:18
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@foo.a), line:8:10, endln:8:11
              |vpiParent:
              \_operation: , line:8:10, endln:8:18
              |vpiName:a
              |vpiFullName:work@foo.a
              |vpiActual:
              \_logic_var: (work@foo.a), line:6:22, endln:6:23
            |vpiOperand:
            \_constant: , line:8:14, endln:8:18
          |vpiLhs:
          \_ref_obj: (work@foo.a), line:8:5, endln:8:6
            |vpiParent:
            \_assignment: , line:8:5, endln:8:18
            |vpiName:a
            |vpiFullName:work@foo.a
            |vpiActual:
            \_logic_var: (work@foo.a), line:6:22, endln:6:23
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:10:18
    |vpiParent:
    \_module: work@foo (work@foo), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_bit_select: (work@foo.a), line:10:14, endln:10:18
      |vpiParent:
      \_ref_obj: (work@foo.a)
        |vpiParent:
        \_cont_assign: , line:10:8, endln:10:18
        |vpiName:a
        |vpiFullName:work@foo.a
        |vpiActual:
        \_logic_var: (work@foo.a), line:6:22, endln:6:23
      |vpiName:a
      |vpiFullName:work@foo.a
      |vpiIndex:
      \_constant: , line:10:16, endln:10:17
    |vpiLhs:
    \_ref_obj: (work@foo.out), line:10:8, endln:10:11
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:18
      |vpiName:out
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:3:12, endln:3:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/FileList/dut.sv  | ${SURELOG_DIR}/build/regression/FileList/roundtrip/dut_000.sv  | 4 | 11 | 
[roundtrip]: ${SURELOG_DIR}/tests/FileList/pack.sv | ${SURELOG_DIR}/build/regression/FileList/roundtrip/pack_000.sv | 2 | 7 | 

