// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_processPseudoHeader_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer2_dout,
        rxEng_dataBuffer2_empty_n,
        rxEng_dataBuffer2_read,
        rxEng_checksumValidFifo_dout,
        rxEng_checksumValidFifo_empty_n,
        rxEng_checksumValidFifo_read,
        rxEng_headerMetaFifo_din,
        rxEng_headerMetaFifo_full_n,
        rxEng_headerMetaFifo_write,
        rxEng2portTable_check_req_din,
        rxEng2portTable_check_req_full_n,
        rxEng2portTable_check_req_write,
        rxEng_tupleBuffer_din,
        rxEng_tupleBuffer_full_n,
        rxEng_tupleBuffer_write,
        rxEng_dataBuffer3a_din,
        rxEng_dataBuffer3a_full_n,
        rxEng_dataBuffer3a_write,
        rxEng_optionalFieldsMetaFifo_din,
        rxEng_optionalFieldsMetaFifo_full_n,
        rxEng_optionalFieldsMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer2_dout;
input   rxEng_dataBuffer2_empty_n;
output   rxEng_dataBuffer2_read;
input  [0:0] rxEng_checksumValidFifo_dout;
input   rxEng_checksumValidFifo_empty_n;
output   rxEng_checksumValidFifo_read;
output  [159:0] rxEng_headerMetaFifo_din;
input   rxEng_headerMetaFifo_full_n;
output   rxEng_headerMetaFifo_write;
output  [15:0] rxEng2portTable_check_req_din;
input   rxEng2portTable_check_req_full_n;
output   rxEng2portTable_check_req_write;
output  [95:0] rxEng_tupleBuffer_din;
input   rxEng_tupleBuffer_full_n;
output   rxEng_tupleBuffer_write;
output  [576:0] rxEng_dataBuffer3a_din;
input   rxEng_dataBuffer3a_full_n;
output   rxEng_dataBuffer3a_write;
output  [15:0] rxEng_optionalFieldsMetaFifo_din;
input   rxEng_optionalFieldsMetaFifo_full_n;
output   rxEng_optionalFieldsMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer2_read;
reg rxEng_checksumValidFifo_read;
reg rxEng_headerMetaFifo_write;
reg rxEng2portTable_check_req_write;
reg rxEng_tupleBuffer_write;
reg rxEng_dataBuffer3a_write;
reg rxEng_optionalFieldsMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_184_p3;
wire   [0:0] tmp_i_325_nbreadreq_fu_192_p3;
reg    ap_predicate_op40_read_state1;
reg    ap_predicate_op44_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_892;
reg   [0:0] tmp_i_reg_892_pp0_iter1_reg;
reg   [0:0] tmp_i_325_reg_900;
reg   [0:0] tmp_i_325_reg_900_pp0_iter1_reg;
reg   [0:0] pkgValid_loc_0_i_reg_279;
reg   [0:0] metaWritten_1_load_reg_945;
reg   [0:0] firstWord_load_reg_896;
reg   [0:0] firstWord_load_reg_896_pp0_iter1_reg;
reg    ap_predicate_op130_write_state3;
reg    ap_predicate_op132_write_state3;
reg    ap_predicate_op136_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_892_pp0_iter2_reg;
reg   [0:0] tmp_i_325_reg_900_pp0_iter2_reg;
reg   [0:0] pkgValid_loc_0_i_reg_279_pp0_iter2_reg;
reg   [0:0] or_ln457_reg_955;
reg   [0:0] firstWord_load_reg_896_pp0_iter2_reg;
reg    ap_predicate_op141_write_state4;
reg   [0:0] metaWritten_1_load_reg_945_pp0_iter2_reg;
reg   [0:0] or_ln478_reg_969;
reg    ap_predicate_op146_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] firstWord;
reg   [0:0] header_ready_1;
reg   [15:0] header_idx_2;
reg   [255:0] header_header_V_2;
reg   [0:0] pkgValid;
reg   [0:0] metaWritten_1;
reg    rxEng_dataBuffer2_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_checksumValidFifo_blk_n;
reg    rxEng_dataBuffer3a_blk_n;
reg    rxEng_headerMetaFifo_blk_n;
reg    rxEng2portTable_check_req_blk_n;
reg    rxEng_tupleBuffer_blk_n;
reg    rxEng_optionalFieldsMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [576:0] rxEng_dataBuffer2_read_reg_904;
reg   [576:0] rxEng_dataBuffer2_read_reg_904_pp0_iter1_reg;
reg   [576:0] rxEng_dataBuffer2_read_reg_904_pp0_iter2_reg;
wire   [0:0] tmp_last_V_fu_313_p3;
reg   [0:0] tmp_last_V_reg_911;
wire   [255:0] p_Result_s_fu_453_p2;
wire   [0:0] header_ready_1_load_load_fu_343_p1;
wire   [0:0] metaWritten_1_load_load_fu_472_p1;
wire   [0:0] or_ln457_fu_578_p2;
wire   [3:0] meta_dataOffset_V_1_fu_712_p4;
reg   [3:0] meta_dataOffset_V_1_reg_959;
wire   [0:0] tmp_285_fu_756_p3;
reg   [0:0] tmp_285_reg_964;
wire   [0:0] or_ln478_fu_867_p2;
reg   [0:0] ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_247;
reg   [0:0] ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_258;
reg   [15:0] ap_phi_mux_header_idx_6_new_0_i_phi_fu_272_p4;
wire   [15:0] add_ln67_fu_465_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_269;
wire   [0:0] ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_279;
reg   [0:0] ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279;
reg   [0:0] ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_289;
wire   [255:0] ap_phi_reg_pp0_iter0_p_Val2_44_in_i_in_in_reg_300;
reg   [255:0] ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_300;
reg   [255:0] ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300;
wire   [0:0] or_ln492_fu_331_p2;
wire   [0:0] xor_ln492_fu_481_p2;
wire   [0:0] or_ln492_1_fu_476_p2;
wire   [15:0] select_ln492_fu_486_p3;
wire   [0:0] or_ln492_2_fu_493_p2;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_fu_358_p3;
wire   [23:0] zext_ln414_fu_366_p1;
wire   [0:0] trunc_ln414_fu_376_p1;
wire   [0:0] icmp_ln414_fu_370_p2;
wire   [255:0] st_fu_379_p3;
wire   [255:0] tmp_287_fu_355_p1;
wire   [255:0] select_ln414_fu_387_p3;
reg   [255:0] tmp_282_fu_395_p4;
wire   [255:0] select_ln414_19_fu_413_p3;
wire   [255:0] select_ln414_20_fu_421_p3;
wire   [255:0] and_ln414_fu_429_p2;
wire   [255:0] xor_ln414_fu_435_p2;
wire   [255:0] select_ln414_18_fu_405_p3;
wire   [255:0] and_ln414_22_fu_441_p2;
wire   [255:0] and_ln414_23_fu_447_p2;
wire   [7:0] p_Result_513_i_fu_526_p4;
wire   [7:0] p_Result_i_fu_516_p4;
wire   [3:0] lhs_fu_544_p4;
wire   [5:0] ret_fu_554_p3;
wire   [15:0] p_Result_202_fu_536_p3;
wire   [15:0] zext_ln1541_fu_562_p1;
wire   [0:0] icmp_ln1080_fu_572_p2;
wire   [0:0] icmp_ln1068_fu_566_p2;
wire   [7:0] p_Result_529_i_fu_694_p4;
wire   [7:0] p_Result_528_i_fu_684_p4;
wire   [5:0] shl_ln3_fu_722_p3;
wire   [15:0] p_Result_203_fu_704_p3;
wire   [15:0] zext_ln229_3_fu_730_p1;
wire   [0:0] tmp_286_fu_764_p3;
wire   [0:0] tmp_284_fu_748_p3;
wire   [0:0] tmp_283_fu_740_p3;
wire   [15:0] meta_length_V_1_fu_734_p2;
wire   [7:0] p_Result_526_i_fu_674_p4;
wire   [7:0] p_Result_525_i_fu_664_p4;
wire   [7:0] p_Result_523_i_fu_654_p4;
wire   [7:0] p_Result_522_i_fu_644_p4;
wire   [7:0] p_Result_521_i_fu_634_p4;
wire   [7:0] p_Result_520_i_fu_624_p4;
wire   [7:0] p_Result_519_i_fu_614_p4;
wire   [7:0] p_Result_518_i_fu_604_p4;
wire   [7:0] p_Result_517_i_fu_594_p4;
wire   [7:0] p_Result_516_i_fu_584_p4;
wire   [31:0] tmp_6_fu_832_p4;
wire   [63:0] trunc_ln173_fu_842_p1;
wire   [0:0] icmp_ln1080_4_fu_861_p2;
wire   [0:0] icmp_ln1068_4_fu_855_p2;
wire   [3:0] add_ln229_fu_873_p2;
wire   [8:0] tmp_s_fu_878_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_62;
reg    ap_condition_278;
reg    ap_condition_289;
reg    ap_condition_259;
reg    ap_condition_285;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 firstWord = 1'd1;
#0 header_ready_1 = 1'd0;
#0 header_idx_2 = 16'd0;
#0 header_header_V_2 = 256'd28334198897217871282176;
#0 pkgValid = 1'd0;
#0 metaWritten_1 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_278)) begin
        if (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279 <= pkgValid;
        end else if ((1'b1 == ap_condition_62)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279 <= rxEng_checksumValidFifo_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279 <= ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_279;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_285)) begin
        if ((1'b1 == ap_condition_259)) begin
            ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300 <= p_Result_s_fu_453_p2;
        end else if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300 <= header_header_V_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300 <= ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_300;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_300 <= ap_phi_reg_pp0_iter0_p_Val2_44_in_i_in_in_reg_300;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1) & (or_ln492_fu_331_p2 == 1'd1)) | ((tmp_i_325_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1) & (or_ln492_fu_331_p2 == 1'd1))))) begin
        firstWord <= rxEng_dataBuffer2_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_184_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_load_reg_896 <= firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_load_reg_896_pp0_iter1_reg <= firstWord_load_reg_896;
        rxEng_dataBuffer2_read_reg_904_pp0_iter1_reg <= rxEng_dataBuffer2_read_reg_904;
        tmp_i_325_reg_900_pp0_iter1_reg <= tmp_i_325_reg_900;
        tmp_i_reg_892 <= tmp_i_nbreadreq_fu_184_p3;
        tmp_i_reg_892_pp0_iter1_reg <= tmp_i_reg_892;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        firstWord_load_reg_896_pp0_iter2_reg <= firstWord_load_reg_896_pp0_iter1_reg;
        metaWritten_1_load_reg_945_pp0_iter2_reg <= metaWritten_1_load_reg_945;
        pkgValid_loc_0_i_reg_279_pp0_iter2_reg <= pkgValid_loc_0_i_reg_279;
        rxEng_dataBuffer2_read_reg_904_pp0_iter2_reg <= rxEng_dataBuffer2_read_reg_904_pp0_iter1_reg;
        tmp_i_325_reg_900_pp0_iter2_reg <= tmp_i_325_reg_900_pp0_iter1_reg;
        tmp_i_reg_892_pp0_iter2_reg <= tmp_i_reg_892_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0))))) begin
        header_header_V_2 <= p_Result_s_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (or_ln492_1_fu_476_p2 == 1'd1)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (or_ln492_1_fu_476_p2 == 1'd1))))) begin
        header_idx_2 <= select_ln492_fu_486_p3;
        header_ready_1 <= xor_ln492_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (or_ln492_2_fu_493_p2 == 1'd1)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (or_ln492_2_fu_493_p2 == 1'd1))))) begin
        metaWritten_1 <= xor_ln492_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1))))) begin
        metaWritten_1_load_reg_945 <= metaWritten_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_945 == 1'd0) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)) | ((metaWritten_1_load_reg_945 == 1'd0) & (tmp_i_325_reg_900_pp0_iter1_reg == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1))))) begin
        meta_dataOffset_V_1_reg_959 <= {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[199:196]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896_pp0_iter1_reg == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)) | ((pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_325_reg_900_pp0_iter1_reg == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1))))) begin
        or_ln457_reg_955 <= or_ln457_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_896_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)) | ((metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_325_reg_900_pp0_iter1_reg == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1))))) begin
        or_ln478_reg_969 <= or_ln478_fu_867_p2;
        tmp_285_reg_964 <= ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[32'd201];
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord == 1'd1) & (tmp_i_325_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid <= rxEng_checksumValidFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid_loc_0_i_reg_279 <= ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op40_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_read_reg_904 <= rxEng_dataBuffer2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_325_reg_900 <= tmp_i_325_nbreadreq_fu_192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1)) | ((tmp_i_325_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1))))) begin
        tmp_last_V_reg_911 <= rxEng_dataBuffer2_dout[32'd576];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_184_p3 == 1'd1)) begin
        if ((firstWord == 1'd0)) begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4 = 1'd0;
        end else if (((firstWord == 1'd1) & (tmp_i_325_nbreadreq_fu_192_p3 == 1'd1))) begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4 = 1'd1;
        end else begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_247;
        end
    end else begin
        ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_247;
    end
end

always @ (*) begin
    if ((((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)))) begin
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_272_p4 = add_ln67_fu_465_p2;
    end else begin
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_272_p4 = ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_269;
    end
end

always @ (*) begin
    if ((((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)))) begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4 = 1'd1;
    end else if ((((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd1)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd1)))) begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4 = 1'd0;
    end else begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4 = ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_258;
    end
end

always @ (*) begin
    if ((((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (metaWritten_1_load_load_fu_472_p1 == 1'd0)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (metaWritten_1_load_load_fu_472_p1 == 1'd0)))) begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4 = 1'd1;
    end else if ((((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (metaWritten_1_load_load_fu_472_p1 == 1'd1)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (metaWritten_1_load_load_fu_472_p1 == 1'd1)))) begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4 = ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_289;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op132_write_state3 == 1'b1))) begin
        rxEng2portTable_check_req_blk_n = rxEng2portTable_check_req_full_n;
    end else begin
        rxEng2portTable_check_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op132_write_state3 == 1'b1))) begin
        rxEng2portTable_check_req_write = 1'b1;
    end else begin
        rxEng2portTable_check_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_checksumValidFifo_blk_n = rxEng_checksumValidFifo_empty_n;
    end else begin
        rxEng_checksumValidFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_checksumValidFifo_read = 1'b1;
    end else begin
        rxEng_checksumValidFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_dataBuffer2_blk_n = rxEng_dataBuffer2_empty_n;
    end else begin
        rxEng_dataBuffer2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op40_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_read = 1'b1;
    end else begin
        rxEng_dataBuffer2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op141_write_state4 == 1'b1))) begin
        rxEng_dataBuffer3a_blk_n = rxEng_dataBuffer3a_full_n;
    end else begin
        rxEng_dataBuffer3a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op141_write_state4 == 1'b1))) begin
        rxEng_dataBuffer3a_write = 1'b1;
    end else begin
        rxEng_dataBuffer3a_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op130_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_headerMetaFifo_blk_n = rxEng_headerMetaFifo_full_n;
    end else begin
        rxEng_headerMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op130_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_headerMetaFifo_write = 1'b1;
    end else begin
        rxEng_headerMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op146_write_state4 == 1'b1))) begin
        rxEng_optionalFieldsMetaFifo_blk_n = rxEng_optionalFieldsMetaFifo_full_n;
    end else begin
        rxEng_optionalFieldsMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op146_write_state4 == 1'b1))) begin
        rxEng_optionalFieldsMetaFifo_write = 1'b1;
    end else begin
        rxEng_optionalFieldsMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op136_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_blk_n = rxEng_tupleBuffer_full_n;
    end else begin
        rxEng_tupleBuffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op136_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_write = 1'b1;
    end else begin
        rxEng_tupleBuffer_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln229_fu_873_p2 = ($signed(meta_dataOffset_V_1_reg_959) + $signed(4'd11));

assign add_ln67_fu_465_p2 = (header_idx_2 + 16'd1);

assign and_ln414_22_fu_441_p2 = (xor_ln414_fu_435_p2 & header_header_V_2);

assign and_ln414_23_fu_447_p2 = (select_ln414_18_fu_405_p3 & and_ln414_fu_429_p2);

assign and_ln414_fu_429_p2 = (select_ln414_20_fu_421_p3 & select_ln414_19_fu_413_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op146_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op136_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op132_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op146_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op136_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op132_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op146_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op136_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op132_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op136_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op132_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op146_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_259 = (((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd0)));
end

always @ (*) begin
    ap_condition_278 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_285 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_289 = (((firstWord_load_reg_896 == 1'd0) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd1)) | ((tmp_i_325_reg_900 == 1'd1) & (tmp_i_reg_892 == 1'd1) & (header_ready_1_load_load_fu_343_p1 == 1'd1)));
end

always @ (*) begin
    ap_condition_62 = ((firstWord == 1'd1) & (tmp_i_325_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_247 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_44_in_i_in_in_reg_300 = 'bx;

assign ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_269 = 'bx;

assign ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_258 = 'bx;

assign ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_289 = 'bx;

always @ (*) begin
    ap_predicate_op130_write_state3 = (((firstWord_load_reg_896_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)) | ((metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_325_reg_900_pp0_iter1_reg == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op132_write_state3 = (((firstWord_load_reg_896_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)) | ((metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_325_reg_900_pp0_iter1_reg == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op136_write_state3 = (((firstWord_load_reg_896_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)) | ((metaWritten_1_load_reg_945 == 1'd0) & (pkgValid_loc_0_i_reg_279 == 1'd1) & (tmp_i_325_reg_900_pp0_iter1_reg == 1'd1) & (tmp_i_reg_892_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op141_write_state4 = (((firstWord_load_reg_896_pp0_iter2_reg == 1'd0) & (or_ln457_reg_955 == 1'd1) & (pkgValid_loc_0_i_reg_279_pp0_iter2_reg == 1'd1) & (tmp_i_reg_892_pp0_iter2_reg == 1'd1)) | ((or_ln457_reg_955 == 1'd1) & (pkgValid_loc_0_i_reg_279_pp0_iter2_reg == 1'd1) & (tmp_i_325_reg_900_pp0_iter2_reg == 1'd1) & (tmp_i_reg_892_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op146_write_state4 = (((or_ln478_reg_969 == 1'd1) & (metaWritten_1_load_reg_945_pp0_iter2_reg == 1'd0) & (firstWord_load_reg_896_pp0_iter2_reg == 1'd0) & (pkgValid_loc_0_i_reg_279_pp0_iter2_reg == 1'd1) & (tmp_i_reg_892_pp0_iter2_reg == 1'd1)) | ((or_ln478_reg_969 == 1'd1) & (metaWritten_1_load_reg_945_pp0_iter2_reg == 1'd0) & (pkgValid_loc_0_i_reg_279_pp0_iter2_reg == 1'd1) & (tmp_i_325_reg_900_pp0_iter2_reg == 1'd1) & (tmp_i_reg_892_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op40_read_state1 = (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1)) | ((tmp_i_325_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((firstWord == 1'd1) & (tmp_i_325_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_nbreadreq_fu_184_p3 == 1'd1));
end

assign header_ready_1_load_load_fu_343_p1 = header_ready_1;

assign icmp_ln1068_4_fu_855_p2 = ((p_Result_203_fu_704_p3 != zext_ln229_3_fu_730_p1) ? 1'b1 : 1'b0);

assign icmp_ln1068_fu_566_p2 = ((p_Result_202_fu_536_p3 != zext_ln1541_fu_562_p1) ? 1'b1 : 1'b0);

assign icmp_ln1080_4_fu_861_p2 = ((meta_dataOffset_V_1_fu_712_p4 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln1080_fu_572_p2 = ((lhs_fu_544_p4 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_370_p2 = ((zext_ln414_fu_366_p1 != 24'd0) ? 1'b1 : 1'b0);

assign lhs_fu_544_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[199:196]}};

assign metaWritten_1_load_load_fu_472_p1 = metaWritten_1;

assign meta_dataOffset_V_1_fu_712_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[199:196]}};

assign meta_length_V_1_fu_734_p2 = (p_Result_203_fu_704_p3 - zext_ln229_3_fu_730_p1);

assign or_ln457_fu_578_p2 = (icmp_ln1080_fu_572_p2 | icmp_ln1068_fu_566_p2);

assign or_ln478_fu_867_p2 = (icmp_ln1080_4_fu_861_p2 | icmp_ln1068_4_fu_855_p2);

assign or_ln492_1_fu_476_p2 = (tmp_last_V_reg_911 | ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4);

assign or_ln492_2_fu_493_p2 = (tmp_last_V_reg_911 | ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4);

assign or_ln492_fu_331_p2 = (tmp_last_V_fu_313_p3 | ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4);

assign p_Result_202_fu_536_p3 = {{p_Result_513_i_fu_526_p4}, {p_Result_i_fu_516_p4}};

assign p_Result_203_fu_704_p3 = {{p_Result_529_i_fu_694_p4}, {p_Result_528_i_fu_684_p4}};

assign p_Result_513_i_fu_526_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[87:80]}};

assign p_Result_516_i_fu_584_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[159:152]}};

assign p_Result_517_i_fu_594_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[151:144]}};

assign p_Result_518_i_fu_604_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[143:136]}};

assign p_Result_519_i_fu_614_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[135:128]}};

assign p_Result_520_i_fu_624_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[191:184]}};

assign p_Result_521_i_fu_634_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[183:176]}};

assign p_Result_522_i_fu_644_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[175:168]}};

assign p_Result_523_i_fu_654_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[167:160]}};

assign p_Result_525_i_fu_664_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[223:216]}};

assign p_Result_526_i_fu_674_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[215:208]}};

assign p_Result_528_i_fu_684_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[95:88]}};

assign p_Result_529_i_fu_694_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[87:80]}};

assign p_Result_i_fu_516_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[95:88]}};

assign p_Result_s_fu_453_p2 = (and_ln414_23_fu_447_p2 | and_ln414_22_fu_441_p2);

assign ret_fu_554_p3 = {{lhs_fu_544_p4}, {2'd0}};

assign rxEng2portTable_check_req_din = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[127:112]}};

assign rxEng_dataBuffer3a_din = rxEng_dataBuffer2_read_reg_904_pp0_iter2_reg;

assign rxEng_headerMetaFifo_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{12'd0}, {meta_dataOffset_V_1_fu_712_p4}}}, {7'd0}}}, {tmp_286_fu_764_p3}}}, {7'd0}}}, {tmp_285_fu_756_p3}}}, {7'd0}}}, {tmp_284_fu_748_p3}}}, {7'd0}}}, {tmp_283_fu_740_p3}}}, {meta_length_V_1_fu_734_p2}}}, {16'd0}}}, {p_Result_526_i_fu_674_p4}}}, {p_Result_525_i_fu_664_p4}}}, {p_Result_523_i_fu_654_p4}}}, {p_Result_522_i_fu_644_p4}}}, {p_Result_521_i_fu_634_p4}}}, {p_Result_520_i_fu_624_p4}}}, {p_Result_519_i_fu_614_p4}}}, {p_Result_518_i_fu_604_p4}}}, {p_Result_517_i_fu_594_p4}}}, {p_Result_516_i_fu_584_p4}};

assign rxEng_optionalFieldsMetaFifo_din = tmp_s_fu_878_p4;

assign rxEng_tupleBuffer_din = {{tmp_6_fu_832_p4}, {trunc_ln173_fu_842_p1}};

assign select_ln414_18_fu_405_p3 = ((icmp_ln414_fu_370_p2[0:0] == 1'b1) ? tmp_282_fu_395_p4 : tmp_287_fu_355_p1);

assign select_ln414_19_fu_413_p3 = ((icmp_ln414_fu_370_p2[0:0] == 1'b1) ? 256'd57896044618658097711785492504343953926634992332820282019728792003956564819968 : 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935);

assign select_ln414_20_fu_421_p3 = ((icmp_ln414_fu_370_p2[0:0] == 1'b1) ? 256'd1 : 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935);

assign select_ln414_fu_387_p3 = ((icmp_ln414_fu_370_p2[0:0] == 1'b1) ? st_fu_379_p3 : tmp_287_fu_355_p1);

assign select_ln492_fu_486_p3 = ((tmp_last_V_reg_911[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_header_idx_6_new_0_i_phi_fu_272_p4);

assign shl_ln3_fu_722_p3 = {{meta_dataOffset_V_1_fu_712_p4}, {2'd0}};

assign st_fu_379_p3 = {{trunc_ln414_fu_376_p1}, {255'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_387_p3) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_282_fu_395_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_282_fu_395_p4[ap_tvar_int_0] = select_ln414_fu_387_p3[255 - ap_tvar_int_0];
        end
    end
end

assign tmp_283_fu_740_p3 = ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[32'd204];

assign tmp_284_fu_748_p3 = ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[32'd202];

assign tmp_285_fu_756_p3 = ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[32'd201];

assign tmp_286_fu_764_p3 = ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[32'd200];

assign tmp_287_fu_355_p1 = rxEng_dataBuffer2_read_reg_904[255:0];

assign tmp_6_fu_832_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[127:96]}};

assign tmp_fu_358_p3 = {{header_idx_2}, {1'd0}};

assign tmp_i_325_nbreadreq_fu_192_p3 = rxEng_checksumValidFifo_empty_n;

assign tmp_i_nbreadreq_fu_184_p3 = rxEng_dataBuffer2_empty_n;

assign tmp_last_V_fu_313_p3 = rxEng_dataBuffer2_dout[32'd576];

assign tmp_s_fu_878_p4 = {{{tmp_285_reg_964}, {4'd0}}, {add_ln229_fu_873_p2}};

assign trunc_ln173_fu_842_p1 = ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300[63:0];

assign trunc_ln414_fu_376_p1 = rxEng_dataBuffer2_read_reg_904[0:0];

assign xor_ln414_fu_435_p2 = (256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 ^ and_ln414_fu_429_p2);

assign xor_ln492_fu_481_p2 = (tmp_last_V_reg_911 ^ 1'd1);

assign zext_ln1541_fu_562_p1 = ret_fu_554_p3;

assign zext_ln229_3_fu_730_p1 = shl_ln3_fu_722_p3;

assign zext_ln414_fu_366_p1 = tmp_fu_358_p3;

endmodule //toe_top_processPseudoHeader_512_s
