{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 15:59:49 2017 " "Info: Processing started: Wed Nov 01 15:59:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off completecontrolunit -c completecontrolunit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off completecontrolunit -c completecontrolunit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completecontrolunit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file completecontrolunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 completecontrolunit " "Info: Found entity 1: completecontrolunit" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file controlunit/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-behave " "Info: Found design unit 1: controlunit-behave" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 programcounter-behavetwo " "Info: Found design unit 2: programcounter-behavetwo" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 170 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 memextend-behavethree " "Info: Found design unit 3: memextend-behavethree" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 184 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Info: Found entity 1: controlunit" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 programcounter " "Info: Found entity 2: programcounter" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 memextend " "Info: Found entity 3: memextend" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Info: Found design unit 1: adder-behave" {  } { { "adder/adder.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/adder/adder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder/adder.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/adder/adder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multitwo/multitwo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multitwo/multitwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multitwo-behave " "Info: Found design unit 1: multitwo-behave" {  } { { "multitwo/multitwo.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/multitwo/multitwo.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multitwo " "Info: Found entity 1: multitwo" {  } { { "multitwo/multitwo.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/multitwo/multitwo.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "completecontrolunit " "Info: Elaborating entity \"completecontrolunit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:inst " "Info: Elaborating entity \"controlunit\" for hierarchy \"controlunit:inst\"" {  } { { "completecontrolunit.bdf" "inst" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 32 480 704 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memwriteout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"memwriteout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "braout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"braout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bccout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"bccout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcsout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"bcsout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bneout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"bneout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beqout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"beqout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bplout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"bplout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bmiout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"bmiout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1selout controlunit.vhd(65) " "Warning (10631): VHDL Process Statement warning at controlunit.vhd(65): inferring latch(es) for signal or variable \"mux1selout\", which holds its previous value in one or more paths through the process" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1selout controlunit.vhd(65) " "Info (10041): Inferred latch for \"mux1selout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bmiout controlunit.vhd(65) " "Info (10041): Inferred latch for \"bmiout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bplout controlunit.vhd(65) " "Info (10041): Inferred latch for \"bplout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beqout controlunit.vhd(65) " "Info (10041): Inferred latch for \"beqout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bneout controlunit.vhd(65) " "Info (10041): Inferred latch for \"bneout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcsout controlunit.vhd(65) " "Info (10041): Inferred latch for \"bcsout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bccout controlunit.vhd(65) " "Info (10041): Inferred latch for \"bccout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "braout controlunit.vhd(65) " "Info (10041): Inferred latch for \"braout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwriteout controlunit.vhd(65) " "Info (10041): Inferred latch for \"memwriteout\" at controlunit.vhd(65)" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter programcounter:inst23 " "Info: Elaborating entity \"programcounter\" for hierarchy \"programcounter:inst23\"" {  } { { "completecontrolunit.bdf" "inst23" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 88 1272 1440 184 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst17 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:inst17\"" {  } { { "completecontrolunit.bdf" "inst17" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 240 1280 1472 336 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multitwo multitwo:inst18 " "Info: Elaborating entity \"multitwo\" for hierarchy \"multitwo:inst18\"" {  } { { "completecontrolunit.bdf" "inst18" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 392 1296 1472 488 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memextend memextend:inst24 " "Info: Elaborating entity \"memextend\" for hierarchy \"memextend:inst24\"" {  } { { "completecontrolunit.bdf" "inst24" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 536 1120 1328 632 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controlunit:inst\|mux1selout " "Warning: Latch controlunit:inst\|mux1selout has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[15\]" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controlunit:inst\|memwriteout " "Warning: Latch controlunit:inst\|memwriteout has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[15\]" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR INSTRUCTION\[15\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal INSTRUCTION\[15\]" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MUX2_SELECT\[1\] GND " "Warning (13410): Pin \"MUX2_SELECT\[1\]\" is stuck at GND" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -128 1096 1292 -112 "MUX2_SELECT\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX2_SELECT\[0\] GND " "Warning (13410): Pin \"MUX2_SELECT\[0\]\" is stuck at GND" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -128 1096 1292 -112 "MUX2_SELECT\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Info: Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 15:59:50 2017 " "Info: Processing ended: Wed Nov 01 15:59:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 15:59:51 2017 " "Info: Processing started: Wed Nov 01 15:59:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "completecontrolunit EP1C12F324C8 " "Info: Selected device EP1C12F324C8 for design \"completecontrolunit\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C8 " "Info: Device EP1C4F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C8 " "Info: Device EP1C20F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "Critical Warning: No exact pin location assignment(s) for 55 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_SELECT " "Info: Pin ALU_SELECT not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ALU_SELECT } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -104 1096 1272 -88 "ALU_SELECT" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_SELECT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX1_SELECT " "Info: Pin MUX1_SELECT not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MUX1_SELECT } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -152 1096 1272 -136 "MUX1_SELECT" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX1_SELECT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACC_LOAD " "Info: Pin ACC_LOAD not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ACC_LOAD } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -56 1096 1272 -40 "ACC_LOAD" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_WRITE " "Info: Pin MEM_WRITE not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_WRITE } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -24 1096 1272 -8 "MEM_WRITE" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[4\] " "Info: Pin ALU_OPCODE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ALU_OPCODE[4] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -80 1096 1291 -64 "ALU_OPCODE\[4..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[3\] " "Info: Pin ALU_OPCODE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ALU_OPCODE[3] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -80 1096 1291 -64 "ALU_OPCODE\[4..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[2\] " "Info: Pin ALU_OPCODE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ALU_OPCODE[2] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -80 1096 1291 -64 "ALU_OPCODE\[4..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[1\] " "Info: Pin ALU_OPCODE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ALU_OPCODE[1] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -80 1096 1291 -64 "ALU_OPCODE\[4..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[0\] " "Info: Pin ALU_OPCODE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ALU_OPCODE[0] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -80 1096 1291 -64 "ALU_OPCODE\[4..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[7\] " "Info: Pin CONTROL_OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[7] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[6\] " "Info: Pin CONTROL_OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[6] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[5\] " "Info: Pin CONTROL_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[5] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[4\] " "Info: Pin CONTROL_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[4] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[3\] " "Info: Pin CONTROL_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[3] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[2\] " "Info: Pin CONTROL_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[2] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[1\] " "Info: Pin CONTROL_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[1] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_OUTPUT\[0\] " "Info: Pin CONTROL_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CONTROL_OUTPUT[0] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 624 872 1096 640 "CONTROL_OUTPUT\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[15\] " "Info: Pin MEM_ADDRESS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[15] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[14\] " "Info: Pin MEM_ADDRESS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[14] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[13\] " "Info: Pin MEM_ADDRESS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[13] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[12\] " "Info: Pin MEM_ADDRESS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[12] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[11\] " "Info: Pin MEM_ADDRESS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[11] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[10\] " "Info: Pin MEM_ADDRESS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[10] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[9\] " "Info: Pin MEM_ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[9] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[8\] " "Info: Pin MEM_ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[8] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[7\] " "Info: Pin MEM_ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[7] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[6\] " "Info: Pin MEM_ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[6] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[5\] " "Info: Pin MEM_ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[5] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[4\] " "Info: Pin MEM_ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[4] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[3\] " "Info: Pin MEM_ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[3] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[2\] " "Info: Pin MEM_ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[2] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[1\] " "Info: Pin MEM_ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[1] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDRESS\[0\] " "Info: Pin MEM_ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MEM_ADDRESS[0] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 0 1096 1305 16 "MEM_ADDRESS\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX2_SELECT\[1\] " "Info: Pin MUX2_SELECT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MUX2_SELECT[1] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -128 1096 1292 -112 "MUX2_SELECT\[1..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX2_SELECT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX2_SELECT\[0\] " "Info: Pin MUX2_SELECT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { MUX2_SELECT[0] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -128 1096 1292 -112 "MUX2_SELECT\[1..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX2_SELECT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[15\] " "Info: Pin INSTRUCTION\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[15] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[12\] " "Info: Pin INSTRUCTION\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[12] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[14\] " "Info: Pin INSTRUCTION\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[14] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[13\] " "Info: Pin INSTRUCTION\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[13] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[8\] " "Info: Pin INSTRUCTION\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[8] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[10\] " "Info: Pin INSTRUCTION\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[10] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[9\] " "Info: Pin INSTRUCTION\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[9] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[11\] " "Info: Pin INSTRUCTION\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[11] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[7\] " "Info: Pin INSTRUCTION\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[7] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[6\] " "Info: Pin INSTRUCTION\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[6] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[5\] " "Info: Pin INSTRUCTION\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[5] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[4\] " "Info: Pin INSTRUCTION\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[4] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[3\] " "Info: Pin INSTRUCTION\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[3] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[2\] " "Info: Pin INSTRUCTION\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[2] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[1\] " "Info: Pin INSTRUCTION\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[1] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION\[0\] " "Info: Pin INSTRUCTION\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { INSTRUCTION[0] } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_LINE " "Info: Pin CLK_LINE not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CLK_LINE } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZFLAG " "Info: Pin ZFLAG not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ZFLAG } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 104 216 384 120 "ZFLAG" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZFLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NFLAG " "Info: Pin NFLAG not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { NFLAG } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 88 216 384 104 "NFLAG" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NFLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CFLAG " "Info: Pin CFLAG not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CFLAG } } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 120 216 384 136 "CFLAG" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CFLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/completecontrolunit/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_LINE Global clock in PIN J4 " "Info: Automatically promoted signal \"CLK_LINE\" to use Global clock in PIN J4" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "controlunit:inst\|Equal0~1 Global clock " "Info: Automatically promoted some destinations of signal \"controlunit:inst\|Equal0~1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst16~3 " "Info: Destination \"inst16~3\" may be non-global or may not use global clock" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 296 1152 1216 344 "inst16" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 3.3V 19 35 0 " "Info: Number of I/O pins in group: 54 (unused VREF, 3.3V VCCIO, 19 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 60 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 61 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 64 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 61 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.572 ns register register " "Info: Estimated most critical path is register to register delay of 2.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns programcounter:inst23\|pcout\[3\] 1 REG LAB_X1_Y18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y18; Fanout = 4; REG Node = 'programcounter:inst23\|pcout\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { programcounter:inst23|pcout[3] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.432 ns) 1.040 ns programcounter:inst23\|pcout\[3\]~25COUT1_50 2 COMB LAB_X1_Y18 2 " "Info: 2: + IC(0.608 ns) + CELL(0.432 ns) = 1.040 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[3\]~25COUT1_50'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { programcounter:inst23|pcout[3] programcounter:inst23|pcout[3]~25COUT1_50 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.120 ns programcounter:inst23\|pcout\[4\]~23COUT1_52 3 COMB LAB_X1_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.120 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[4\]~23COUT1_52'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { programcounter:inst23|pcout[3]~25COUT1_50 programcounter:inst23|pcout[4]~23COUT1_52 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.200 ns programcounter:inst23\|pcout\[5\]~21COUT1_54 4 COMB LAB_X1_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.200 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[5\]~21COUT1_54'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { programcounter:inst23|pcout[4]~23COUT1_52 programcounter:inst23|pcout[5]~21COUT1_54 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.280 ns programcounter:inst23\|pcout\[6\]~19COUT1_56 5 COMB LAB_X1_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.280 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[6\]~19COUT1_56'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { programcounter:inst23|pcout[5]~21COUT1_54 programcounter:inst23|pcout[6]~19COUT1_56 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.538 ns programcounter:inst23\|pcout\[7\]~17 6 COMB LAB_X1_Y18 6 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.538 ns; Loc. = LAB_X1_Y18; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[7\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { programcounter:inst23|pcout[6]~19COUT1_56 programcounter:inst23|pcout[7]~17 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.674 ns programcounter:inst23\|pcout\[12\]~7 7 COMB LAB_X1_Y17 3 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 1.674 ns; Loc. = LAB_X1_Y17; Fanout = 3; COMB Node = 'programcounter:inst23\|pcout\[12\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 2.572 ns programcounter:inst23\|pcout\[15\] 8 REG LAB_X1_Y17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.898 ns) = 2.572 ns; Loc. = LAB_X1_Y17; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.964 ns ( 76.36 % ) " "Info: Total cell delay = 1.964 ns ( 76.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.608 ns ( 23.64 % ) " "Info: Total interconnect delay = 0.608 ns ( 23.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { programcounter:inst23|pcout[3] programcounter:inst23|pcout[3]~25COUT1_50 programcounter:inst23|pcout[4]~23COUT1_52 programcounter:inst23|pcout[5]~21COUT1_54 programcounter:inst23|pcout[6]~19COUT1_56 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y14 X9_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y14 to location X9_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 15:59:53 2017 " "Info: Processing ended: Wed Nov 01 15:59:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 15:59:54 2017 " "Info: Processing started: Wed Nov 01 15:59:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 15:59:55 2017 " "Info: Processing ended: Wed Nov 01 15:59:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 15:59:56 2017 " "Info: Processing started: Wed Nov 01 15:59:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bplout " "Warning: Node \"controlunit:inst\|bplout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bneout " "Warning: Node \"controlunit:inst\|bneout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|braout " "Warning: Node \"controlunit:inst\|braout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bccout " "Warning: Node \"controlunit:inst\|bccout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bcsout " "Warning: Node \"controlunit:inst\|bcsout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bmiout " "Warning: Node \"controlunit:inst\|bmiout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|beqout " "Warning: Node \"controlunit:inst\|beqout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|mux1selout " "Warning: Node \"controlunit:inst\|mux1selout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|memwriteout " "Warning: Node \"controlunit:inst\|memwriteout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_LINE " "Info: Assuming node \"CLK_LINE\" is an undefined clock" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_LINE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[14\] " "Info: Assuming node \"INSTRUCTION\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[13\] " "Info: Assuming node \"INSTRUCTION\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[12\] " "Info: Assuming node \"INSTRUCTION\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[15\] " "Info: Assuming node \"INSTRUCTION\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[10\] " "Info: Assuming node \"INSTRUCTION\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[9\] " "Info: Assuming node \"INSTRUCTION\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[8\] " "Info: Assuming node \"INSTRUCTION\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[11\] " "Info: Assuming node \"INSTRUCTION\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal11~0 " "Info: Detected gated clock \"controlunit:inst\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal5~0 " "Info: Detected gated clock \"controlunit:inst\|Equal5~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal0~0 " "Info: Detected gated clock \"controlunit:inst\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|memwriteout~0 " "Info: Detected gated clock \"controlunit:inst\|memwriteout~0\" as buffer" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|memwriteout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal0~1 " "Info: Detected gated clock \"controlunit:inst\|Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_LINE register register programcounter:inst23\|pcout\[0\] programcounter:inst23\|pcout\[15\] 275.03 MHz Internal " "Info: Clock \"CLK_LINE\" Internal fmax is restricted to 275.03 MHz between source register \"programcounter:inst23\|pcout\[0\]\" and destination register \"programcounter:inst23\|pcout\[15\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.536 ns + Longest register register " "Info: + Longest register to register delay is 2.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns programcounter:inst23\|pcout\[0\] 1 REG LC_X1_Y18_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y18_N2; Fanout = 4; REG Node = 'programcounter:inst23\|pcout\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { programcounter:inst23|pcout[0] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.564 ns) 1.097 ns programcounter:inst23\|pcout\[0\]~31 2 COMB LC_X1_Y18_N2 2 " "Info: 2: + IC(0.533 ns) + CELL(0.564 ns) = 1.097 ns; Loc. = LC_X1_Y18_N2; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[0\]~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { programcounter:inst23|pcout[0] programcounter:inst23|pcout[0]~31 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.175 ns programcounter:inst23\|pcout\[1\]~29 3 COMB LC_X1_Y18_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.175 ns; Loc. = LC_X1_Y18_N3; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[1\]~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.353 ns programcounter:inst23\|pcout\[2\]~27 4 COMB LC_X1_Y18_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 1.353 ns; Loc. = LC_X1_Y18_N4; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[2\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.561 ns programcounter:inst23\|pcout\[7\]~17 5 COMB LC_X1_Y18_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 1.561 ns; Loc. = LC_X1_Y18_N9; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[7\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.697 ns programcounter:inst23\|pcout\[12\]~7 6 COMB LC_X1_Y17_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 1.697 ns; Loc. = LC_X1_Y17_N4; Fanout = 3; COMB Node = 'programcounter:inst23\|pcout\[12\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.536 ns programcounter:inst23\|pcout\[15\] 7 REG LC_X1_Y17_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.839 ns) = 2.536 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.003 ns ( 78.98 % ) " "Info: Total cell delay = 2.003 ns ( 78.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.533 ns ( 21.02 % ) " "Info: Total interconnect delay = 0.533 ns ( 21.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { programcounter:inst23|pcout[0] programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { programcounter:inst23|pcout[0] {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.533ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_LINE destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_LINE\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK_LINE 1 CLK PIN_J4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'CLK_LINE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns programcounter:inst23\|pcout\[15\] 2 REG LC_X1_Y17_N7 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_LINE source 3.246 ns - Longest register " "Info: - Longest clock path from clock \"CLK_LINE\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK_LINE 1 CLK PIN_J4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'CLK_LINE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns programcounter:inst23\|pcout\[0\] 2 REG LC_X1_Y18_N2 4 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N2; Fanout = 4; REG Node = 'programcounter:inst23\|pcout\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { programcounter:inst23|pcout[0] programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { programcounter:inst23|pcout[0] {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.533ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { programcounter:inst23|pcout[15] {} } {  } {  } "" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "programcounter:inst23\|pcout\[15\] INSTRUCTION\[0\] CLK_LINE 11.381 ns register " "Info: tsu for register \"programcounter:inst23\|pcout\[15\]\" (data pin = \"INSTRUCTION\[0\]\", clock pin = \"CLK_LINE\") is 11.381 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.590 ns + Longest pin register " "Info: + Longest pin to register delay is 14.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[0\] 1 PIN PIN_H14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H14; Fanout = 2; PIN Node = 'INSTRUCTION\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[0] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.944 ns) + CELL(0.114 ns) 11.527 ns multitwo:inst18\|multi_out\[0\]~7 2 COMB LC_X2_Y22_N9 3 " "Info: 2: + IC(9.944 ns) + CELL(0.114 ns) = 11.527 ns; Loc. = LC_X2_Y22_N9; Fanout = 3; COMB Node = 'multitwo:inst18\|multi_out\[0\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.058 ns" { INSTRUCTION[0] multitwo:inst18|multi_out[0]~7 } "NODE_NAME" } } { "multitwo/multitwo.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/multitwo/multitwo.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.423 ns) 13.151 ns programcounter:inst23\|pcout\[0\]~31 3 COMB LC_X1_Y18_N2 2 " "Info: 3: + IC(1.201 ns) + CELL(0.423 ns) = 13.151 ns; Loc. = LC_X1_Y18_N2; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[0\]~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { multitwo:inst18|multi_out[0]~7 programcounter:inst23|pcout[0]~31 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 13.229 ns programcounter:inst23\|pcout\[1\]~29 4 COMB LC_X1_Y18_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 13.229 ns; Loc. = LC_X1_Y18_N3; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[1\]~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 13.407 ns programcounter:inst23\|pcout\[2\]~27 5 COMB LC_X1_Y18_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 13.407 ns; Loc. = LC_X1_Y18_N4; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[2\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.615 ns programcounter:inst23\|pcout\[7\]~17 6 COMB LC_X1_Y18_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.208 ns) = 13.615 ns; Loc. = LC_X1_Y18_N9; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[7\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 13.751 ns programcounter:inst23\|pcout\[12\]~7 7 COMB LC_X1_Y17_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 13.751 ns; Loc. = LC_X1_Y17_N4; Fanout = 3; COMB Node = 'programcounter:inst23\|pcout\[12\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 14.590 ns programcounter:inst23\|pcout\[15\] 8 REG LC_X1_Y17_N7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 14.590 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.445 ns ( 23.61 % ) " "Info: Total cell delay = 3.445 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.145 ns ( 76.39 % ) " "Info: Total interconnect delay = 11.145 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.590 ns" { INSTRUCTION[0] multitwo:inst18|multi_out[0]~7 programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.590 ns" { INSTRUCTION[0] {} INSTRUCTION[0]~out0 {} multitwo:inst18|multi_out[0]~7 {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 9.944ns 1.201ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.114ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_LINE destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_LINE\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK_LINE 1 CLK PIN_J4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'CLK_LINE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns programcounter:inst23\|pcout\[15\] 2 REG LC_X1_Y17_N7 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.590 ns" { INSTRUCTION[0] multitwo:inst18|multi_out[0]~7 programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.590 ns" { INSTRUCTION[0] {} INSTRUCTION[0]~out0 {} multitwo:inst18|multi_out[0]~7 {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 9.944ns 1.201ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.114ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INSTRUCTION\[8\] MEM_WRITE controlunit:inst\|memwriteout 11.989 ns register " "Info: tco from clock \"INSTRUCTION\[8\]\" to destination pin \"MEM_WRITE\" through register \"controlunit:inst\|memwriteout\" is 11.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTRUCTION\[8\] source 6.117 ns + Longest register " "Info: + Longest clock path from clock \"INSTRUCTION\[8\]\" to source register is 6.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[8\] 1 CLK PIN_L6 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L6; Fanout = 9; CLK Node = 'INSTRUCTION\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[8] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.442 ns) 3.900 ns controlunit:inst\|Equal5~0 2 COMB LC_X1_Y20_N0 2 " "Info: 2: + IC(1.989 ns) + CELL(0.442 ns) = 3.900 ns; Loc. = LC_X1_Y20_N0; Fanout = 2; COMB Node = 'controlunit:inst\|Equal5~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { INSTRUCTION[8] controlunit:inst|Equal5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.442 ns) 5.569 ns controlunit:inst\|Equal11~0 3 COMB LC_X1_Y22_N5 2 " "Info: 3: + IC(1.227 ns) + CELL(0.442 ns) = 5.569 ns; Loc. = LC_X1_Y22_N5; Fanout = 2; COMB Node = 'controlunit:inst\|Equal11~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { controlunit:inst|Equal5~0 controlunit:inst|Equal11~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.114 ns) 6.117 ns controlunit:inst\|memwriteout 4 REG LC_X1_Y22_N0 1 " "Info: 4: + IC(0.434 ns) + CELL(0.114 ns) = 6.117 ns; Loc. = LC_X1_Y22_N0; Fanout = 1; REG Node = 'controlunit:inst\|memwriteout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { controlunit:inst|Equal11~0 controlunit:inst|memwriteout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.467 ns ( 40.33 % ) " "Info: Total cell delay = 2.467 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 59.67 % ) " "Info: Total interconnect delay = 3.650 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { INSTRUCTION[8] controlunit:inst|Equal5~0 controlunit:inst|Equal11~0 controlunit:inst|memwriteout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { INSTRUCTION[8] {} INSTRUCTION[8]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|Equal11~0 {} controlunit:inst|memwriteout {} } { 0.000ns 0.000ns 1.989ns 1.227ns 0.434ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.872 ns + Longest register pin " "Info: + Longest register to pin delay is 5.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlunit:inst\|memwriteout 1 REG LC_X1_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y22_N0; Fanout = 1; REG Node = 'controlunit:inst\|memwriteout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlunit:inst|memwriteout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.764 ns) + CELL(2.108 ns) 5.872 ns MEM_WRITE 2 PIN PIN_T4 0 " "Info: 2: + IC(3.764 ns) + CELL(2.108 ns) = 5.872 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'MEM_WRITE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { controlunit:inst|memwriteout MEM_WRITE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -24 1096 1272 -8 "MEM_WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 35.90 % ) " "Info: Total cell delay = 2.108 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 64.10 % ) " "Info: Total interconnect delay = 3.764 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { controlunit:inst|memwriteout MEM_WRITE } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { controlunit:inst|memwriteout {} MEM_WRITE {} } { 0.000ns 3.764ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { INSTRUCTION[8] controlunit:inst|Equal5~0 controlunit:inst|Equal11~0 controlunit:inst|memwriteout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { INSTRUCTION[8] {} INSTRUCTION[8]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|Equal11~0 {} controlunit:inst|memwriteout {} } { 0.000ns 0.000ns 1.989ns 1.227ns 0.434ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.114ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { controlunit:inst|memwriteout MEM_WRITE } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { controlunit:inst|memwriteout {} MEM_WRITE {} } { 0.000ns 3.764ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INSTRUCTION\[8\] ACC_LOAD 13.693 ns Longest " "Info: Longest tpd from source pin \"INSTRUCTION\[8\]\" to destination pin \"ACC_LOAD\" is 13.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[8\] 1 CLK PIN_L6 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L6; Fanout = 9; CLK Node = 'INSTRUCTION\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[8] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.905 ns) + CELL(0.292 ns) 7.666 ns controlunit:inst\|accloadout~0 2 COMB LC_X1_Y20_N6 1 " "Info: 2: + IC(5.905 ns) + CELL(0.292 ns) = 7.666 ns; Loc. = LC_X1_Y20_N6; Fanout = 1; COMB Node = 'controlunit:inst\|accloadout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { INSTRUCTION[8] controlunit:inst|accloadout~0 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.114 ns) 9.021 ns controlunit:inst\|accloadout~1 3 COMB LC_X1_Y22_N1 1 " "Info: 3: + IC(1.241 ns) + CELL(0.114 ns) = 9.021 ns; Loc. = LC_X1_Y22_N1; Fanout = 1; COMB Node = 'controlunit:inst\|accloadout~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { controlunit:inst|accloadout~0 controlunit:inst|accloadout~1 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.590 ns) 10.037 ns controlunit:inst\|accloadout~2 4 COMB LC_X1_Y22_N6 1 " "Info: 4: + IC(0.426 ns) + CELL(0.590 ns) = 10.037 ns; Loc. = LC_X1_Y22_N6; Fanout = 1; COMB Node = 'controlunit:inst\|accloadout~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { controlunit:inst|accloadout~1 controlunit:inst|accloadout~2 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(2.124 ns) 13.693 ns ACC_LOAD 5 PIN PIN_E2 0 " "Info: 5: + IC(1.532 ns) + CELL(2.124 ns) = 13.693 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'ACC_LOAD'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.656 ns" { controlunit:inst|accloadout~2 ACC_LOAD } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -56 1096 1272 -40 "ACC_LOAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.589 ns ( 33.51 % ) " "Info: Total cell delay = 4.589 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.104 ns ( 66.49 % ) " "Info: Total interconnect delay = 9.104 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.693 ns" { INSTRUCTION[8] controlunit:inst|accloadout~0 controlunit:inst|accloadout~1 controlunit:inst|accloadout~2 ACC_LOAD } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "13.693 ns" { INSTRUCTION[8] {} INSTRUCTION[8]~out0 {} controlunit:inst|accloadout~0 {} controlunit:inst|accloadout~1 {} controlunit:inst|accloadout~2 {} ACC_LOAD {} } { 0.000ns 0.000ns 5.905ns 1.241ns 0.426ns 1.532ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlunit:inst\|beqout INSTRUCTION\[9\] INSTRUCTION\[12\] 5.223 ns register " "Info: th for register \"controlunit:inst\|beqout\" (data pin = \"INSTRUCTION\[9\]\", clock pin = \"INSTRUCTION\[12\]\") is 5.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTRUCTION\[12\] destination 9.661 ns + Longest register " "Info: + Longest clock path from clock \"INSTRUCTION\[12\]\" to destination register is 9.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[12\] 1 CLK PIN_F5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F5; Fanout = 6; CLK Node = 'INSTRUCTION\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[12] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.442 ns) 3.251 ns controlunit:inst\|Equal0~1 2 COMB LC_X1_Y22_N7 8 " "Info: 2: + IC(1.340 ns) + CELL(0.442 ns) = 3.251 ns; Loc. = LC_X1_Y22_N7; Fanout = 8; COMB Node = 'controlunit:inst\|Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { INSTRUCTION[12] controlunit:inst|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.292 ns) 9.661 ns controlunit:inst\|beqout 3 REG LC_X1_Y21_N3 1 " "Info: 3: + IC(6.118 ns) + CELL(0.292 ns) = 9.661 ns; Loc. = LC_X1_Y21_N3; Fanout = 1; REG Node = 'controlunit:inst\|beqout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.410 ns" { controlunit:inst|Equal0~1 controlunit:inst|beqout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 22.80 % ) " "Info: Total cell delay = 2.203 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.458 ns ( 77.20 % ) " "Info: Total interconnect delay = 7.458 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { INSTRUCTION[12] controlunit:inst|Equal0~1 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.661 ns" { INSTRUCTION[12] {} INSTRUCTION[12]~out0 {} controlunit:inst|Equal0~1 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 1.340ns 6.118ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.438 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[9\] 1 CLK PIN_F6 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F6; Fanout = 9; CLK Node = 'INSTRUCTION\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[9] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.292 ns) 2.620 ns controlunit:inst\|Equal5~0 2 COMB LC_X1_Y20_N0 2 " "Info: 2: + IC(0.859 ns) + CELL(0.292 ns) = 2.620 ns; Loc. = LC_X1_Y20_N0; Fanout = 2; COMB Node = 'controlunit:inst\|Equal5~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { INSTRUCTION[9] controlunit:inst|Equal5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.590 ns) 4.438 ns controlunit:inst\|beqout 3 REG LC_X1_Y21_N3 1 " "Info: 3: + IC(1.228 ns) + CELL(0.590 ns) = 4.438 ns; Loc. = LC_X1_Y21_N3; Fanout = 1; REG Node = 'controlunit:inst\|beqout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { controlunit:inst|Equal5~0 controlunit:inst|beqout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.351 ns ( 52.97 % ) " "Info: Total cell delay = 2.351 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 47.03 % ) " "Info: Total interconnect delay = 2.087 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { INSTRUCTION[9] controlunit:inst|Equal5~0 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { INSTRUCTION[9] {} INSTRUCTION[9]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 0.859ns 1.228ns } { 0.000ns 1.469ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { INSTRUCTION[12] controlunit:inst|Equal0~1 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.661 ns" { INSTRUCTION[12] {} INSTRUCTION[12]~out0 {} controlunit:inst|Equal0~1 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 1.340ns 6.118ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { INSTRUCTION[9] controlunit:inst|Equal5~0 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { INSTRUCTION[9] {} INSTRUCTION[9]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 0.859ns 1.228ns } { 0.000ns 1.469ns 0.292ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 15:59:56 2017 " "Info: Processing ended: Wed Nov 01 15:59:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
