{
  "Top": "myFuncAccel4",
  "RtlTop": "myFuncAccel4",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "size": {
      "index": "0",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "size"
      }
    },
    "dim": {
      "index": "1",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "dim"
      }
    },
    "threshold": {
      "index": "2",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "threshold"
      }
    },
    "data0": {
      "index": "3",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["16"]
      }
    },
    "data1": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "my_input1",
        "portRef": "TDATA"
      }
    },
    "data_out": {
      "index": "5",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "my_output",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "431",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports size[*]]",
      "set_false_path -through [get_ports dim[*]]",
      "set_false_path -through [get_ports threshold[*]]",
      "set_false_path -through [get_ports data0_0[*]]",
      "set_false_path -through [get_ports data0_1[*]]",
      "set_false_path -through [get_ports data0_2[*]]",
      "set_false_path -through [get_ports data0_3[*]]",
      "set_false_path -through [get_ports data0_4[*]]",
      "set_false_path -through [get_ports data0_5[*]]",
      "set_false_path -through [get_ports data0_6[*]]",
      "set_false_path -through [get_ports data0_7[*]]",
      "set_false_path -through [get_ports data0_8[*]]",
      "set_false_path -through [get_ports data0_9[*]]",
      "set_false_path -through [get_ports data0_10[*]]",
      "set_false_path -through [get_ports data0_11[*]]",
      "set_false_path -through [get_ports data0_12[*]]",
      "set_false_path -through [get_ports data0_13[*]]",
      "set_false_path -through [get_ports data0_14[*]]",
      "set_false_path -through [get_ports data0_15[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myFuncAccel4",
    "Version": "1.0",
    "DisplayName": "Myfuncaccel4",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/myIP.c"],
    "Vhdl": [
      "impl\/vhdl\/myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/myFuncAccel4_fcmp_32ns_32ns_1_2_1.vhd",
      "impl\/vhdl\/myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/myFuncAccel4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/myFuncAccel4_fcmp_32ns_32ns_1_2_1.v",
      "impl\/verilog\/myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/myFuncAccel4.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/myFuncAccel4_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/myFuncAccel4_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/myFuncAccel4_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2b\/float-ilopoihsh\/accel4\/accel4_float\/solution1\/.autopilot\/db\/myFuncAccel4.design.xml",
    "DebugDir": "\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2b\/float-ilopoihsh\/accel4\/accel4_float\/solution1\/.debug",
    "ProtoInst": ["\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2b\/float-ilopoihsh\/accel4\/accel4_float\/solution1\/.debug\/myFuncAccel4.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "myFuncAccel4_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myFuncAccel4_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myFuncAccel4_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name myFuncAccel4_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myFuncAccel4_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myFuncAccel4_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "my_input1 my_output",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "data0_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_0",
      "bundle_role": "default"
    },
    "data0_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_1",
      "bundle_role": "default"
    },
    "data0_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_2",
      "bundle_role": "default"
    },
    "data0_3": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_3",
      "bundle_role": "default"
    },
    "data0_4": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_4",
      "bundle_role": "default"
    },
    "data0_5": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_5",
      "bundle_role": "default"
    },
    "data0_6": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_6",
      "bundle_role": "default"
    },
    "data0_7": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_7",
      "bundle_role": "default"
    },
    "data0_8": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_8",
      "bundle_role": "default"
    },
    "data0_9": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_9",
      "bundle_role": "default"
    },
    "data0_10": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_10",
      "bundle_role": "default"
    },
    "data0_11": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_11",
      "bundle_role": "default"
    },
    "data0_12": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_12",
      "bundle_role": "default"
    },
    "data0_13": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_13",
      "bundle_role": "default"
    },
    "data0_14": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_14",
      "bundle_role": "default"
    },
    "data0_15": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0_15",
      "bundle_role": "default"
    },
    "dim": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "dim",
      "bundle_role": "default"
    },
    "my_input1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "my_input1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "my_output": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "my_output",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "size": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "size",
      "bundle_role": "default"
    },
    "threshold": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "threshold",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "size": {
      "dir": "in",
      "width": "32"
    },
    "dim": {
      "dir": "in",
      "width": "32"
    },
    "threshold": {
      "dir": "in",
      "width": "32"
    },
    "data0_0": {
      "dir": "in",
      "width": "32"
    },
    "data0_1": {
      "dir": "in",
      "width": "32"
    },
    "data0_2": {
      "dir": "in",
      "width": "32"
    },
    "data0_3": {
      "dir": "in",
      "width": "32"
    },
    "data0_4": {
      "dir": "in",
      "width": "32"
    },
    "data0_5": {
      "dir": "in",
      "width": "32"
    },
    "data0_6": {
      "dir": "in",
      "width": "32"
    },
    "data0_7": {
      "dir": "in",
      "width": "32"
    },
    "data0_8": {
      "dir": "in",
      "width": "32"
    },
    "data0_9": {
      "dir": "in",
      "width": "32"
    },
    "data0_10": {
      "dir": "in",
      "width": "32"
    },
    "data0_11": {
      "dir": "in",
      "width": "32"
    },
    "data0_12": {
      "dir": "in",
      "width": "32"
    },
    "data0_13": {
      "dir": "in",
      "width": "32"
    },
    "data0_14": {
      "dir": "in",
      "width": "32"
    },
    "data0_15": {
      "dir": "in",
      "width": "32"
    },
    "my_input1_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "my_input1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "my_input1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "my_output_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "my_output_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "my_output_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "myFuncAccel4"},
    "Info": {"myFuncAccel4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"myFuncAccel4": {
        "Latency": {
          "LatencyBest": "431",
          "LatencyAvg": "431",
          "LatencyWorst": "431",
          "PipelineII": "432",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.974"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "429",
            "PipelineII": "4",
            "PipelineDepth": "34"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "20",
          "FF": "3761",
          "LUT": "4461",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myFuncAccel4",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-11-20 15:27:11 EET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
