* Author: Nihanth
* Date Created: 15 Apr 2016
* Environment
  - OS: Windows 7, Linux
  - Browsers: Firefox,Chrome
  - Bandwidth : 100Mbps
  - Hardware Configuration:8GBRAM , 
  - Processor:i5

* Objective
  - To give the feedback of the Schematic Design Of Transistor Level NAND & NOR Gate  experiment

* Pre conditions
  - Refer to first test case [[https://github.com/Virtual-Labs/vlsi-iiith/blob/master/test-cases/integration_test-cases/Schematic Design Of Transistor Level NAND & NOR Gate/Schematic Design Of Transistor Level NAND & NOR Gate_01_Usability_smk.org][Schematic Design Of Transistor Level NAND & NOR Gate_01_Usability_smk.org]]

* Post conditions
  - Nil
* Test Steps
  1. Click on the feedback link 
  2. Check if there are any distortions and junk characters in the feedback page
  3. Don't select the appropriate options from the dropdown list,radio buttons and enter the data through keyboard and click on submit button

* Expected result
  1. Feedback page should be opened
  2. Content should be present with no distortions and Junk's characters
  3. A error message should be displayed on the screen as “to complete all the fields”.

* Review/comments


