OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/processor/runs/results_processor/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   core
Die area:                 ( 0 0 ) ( 405355 416075 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     20307
Number of terminals:      211
Number of snets:          2
Number of nets:           7589

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 458.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 320810.
[INFO DRT-0033] mcon shape region query size = 63264.
[INFO DRT-0033] met1 shape region query size = 56840.
[INFO DRT-0033] via shape region query size = 2175.
[INFO DRT-0033] met2 shape region query size = 1377.
[INFO DRT-0033] via2 shape region query size = 1740.
[INFO DRT-0033] met3 shape region query size = 1442.
[INFO DRT-0033] via3 shape region query size = 1740.
[INFO DRT-0033] met4 shape region query size = 465.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1743 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 440 unique inst patterns.
[INFO DRT-0084]   Complete 5107 groups.
#scanned instances     = 20307
#unique  instances     = 458
#stdCellGenAp          = 12928
#stdCellValidPlanarAp  = 36
#stdCellValidViaAp     = 9926
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 27022
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:49, elapsed time = 00:00:54, memory = 192.48 (MB), peak = 195.59 (MB)

Number of guides:     70945

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 58 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 60 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 21604.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 17976.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11101.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2693.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1096.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 74.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 33801 vertical wires in 2 frboxes and 20743 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4966 vertical wires in 2 frboxes and 7146 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 305.60 (MB), peak = 305.60 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 305.60 (MB), peak = 305.60 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 347.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:39, memory = 476.39 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:45, memory = 499.27 (MB).
    Completing 40% with 1308 violations.
    elapsed time = 00:01:06, memory = 543.89 (MB).
    Completing 50% with 1308 violations.
    elapsed time = 00:01:45, memory = 528.39 (MB).
    Completing 60% with 3287 violations.
    elapsed time = 00:02:02, memory = 552.77 (MB).
    Completing 70% with 3287 violations.
    elapsed time = 00:02:30, memory = 554.15 (MB).
    Completing 80% with 3287 violations.
    elapsed time = 00:03:02, memory = 608.69 (MB).
    Completing 90% with 5238 violations.
    elapsed time = 00:03:40, memory = 629.19 (MB).
    Completing 100% with 7264 violations.
    elapsed time = 00:04:18, memory = 629.11 (MB).
[INFO DRT-0199]   Number of violations = 10235.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      3      0      0      0      0      0
Metal Spacing       33      0   1044      0    261     50      7
Min Hole             0      0     47      0      1      0      0
Recheck              3      0   1757      0    921    228     62
Short                0      0   4914      5    824     68      7
[INFO DRT-0267] cpu time = 00:08:20, elapsed time = 00:04:19, memory = 812.74 (MB), peak = 812.74 (MB)
Total wire length = 415470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 140686 um.
Total wire length on LAYER met2 = 155725 um.
Total wire length on LAYER met3 = 70502 um.
Total wire length on LAYER met4 = 43318 um.
Total wire length on LAYER met5 = 5236 um.
Total number of vias = 65701.
Up-via summary (total 65701):.

------------------------
 FR_MASTERSLICE        0
            li1    26225
           met1    32883
           met2     4469
           met3     2000
           met4      124
------------------------
                   65701


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10235 violations.
    elapsed time = 00:00:10, memory = 812.74 (MB).
    Completing 20% with 10235 violations.
    elapsed time = 00:00:38, memory = 813.49 (MB).
    Completing 30% with 10235 violations.
    elapsed time = 00:00:45, memory = 813.49 (MB).
    Completing 40% with 8649 violations.
    elapsed time = 00:01:09, memory = 813.49 (MB).
    Completing 50% with 8649 violations.
    elapsed time = 00:01:36, memory = 813.49 (MB).
    Completing 60% with 7259 violations.
    elapsed time = 00:01:58, memory = 813.49 (MB).
    Completing 70% with 7259 violations.
    elapsed time = 00:02:14, memory = 813.49 (MB).
    Completing 80% with 7259 violations.
    elapsed time = 00:02:45, memory = 813.49 (MB).
    Completing 90% with 5846 violations.
    elapsed time = 00:03:09, memory = 813.49 (MB).
    Completing 100% with 4590 violations.
    elapsed time = 00:03:40, memory = 813.49 (MB).
[INFO DRT-0199]   Number of violations = 4596.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0    481    182     38      6
Min Hole             0     22      0      0      0
Recheck              0      5      1      0      0
Short                0   3435    400     24      1
[INFO DRT-0267] cpu time = 00:07:10, elapsed time = 00:03:41, memory = 813.86 (MB), peak = 813.86 (MB)
Total wire length = 412299 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 139211 um.
Total wire length on LAYER met2 = 154433 um.
Total wire length on LAYER met3 = 70568 um.
Total wire length on LAYER met4 = 42982 um.
Total wire length on LAYER met5 = 5103 um.
Total number of vias = 65512.
Up-via summary (total 65512):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32669
           met2     4520
           met3     1989
           met4      114
------------------------
                   65512


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4596 violations.
    elapsed time = 00:00:07, memory = 813.99 (MB).
    Completing 20% with 4596 violations.
    elapsed time = 00:00:36, memory = 814.49 (MB).
    Completing 30% with 4551 violations.
    elapsed time = 00:01:00, memory = 814.49 (MB).
    Completing 40% with 4551 violations.
    elapsed time = 00:01:20, memory = 814.49 (MB).
    Completing 50% with 4551 violations.
    elapsed time = 00:01:45, memory = 814.49 (MB).
    Completing 60% with 4502 violations.
    elapsed time = 00:01:54, memory = 814.49 (MB).
    Completing 70% with 4502 violations.
    elapsed time = 00:02:14, memory = 814.49 (MB).
    Completing 80% with 4460 violations.
    elapsed time = 00:02:37, memory = 814.49 (MB).
    Completing 90% with 4460 violations.
    elapsed time = 00:02:52, memory = 814.49 (MB).
    Completing 100% with 4358 violations.
    elapsed time = 00:03:20, memory = 814.49 (MB).
[INFO DRT-0199]   Number of violations = 4365.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    479    134     14      2
Min Hole             0     30      0      0      0
NS Metal             0      1      0      0      0
Recheck              0      8      1      0      0
Short                0   3326    361      2      2
[INFO DRT-0267] cpu time = 00:06:26, elapsed time = 00:03:21, memory = 816.49 (MB), peak = 816.49 (MB)
Total wire length = 410753 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 138538 um.
Total wire length on LAYER met2 = 153531 um.
Total wire length on LAYER met3 = 70884 um.
Total wire length on LAYER met4 = 42874 um.
Total wire length on LAYER met5 = 4923 um.
Total number of vias = 65104.
Up-via summary (total 65104):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32418
           met2     4399
           met3     1965
           met4      102
------------------------
                   65104


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4365 violations.
    elapsed time = 00:00:12, memory = 816.49 (MB).
    Completing 20% with 4365 violations.
    elapsed time = 00:00:28, memory = 816.49 (MB).
    Completing 30% with 4365 violations.
    elapsed time = 00:00:45, memory = 816.49 (MB).
    Completing 40% with 3773 violations.
    elapsed time = 00:01:44, memory = 816.49 (MB).
    Completing 50% with 3773 violations.
    elapsed time = 00:02:35, memory = 816.49 (MB).
    Completing 60% with 3109 violations.
    elapsed time = 00:03:07, memory = 816.49 (MB).
    Completing 70% with 3109 violations.
    elapsed time = 00:03:46, memory = 816.49 (MB).
    Completing 80% with 3109 violations.
    elapsed time = 00:04:03, memory = 816.49 (MB).
    Completing 90% with 2440 violations.
    elapsed time = 00:04:38, memory = 816.49 (MB).
    Completing 100% with 1715 violations.
    elapsed time = 00:05:20, memory = 816.49 (MB).
[INFO DRT-0199]   Number of violations = 1715.
Viol/Layer        met1   met2   met3
Metal Spacing      311    102     11
Min Hole             9      0      0
Recheck              1      1      0
Short             1089    189      2
[INFO DRT-0267] cpu time = 00:10:18, elapsed time = 00:05:21, memory = 816.49 (MB), peak = 816.49 (MB)
Total wire length = 410700 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 129303 um.
Total wire length on LAYER met2 = 152117 um.
Total wire length on LAYER met3 = 79333 um.
Total wire length on LAYER met4 = 45035 um.
Total wire length on LAYER met5 = 4910 um.
Total number of vias = 66828.
Up-via summary (total 66828):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32715
           met2     5630
           met3     2161
           met4      102
------------------------
                   66828


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1715 violations.
    elapsed time = 00:00:00, memory = 816.49 (MB).
    Completing 20% with 1715 violations.
    elapsed time = 00:00:12, memory = 816.49 (MB).
    Completing 30% with 1715 violations.
    elapsed time = 00:00:27, memory = 816.49 (MB).
    Completing 40% with 1530 violations.
    elapsed time = 00:00:40, memory = 816.49 (MB).
    Completing 50% with 1530 violations.
    elapsed time = 00:01:07, memory = 816.49 (MB).
    Completing 60% with 1137 violations.
    elapsed time = 00:01:16, memory = 816.49 (MB).
    Completing 70% with 1137 violations.
    elapsed time = 00:01:24, memory = 816.49 (MB).
    Completing 80% with 1137 violations.
    elapsed time = 00:02:00, memory = 845.86 (MB).
    Completing 90% with 902 violations.
    elapsed time = 00:02:23, memory = 846.49 (MB).
    Completing 100% with 676 violations.
    elapsed time = 00:02:47, memory = 852.36 (MB).
[INFO DRT-0199]   Number of violations = 676.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          2      0      0      0
Metal Spacing        0    127     83      6
Min Hole             0      4      0      0
Short                0    346    106      2
[INFO DRT-0267] cpu time = 00:05:10, elapsed time = 00:02:48, memory = 852.36 (MB), peak = 852.36 (MB)
Total wire length = 410837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127620 um.
Total wire length on LAYER met2 = 151806 um.
Total wire length on LAYER met3 = 80896 um.
Total wire length on LAYER met4 = 45579 um.
Total wire length on LAYER met5 = 4935 um.
Total number of vias = 67088.
Up-via summary (total 67088):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32763
           met2     5786
           met3     2215
           met4      104
------------------------
                   67088


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 676 violations.
    elapsed time = 00:00:00, memory = 852.36 (MB).
    Completing 20% with 676 violations.
    elapsed time = 00:00:00, memory = 852.36 (MB).
    Completing 30% with 676 violations.
    elapsed time = 00:00:29, memory = 852.36 (MB).
    Completing 40% with 611 violations.
    elapsed time = 00:00:29, memory = 852.36 (MB).
    Completing 50% with 611 violations.
    elapsed time = 00:00:38, memory = 852.36 (MB).
    Completing 60% with 513 violations.
    elapsed time = 00:00:44, memory = 852.36 (MB).
    Completing 70% with 513 violations.
    elapsed time = 00:00:47, memory = 852.46 (MB).
    Completing 80% with 513 violations.
    elapsed time = 00:01:13, memory = 852.46 (MB).
    Completing 90% with 397 violations.
    elapsed time = 00:01:19, memory = 852.46 (MB).
    Completing 100% with 282 violations.
    elapsed time = 00:01:43, memory = 852.46 (MB).
[INFO DRT-0199]   Number of violations = 282.
Viol/Layer        met1   met2
Metal Spacing       55     30
Short              149     48
[INFO DRT-0267] cpu time = 00:03:03, elapsed time = 00:01:43, memory = 819.37 (MB), peak = 886.86 (MB)
Total wire length = 410896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127198 um.
Total wire length on LAYER met2 = 151542 um.
Total wire length on LAYER met3 = 81315 um.
Total wire length on LAYER met4 = 45963 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67232.
Up-via summary (total 67232):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32782
           met2     5860
           met3     2270
           met4      100
------------------------
                   67232


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 282 violations.
    elapsed time = 00:00:00, memory = 819.37 (MB).
    Completing 20% with 282 violations.
    elapsed time = 00:00:00, memory = 819.37 (MB).
    Completing 30% with 282 violations.
    elapsed time = 00:00:09, memory = 819.37 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:09, memory = 819.37 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:09, memory = 819.37 (MB).
    Completing 60% with 181 violations.
    elapsed time = 00:00:10, memory = 819.37 (MB).
    Completing 70% with 181 violations.
    elapsed time = 00:00:10, memory = 819.37 (MB).
    Completing 80% with 181 violations.
    elapsed time = 00:00:25, memory = 819.43 (MB).
    Completing 90% with 127 violations.
    elapsed time = 00:00:25, memory = 819.43 (MB).
    Completing 100% with 81 violations.
    elapsed time = 00:00:36, memory = 819.43 (MB).
[INFO DRT-0199]   Number of violations = 81.
Viol/Layer        met1   met2
Metal Spacing       15     15
Short               43      8
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:36, memory = 819.43 (MB), peak = 886.86 (MB)
Total wire length = 410918 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127087 um.
Total wire length on LAYER met2 = 151549 um.
Total wire length on LAYER met3 = 81405 um.
Total wire length on LAYER met4 = 45997 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67277.
Up-via summary (total 67277):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32807
           met2     5889
           met3     2261
           met4      100
------------------------
                   67277


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 81 violations.
    elapsed time = 00:00:00, memory = 819.43 (MB).
    Completing 20% with 81 violations.
    elapsed time = 00:00:00, memory = 819.43 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:09, memory = 819.43 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:09, memory = 819.43 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:09, memory = 819.43 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:09, memory = 819.43 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:09, memory = 819.43 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:20, memory = 819.43 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:22, memory = 819.43 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:28, memory = 819.43 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        3      0
Short               18      3
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:28, memory = 819.43 (MB), peak = 886.86 (MB)
Total wire length = 410855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127012 um.
Total wire length on LAYER met2 = 151456 um.
Total wire length on LAYER met3 = 81459 um.
Total wire length on LAYER met4 = 46049 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67280.
Up-via summary (total 67280):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32796
           met2     5893
           met3     2271
           met4      100
------------------------
                   67280


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 819.43 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 819.43 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:11, memory = 846.47 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:11, memory = 846.47 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:11, memory = 846.47 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:12, memory = 846.47 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:14, memory = 886.59 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:14, memory = 846.41 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:14, memory = 846.41 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:23, memory = 846.41 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                3      2
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:24, memory = 846.41 (MB), peak = 920.84 (MB)
Total wire length = 410862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127017 um.
Total wire length on LAYER met2 = 151426 um.
Total wire length on LAYER met3 = 81454 um.
Total wire length on LAYER met4 = 46086 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67283.
Up-via summary (total 67283):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32799
           met2     5891
           met3     2273
           met4      100
------------------------
                   67283


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 846.41 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 846.41 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:03, memory = 846.44 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:03, memory = 846.44 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:20, memory = 846.44 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:20, memory = 846.44 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:20, memory = 846.44 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:20, memory = 846.44 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:20, memory = 846.44 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:20, memory = 846.44 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                3      2
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:21, memory = 846.44 (MB), peak = 920.84 (MB)
Total wire length = 410862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127017 um.
Total wire length on LAYER met2 = 151426 um.
Total wire length on LAYER met3 = 81454 um.
Total wire length on LAYER met4 = 46086 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67283.
Up-via summary (total 67283):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32799
           met2     5891
           met3     2273
           met4      100
------------------------
                   67283


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 846.44 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:18, memory = 846.44 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:18, memory = 846.44 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:18, memory = 846.44 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:18, memory = 846.44 (MB), peak = 920.84 (MB)
Total wire length = 410863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127035 um.
Total wire length on LAYER met2 = 151421 um.
Total wire length on LAYER met3 = 81445 um.
Total wire length on LAYER met4 = 46083 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67279.
Up-via summary (total 67279):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32800
           met2     5888
           met3     2271
           met4      100
------------------------
                   67279


[INFO DRT-0198] Complete detail routing.
Total wire length = 410863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127035 um.
Total wire length on LAYER met2 = 151421 um.
Total wire length on LAYER met3 = 81445 um.
Total wire length on LAYER met4 = 46083 um.
Total wire length on LAYER met5 = 4878 um.
Total number of vias = 67279.
Up-via summary (total 67279):.

------------------------
 FR_MASTERSLICE        0
            li1    26220
           met1    32800
           met2     5888
           met3     2271
           met4      100
------------------------
                   67279


[INFO DRT-0267] cpu time = 00:43:21, elapsed time = 00:23:26, memory = 846.44 (MB), peak = 920.84 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/processor/runs/results_processor/results/routing/core.odb'…
Writing netlist to '/openlane/designs/processor/runs/results_processor/results/routing/core.nl.v'…
Writing powered netlist to '/openlane/designs/processor/runs/results_processor/results/routing/core.pnl.v'…
Writing layout to '/openlane/designs/processor/runs/results_processor/results/routing/core.def'…
