ARM MP+PPO561
"Fre DMBdWW Rfe DpAddrdW PosWR PosRW PosWR DpAddrdW PosWR"
Cycle=Rfe DpAddrdW PosWR PosRW PosWR DpAddrdW PosWR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRW DMBdWW DpAddrdW
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe DpAddrdW PosWR PosRW PosWR DpAddrdW PosWR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | EOR R1,R0,R0     ;
 DMB           | MOV R2, #1       ;
 MOV R1, #1    | STR R2, [R1,%z1] ;
 STR R1, [%y0] | LDR R3, [%z1]    ;
               | MOV R4, #2       ;
               | STR R4, [%z1]    ;
               | LDR R5, [%z1]    ;
               | EOR R6,R5,R5     ;
               | MOV R7, #1       ;
               | STR R7, [R6,%x1] ;
               | LDR R8, [%x1]    ;
exists
(x=2 /\ z=2 /\ 1:R0=1 /\ 1:R8=1)
