================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Mar 28 15:13:09 CEST 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         add_fixed_xilinx
    * Solution:        add_fixed_xilinx_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              539
FF:               309
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 50.000      |
| Post-Route | 1.689       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst | 539 | 309 |     |      |      |     |        |      |         |          |        |
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.01%  | OK     |
| FD                                                        | 50%       | 0.29%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 2      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+--------+--------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  SLACK | STARTPOINT PIN     | ENDPOINT PIN                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |        |                    |                                  |              |            |                |          DELAY |        DELAY |
+-------+--------+--------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 48.311 | ap_CS_fsm_reg[0]/C | ap_CS_fsm_reg[0]/D               |            1 |        310 |          1.682 |          0.813 |        0.869 |
| Path2 | 48.492 | ap_CS_fsm_reg[1]/C | ap_CS_fsm_reg[1]/D               |            1 |          1 |          1.501 |          0.835 |        0.666 |
| Path3 | 48.595 | ap_CS_fsm_reg[0]/C | add_ln1334_12_reg_668_reg[0]/CE  |            0 |        310 |          0.981 |          0.518 |        0.463 |
| Path4 | 48.595 | ap_CS_fsm_reg[0]/C | add_ln1334_12_reg_668_reg[10]/CE |            0 |        310 |          0.981 |          0.518 |        0.463 |
| Path5 | 48.595 | ap_CS_fsm_reg[0]/C | add_ln1334_12_reg_668_reg[11]/CE |            0 |        310 |          0.981 |          0.518 |        0.463 |
+-------+--------+--------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------+----------------------+
    | Path1 Cells      | Primitive Type       |
    +------------------+----------------------+
    | ap_CS_fsm_reg[0] | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm[0]_i_1 | LUT.others.LUT3      |
    +------------------+----------------------+

    +------------------+----------------------+
    | Path2 Cells      | Primitive Type       |
    +------------------+----------------------+
    | ap_CS_fsm_reg[1] | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm[1]_i_1 | LUT.others.LUT4      |
    +------------------+----------------------+

    +------------------------------+----------------------+
    | Path3 Cells                  | Primitive Type       |
    +------------------------------+----------------------+
    | ap_CS_fsm_reg[0]             | FLOP_LATCH.flop.FDRE |
    | add_ln1334_12_reg_668_reg[0] | FLOP_LATCH.flop.FDRE |
    +------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path4 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | ap_CS_fsm_reg[0]              | FLOP_LATCH.flop.FDRE |
    | add_ln1334_12_reg_668_reg[10] | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path5 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | ap_CS_fsm_reg[0]              | FLOP_LATCH.flop.FDRE |
    | add_ln1334_12_reg_668_reg[11] | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/add_fixed_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/add_fixed_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/add_fixed_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/add_fixed_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/add_fixed_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/add_fixed_top_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


