Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  1 21:11:58 2025
| Host         : LAPTOP-EH5L1GAH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                                                         4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                                                            536         
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  8           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint                                       3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (536)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1444)
5. checking no_input_delay (13)
6. checking no_output_delay (36)
7. checking multiple_clock (5520)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (536)
--------------------------
 There are 536 register/latch pins with no clock driven by root clock pin: sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1444)
---------------------------------------------------
 There are 1444 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5520)
---------------------------------
 There are 5520 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.183     -127.200                    527                40339        0.032        0.000                      0                40339        2.633        0.000                       0                  5528  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_pll     {0.000 5.000}        10.000          100.000         
  cpu_clk_clk_pll      {0.000 10.000}       20.000          50.000          
  timer_clk_clk_pll    {0.000 5.000}        10.000          100.000         
sys_clk_pin            {0.000 25.000}       50.000          20.000          
  clkfbout_clk_pll_1   {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_pll_1    {0.000 50.000}       100.000         10.000          
  timer_clk_clk_pll_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                       7.845        0.000                       0                     3  
  cpu_clk_clk_pll           -1.183     -127.200                    527                40262        0.119        0.000                      0                40262        8.750        0.000                       0                  5423  
  timer_clk_clk_pll          5.991        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  
sys_clk_pin                                                                                                                                                              2.633        0.000                       0                     1  
  clkfbout_clk_pll_1                                                                                                                                                     2.633        0.000                       0                     3  
  cpu_clk_clk_pll_1         78.820        0.000                      0                40262        0.119        0.000                      0                40262       48.750        0.000                       0                  5423  
  timer_clk_clk_pll_1       45.992        0.000                      0                   66        0.119        0.000                      0                   66       24.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk_clk_pll_1    cpu_clk_clk_pll           -1.183     -127.200                    527                40262        0.032        0.000                      0                40262  
timer_clk_clk_pll_1  timer_clk_clk_pll          5.991        0.000                      0                   66        0.042        0.000                      0                   66  
cpu_clk_clk_pll      cpu_clk_clk_pll_1         -1.183     -127.199                    527                40262        0.032        0.000                      0                40262  
timer_clk_clk_pll    timer_clk_clk_pll_1        5.991        0.000                      0                   66        0.042        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         11.595        0.000                      0                   11        3.057        0.000                      0                   11  
**async_default**  cpu_clk_clk_pll_1  cpu_clk_clk_pll         11.595        0.000                      0                   11        2.970        0.000                      0                   11  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll_1       11.595        0.000                      0                   11        2.970        0.000                      0                   11  
**async_default**  cpu_clk_clk_pll_1  cpu_clk_clk_pll_1       91.597        0.000                      0                   11        3.057        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               timer_clk_clk_pll    cpu_clk_clk_pll      
(none)               timer_clk_clk_pll_1  cpu_clk_clk_pll      
(none)               timer_clk_clk_pll    cpu_clk_clk_pll_1    
(none)               timer_clk_clk_pll_1  cpu_clk_clk_pll_1    
(none)               cpu_clk_clk_pll      timer_clk_clk_pll    
(none)               cpu_clk_clk_pll_1    timer_clk_clk_pll    
(none)               cpu_clk_clk_pll      timer_clk_clk_pll_1  
(none)               cpu_clk_clk_pll_1    timer_clk_clk_pll_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_pll                        
(none)              clkfbout_clk_pll_1                      
(none)              cpu_clk_clk_pll                         
(none)              cpu_clk_clk_pll_1                       
(none)                                  cpu_clk_clk_pll     
(none)                                  cpu_clk_clk_pll_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :          527  Failing Endpoints,  Worst Slack       -1.183ns,  Total Violation     -127.200ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.191ns (25.028%)  route 15.548ns (74.972%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    16.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    17.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    17.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.720    18.393    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    17.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    17.459    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.210    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.210    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.669ns  (logic 5.191ns (25.113%)  route 15.478ns (74.887%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 17.953 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    16.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    17.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    17.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.649    18.323    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    17.953    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    17.453    
                         clock uncertainty           -0.087    17.365    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.204    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.626ns  (logic 5.191ns (25.165%)  route 15.436ns (74.835%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    16.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    17.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    17.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.768    18.280    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    17.954    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    17.454    
                         clock uncertainty           -0.087    17.366    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.181    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.525ns  (logic 5.191ns (25.289%)  route 15.335ns (74.711%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    16.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    16.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    16.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           1.073    18.179    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    17.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    17.458    
                         clock uncertainty           -0.087    17.370    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.112    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.112    
                         arrival time                         -18.179    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.495ns  (logic 5.191ns (25.326%)  route 15.304ns (74.674%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          0.935    16.314    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    16.438 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.585    17.023    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I2_O)        0.124    17.147 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           1.002    18.149    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    17.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.501    17.459    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.113    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.113    
                         arrival time                         -18.149    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.491ns  (logic 5.191ns (25.331%)  route 15.300ns (74.669%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.065    16.444    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.124    16.568 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.630    17.198    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.322 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5_comp/O
                         net (fo=2, routed)           0.823    18.145    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    17.958    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.501    17.458    
                         clock uncertainty           -0.087    17.370    
    SLICE_X30Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.121    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.569ns  (logic 4.048ns (19.678%)  route 16.521ns (80.322%))
  Logic Levels:           19  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         2.201    14.633    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/A1
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.757 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.757    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/OD
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I0_O)      0.241    14.998 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F7.B/O
                         net (fo=1, routed)           0.000    14.998    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    15.096 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F8/O
                         net (fo=1, routed)           1.163    16.259    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_n_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.319    16.578 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.414    16.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[24]
    SLICE_X35Y129        LUT6 (Prop_lut6_I4_O)        0.124    17.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           1.107    18.223    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    17.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.501    17.458    
                         clock uncertainty           -0.087    17.370    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.209    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.532ns  (logic 5.191ns (25.281%)  route 15.341ns (74.719%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 17.953 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    16.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    17.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    17.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.674    18.185    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    17.953    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    17.453    
                         clock uncertainty           -0.087    17.365    
    SLICE_X42Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.180    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.537ns  (logic 5.191ns (25.274%)  route 15.347ns (74.726%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           1.073    15.682    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.806 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=6, routed)           0.590    16.396    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    16.520 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.493    17.013    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.137 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           1.055    18.191    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.496    17.957    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501    17.457    
                         clock uncertainty           -0.087    17.369    
    SLICE_X34Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.208    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.428ns  (logic 5.191ns (25.410%)  route 15.237ns (74.590%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    16.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    16.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    16.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.976    18.082    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.495    17.956    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    17.456    
                         clock uncertainty           -0.087    17.368    
    SLICE_X38Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.110    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                 -0.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.078    -0.481    u_confreg/timer_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.078    -0.483    u_confreg/timer_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.076    -0.483    u_confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[26]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.076    -0.485    u_confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.817    -0.334    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.228    -0.562    
    SLICE_X59Y122        FDRE (Hold_fdre_C_D)         0.076    -0.486    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.075    -0.484    u_confreg/timer_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[12]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.334    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/C
                         clock pessimism             -0.228    -0.562    
    SLICE_X57Y129        FDRE (Hold_fdre_C_D)         0.075    -0.487    u_confreg/timer_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[13]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.075    -0.486    u_confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[22]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.071    -0.488    u_confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[14]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.071    -0.490    u_confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X61Y124   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y113   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X45Y109   cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X45Y109   cpu/pc_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X44Y109   cpu/pc_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X43Y111   cpu/pc_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X39Y111   cpu/pc_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X39Y111   cpu/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 2.210ns (55.661%)  route 1.760ns (44.339%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.525 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.525    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.189ns (55.425%)  route 1.760ns (44.575%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.504 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.504    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.115ns (54.574%)  route 1.760ns (45.426%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.430 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 2.099ns (54.385%)  route 1.760ns (45.615%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.414 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.414    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 2.096ns (54.350%)  route 1.760ns (45.650%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.411 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.411    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.075ns (54.100%)  route 1.760ns (45.900%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.390 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.001ns (53.197%)  route 1.760ns (46.803%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.316    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.985ns (52.997%)  route 1.760ns (47.003%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.300 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.300    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.982ns (52.959%)  route 1.760ns (47.041%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.297 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.297    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.961ns (52.694%)  route 1.760ns (47.306%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.276 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  6.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.078    -0.482    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.229    -0.562    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.078    -0.484    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[7]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.228    -0.565    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.078    -0.487    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.228    -0.564    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.078    -0.486    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.076    -0.484    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[14]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.229    -0.562    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.076    -0.486    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[3]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.228    -0.564    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.076    -0.488    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[6]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.228    -0.565    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.076    -0.489    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.075    -0.485    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[0]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.228    -0.565    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.075    -0.490    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y126   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         25.000      23.000     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         25.000      23.000     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         25.000      23.000     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         25.000      23.000     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_1
  To Clock:  clkfbout_clk_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       78.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.820ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.191ns (25.028%)  route 15.548ns (74.972%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    16.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    17.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    17.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.720    18.393    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    97.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    97.459    
                         clock uncertainty           -0.085    97.373    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.212    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         97.212    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 78.820    

Slack (MET) :             78.884ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.669ns  (logic 5.191ns (25.113%)  route 15.478ns (74.887%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 97.953 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    16.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    17.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    17.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.649    18.323    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    97.953    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    97.453    
                         clock uncertainty           -0.085    97.367    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.206    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         97.206    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                 78.884    

Slack (MET) :             78.903ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.626ns  (logic 5.191ns (25.165%)  route 15.436ns (74.835%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 97.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    16.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    17.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    17.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.768    18.280    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    97.954    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    97.454    
                         clock uncertainty           -0.085    97.368    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    97.183    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         97.183    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                 78.903    

Slack (MET) :             78.935ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.525ns  (logic 5.191ns (25.289%)  route 15.335ns (74.711%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    16.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    16.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    16.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           1.073    18.179    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    97.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    97.458    
                         clock uncertainty           -0.085    97.372    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    97.114    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         97.114    
                         arrival time                         -18.179    
  -------------------------------------------------------------------
                         slack                                 78.935    

Slack (MET) :             78.967ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.495ns  (logic 5.191ns (25.326%)  route 15.304ns (74.674%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          0.935    16.314    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    16.438 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.585    17.023    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I2_O)        0.124    17.147 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           1.002    18.149    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    97.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.501    97.459    
                         clock uncertainty           -0.085    97.373    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    97.115    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         97.115    
                         arrival time                         -18.149    
  -------------------------------------------------------------------
                         slack                                 78.967    

Slack (MET) :             78.979ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.491ns  (logic 5.191ns (25.331%)  route 15.300ns (74.669%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.065    16.444    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.124    16.568 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.630    17.198    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.322 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5_comp/O
                         net (fo=2, routed)           0.823    18.145    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    97.958    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.501    97.458    
                         clock uncertainty           -0.085    97.372    
    SLICE_X30Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    97.123    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         97.123    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                 78.979    

Slack (MET) :             78.989ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.569ns  (logic 4.048ns (19.678%)  route 16.521ns (80.322%))
  Logic Levels:           19  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         2.201    14.633    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/A1
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.757 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.757    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/OD
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I0_O)      0.241    14.998 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F7.B/O
                         net (fo=1, routed)           0.000    14.998    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    15.096 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F8/O
                         net (fo=1, routed)           1.163    16.259    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_n_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.319    16.578 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.414    16.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[24]
    SLICE_X35Y129        LUT6 (Prop_lut6_I4_O)        0.124    17.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           1.107    18.223    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    97.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.501    97.458    
                         clock uncertainty           -0.085    97.372    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.211    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 78.989    

Slack (MET) :             78.997ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.532ns  (logic 5.191ns (25.281%)  route 15.341ns (74.719%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 97.953 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    16.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    17.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    17.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.674    18.185    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    97.953    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    97.453    
                         clock uncertainty           -0.085    97.367    
    SLICE_X42Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    97.182    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         97.182    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 78.997    

Slack (MET) :             79.019ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.537ns  (logic 5.191ns (25.274%)  route 15.347ns (74.726%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           1.073    15.682    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.806 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=6, routed)           0.590    16.396    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    16.520 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.493    17.013    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.137 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           1.055    18.191    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.496    97.957    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501    97.457    
                         clock uncertainty           -0.085    97.371    
    SLICE_X34Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.210    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         97.210    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                 79.019    

Slack (MET) :             79.031ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.428ns  (logic 5.191ns (25.410%)  route 15.237ns (74.590%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    16.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    16.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    16.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.976    18.082    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.495    97.956    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    97.456    
                         clock uncertainty           -0.085    97.370    
    SLICE_X38Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    97.112    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         97.112    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                 79.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.078    -0.481    u_confreg/timer_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.078    -0.483    u_confreg/timer_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.076    -0.483    u_confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[26]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.076    -0.485    u_confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.817    -0.334    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.228    -0.562    
    SLICE_X59Y122        FDRE (Hold_fdre_C_D)         0.076    -0.486    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.075    -0.484    u_confreg/timer_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[12]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.334    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/C
                         clock pessimism             -0.228    -0.562    
    SLICE_X57Y129        FDRE (Hold_fdre_C_D)         0.075    -0.487    u_confreg/timer_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[13]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.075    -0.486    u_confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[22]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.229    -0.559    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.071    -0.488    u_confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[14]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.071    -0.490    u_confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y124   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X37Y113   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X45Y109   cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X45Y109   cpu/pc_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X44Y109   cpu/pc_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X43Y111   cpu/pc_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X39Y111   cpu/pc_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X39Y111   cpu/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y115   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       45.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.992ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 2.210ns (55.661%)  route 1.760ns (44.339%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.525 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.525    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                 45.992    

Slack (MET) :             46.013ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.189ns (55.425%)  route 1.760ns (44.575%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.504 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.504    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                 46.013    

Slack (MET) :             46.087ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.115ns (54.574%)  route 1.760ns (45.426%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.430 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 46.087    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 2.099ns (54.385%)  route 1.760ns (45.615%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.414 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.414    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.105ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 2.096ns (54.350%)  route 1.760ns (45.650%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.411 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.411    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 46.105    

Slack (MET) :             46.126ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.075ns (54.100%)  route 1.760ns (45.900%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.390 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 46.126    

Slack (MET) :             46.200ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.001ns (53.197%)  route 1.760ns (46.803%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.316    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 46.200    

Slack (MET) :             46.216ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.985ns (52.997%)  route 1.760ns (47.003%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.300 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.300    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                 46.216    

Slack (MET) :             46.219ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.982ns (52.959%)  route 1.760ns (47.041%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.297 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.297    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                 46.219    

Slack (MET) :             46.240ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.961ns (52.694%)  route 1.760ns (47.306%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.276 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                 46.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.078    -0.482    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.229    -0.562    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.078    -0.484    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[7]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.228    -0.565    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.078    -0.487    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.228    -0.564    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.078    -0.486    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.076    -0.484    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[14]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.229    -0.562    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.076    -0.486    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[3]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.228    -0.564    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.076    -0.488    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[6]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.228    -0.565    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.076    -0.489    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.075    -0.485    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[0]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.228    -0.565    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.075    -0.490    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X63Y126   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y125   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y130   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X58Y131   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X61Y128   u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Setup :          527  Failing Endpoints,  Worst Slack       -1.183ns,  Total Violation     -127.200ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.191ns (25.028%)  route 15.548ns (74.972%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    16.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    17.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    17.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.720    18.393    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    17.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    17.459    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.210    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.210    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.669ns  (logic 5.191ns (25.113%)  route 15.478ns (74.887%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 17.953 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    16.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    17.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    17.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.649    18.323    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    17.953    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    17.453    
                         clock uncertainty           -0.087    17.365    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.204    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.626ns  (logic 5.191ns (25.165%)  route 15.436ns (74.835%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    16.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    17.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    17.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.768    18.280    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    17.954    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    17.454    
                         clock uncertainty           -0.087    17.366    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.181    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.525ns  (logic 5.191ns (25.289%)  route 15.335ns (74.711%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    16.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    16.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    16.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           1.073    18.179    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    17.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    17.458    
                         clock uncertainty           -0.087    17.370    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.112    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.112    
                         arrival time                         -18.179    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.495ns  (logic 5.191ns (25.326%)  route 15.304ns (74.674%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          0.935    16.314    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    16.438 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.585    17.023    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I2_O)        0.124    17.147 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           1.002    18.149    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    17.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.501    17.459    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.113    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.113    
                         arrival time                         -18.149    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.491ns  (logic 5.191ns (25.331%)  route 15.300ns (74.669%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.065    16.444    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.124    16.568 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.630    17.198    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.322 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5_comp/O
                         net (fo=2, routed)           0.823    18.145    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    17.958    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.501    17.458    
                         clock uncertainty           -0.087    17.370    
    SLICE_X30Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.121    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.569ns  (logic 4.048ns (19.678%)  route 16.521ns (80.322%))
  Logic Levels:           19  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         2.201    14.633    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/A1
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.757 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.757    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/OD
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I0_O)      0.241    14.998 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F7.B/O
                         net (fo=1, routed)           0.000    14.998    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    15.096 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F8/O
                         net (fo=1, routed)           1.163    16.259    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_n_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.319    16.578 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.414    16.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[24]
    SLICE_X35Y129        LUT6 (Prop_lut6_I4_O)        0.124    17.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           1.107    18.223    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    17.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.501    17.458    
                         clock uncertainty           -0.087    17.370    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.209    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.532ns  (logic 5.191ns (25.281%)  route 15.341ns (74.719%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 17.953 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    16.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    17.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    17.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.674    18.185    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    17.953    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    17.453    
                         clock uncertainty           -0.087    17.365    
    SLICE_X42Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.180    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.537ns  (logic 5.191ns (25.274%)  route 15.347ns (74.726%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           1.073    15.682    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.806 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=6, routed)           0.590    16.396    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    16.520 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.493    17.013    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.137 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           1.055    18.191    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.496    17.957    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501    17.457    
                         clock uncertainty           -0.087    17.369    
    SLICE_X34Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.208    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        20.428ns  (logic 5.191ns (25.410%)  route 15.237ns (74.590%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481     4.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124     4.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823     5.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321     5.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274     7.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002     8.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348     8.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728     9.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    10.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    10.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    11.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    12.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    12.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    13.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    13.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    14.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    15.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    15.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    16.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    16.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    16.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.976    18.082    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.495    17.956    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    17.456    
                         clock uncertainty           -0.087    17.368    
    SLICE_X38Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.110    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                 -0.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.078    -0.394    u_confreg/timer_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.078    -0.396    u_confreg/timer_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.076    -0.396    u_confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[26]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.076    -0.398    u_confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.817    -0.334    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.228    -0.562    
                         clock uncertainty            0.087    -0.475    
    SLICE_X59Y122        FDRE (Hold_fdre_C_D)         0.076    -0.399    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[12]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.334    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/C
                         clock pessimism             -0.228    -0.562    
                         clock uncertainty            0.087    -0.475    
    SLICE_X57Y129        FDRE (Hold_fdre_C_D)         0.075    -0.400    u_confreg/timer_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[13]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.075    -0.399    u_confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.075    -0.397    u_confreg/timer_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[14]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.071    -0.403    u_confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[22]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.071    -0.401    u_confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 2.210ns (55.661%)  route 1.760ns (44.339%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.525 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.525    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.189ns (55.425%)  route 1.760ns (44.575%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.504 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.504    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.115ns (54.574%)  route 1.760ns (45.426%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.430 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 2.099ns (54.385%)  route 1.760ns (45.615%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.414 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.414    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483     7.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062     7.517    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 2.096ns (54.350%)  route 1.760ns (45.650%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.411 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.411    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.075ns (54.100%)  route 1.760ns (45.900%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.390 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.001ns (53.197%)  route 1.760ns (46.803%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.316    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.985ns (52.997%)  route 1.760ns (47.003%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.300 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.300    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.982ns (52.959%)  route 1.760ns (47.041%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.297 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.297    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.961ns (52.694%)  route 1.760ns (47.306%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    -2.445    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    -1.927 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    -0.176    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    -0.052 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.052    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.276 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     7.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.412     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062     7.516    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  6.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.078    -0.405    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.229    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.078    -0.407    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[7]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.228    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.078    -0.410    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.228    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.078    -0.409    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.076    -0.407    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[14]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.229    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.076    -0.409    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[3]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.228    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.076    -0.411    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[6]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.228    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.076    -0.412    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.075    -0.408    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[0]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.228    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.075    -0.413    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Setup :          527  Failing Endpoints,  Worst Slack       -1.183ns,  Total Violation     -127.199ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.739ns  (logic 5.191ns (25.028%)  route 15.548ns (74.972%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    96.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    96.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    97.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    97.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.720    98.393    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    97.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    97.459    
                         clock uncertainty           -0.087    97.371    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.210    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         97.210    
                         arrival time                         -98.393    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.669ns  (logic 5.191ns (25.113%)  route 15.478ns (74.887%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 97.953 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.146    96.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    96.649 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.900    97.549    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124    97.673 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.649    98.323    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    97.953    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.501    97.453    
                         clock uncertainty           -0.087    97.365    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.204    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         97.204    
                         arrival time                         -98.323    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.626ns  (logic 5.191ns (25.165%)  route 15.436ns (74.835%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 97.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    96.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    96.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    97.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    97.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.768    98.280    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    97.954    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    97.454    
                         clock uncertainty           -0.087    97.366    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    97.181    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         97.181    
                         arrival time                         -98.280    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.525ns  (logic 5.191ns (25.289%)  route 15.335ns (74.711%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    96.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    96.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    97.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           1.073    98.179    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    97.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    97.458    
                         clock uncertainty           -0.087    97.370    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    97.112    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         97.112    
                         arrival time                         -98.179    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.495ns  (logic 5.191ns (25.326%)  route 15.304ns (74.674%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          0.935    96.314    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.438 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.585    97.023    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I2_O)        0.124    97.147 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           1.002    98.149    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.498    97.959    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y114        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.501    97.459    
                         clock uncertainty           -0.087    97.371    
    SLICE_X34Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    97.113    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         97.113    
                         arrival time                         -98.149    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.491ns  (logic 5.191ns (25.331%)  route 15.300ns (74.669%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.065    96.444    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.568 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.630    97.198    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_18_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    97.322 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5_comp/O
                         net (fo=2, routed)           0.823    98.145    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    97.958    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.501    97.458    
                         clock uncertainty           -0.087    97.370    
    SLICE_X30Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    97.121    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         97.121    
                         arrival time                         -98.145    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.569ns  (logic 4.048ns (19.678%)  route 16.521ns (80.322%))
  Logic Levels:           19  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834    84.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124    85.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027    86.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124    86.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896    87.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124    87.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128    88.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124    88.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988    89.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124    89.549 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    90.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    90.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    91.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    91.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    92.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    92.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         2.201    94.633    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/A1
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    94.757 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000    94.757    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/OD
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I0_O)      0.241    94.998 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F7.B/O
                         net (fo=1, routed)           0.000    94.998    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    95.096 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F8/O
                         net (fo=1, routed)           1.163    96.259    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_n_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.319    96.578 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.414    96.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[24]
    SLICE_X35Y129        LUT6 (Prop_lut6_I4_O)        0.124    97.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           1.107    98.223    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    97.958    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.501    97.458    
                         clock uncertainty           -0.087    97.370    
    SLICE_X34Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.209    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         97.209    
                         arrival time                         -98.223    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.532ns  (logic 5.191ns (25.281%)  route 15.341ns (74.719%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 97.953 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.396    96.775    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    96.899 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.489    97.388    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124    97.512 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.674    98.186    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    97.953    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.501    97.453    
                         clock uncertainty           -0.087    97.365    
    SLICE_X42Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    97.180    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         97.180    
                         arrival time                         -98.185    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.537ns  (logic 5.191ns (25.274%)  route 15.347ns (74.726%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           1.073    95.682    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I3_O)        0.124    95.806 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=6, routed)           0.590    96.396    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    96.520 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.493    97.013    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124    97.137 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           1.055    98.191    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.496    97.957    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501    97.457    
                         clock uncertainty           -0.087    97.369    
    SLICE_X34Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    97.208    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         97.208    
                         arrival time                         -98.191    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        20.428ns  (logic 5.191ns (25.410%)  route 15.237ns (74.590%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 77.654 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    77.654    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    78.110 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    79.527    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519    80.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    80.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    80.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000    80.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    80.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074    82.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319    82.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    82.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    82.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762    83.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299    84.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.481    84.538    cpu/u_regfile/spo[28]
    SLICE_X36Y109        LUT4 (Prop_lut4_I3_O)        0.124    84.662 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=4, routed)           0.823    85.484    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    85.608 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=2, routed)           0.321    85.930    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I1_O)        0.124    86.054 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.274    87.328    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X34Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    87.480 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=6, routed)           1.002    88.481    cpu/u_regfile/rdata20[20]
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.348    88.829 r  cpu/u_regfile/led_data[20]_i_1/O
                         net (fo=32, routed)          0.728    89.557    cpu/u_regfile/cpu_data_wdata[20]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    89.681 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_128/O
                         net (fo=2, routed)           0.562    90.243    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    90.367 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_145/O
                         net (fo=1, routed)           0.000    90.367    cpu/u_alu/rf_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.899 r  cpu/u_alu/rf_reg_r1_0_31_18_23_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/u_alu/rf_reg_r1_0_31_18_23_i_141_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.121 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_132/O[0]
                         net (fo=1, routed)           0.691    91.812    cpu/u_alu/rf_reg_r1_0_31_24_29_i_132_n_7
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.299    92.111 r  cpu/u_alu/rf_reg_r1_0_31_24_29_i_124/O
                         net (fo=1, routed)           0.767    92.878    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.124    93.002 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68/O
                         net (fo=1, routed)           0.394    93.396    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_68_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I0_O)        0.124    93.520 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29/O
                         net (fo=1, routed)           0.403    93.924    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_29_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I5_O)        0.124    94.048 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=3, routed)           0.437    94.484    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X36Y126        LUT4 (Prop_lut4_I2_O)        0.124    94.608 f  cpu/u_regfile/data_ram_i_23/O
                         net (fo=6, routed)           0.646    95.255    cpu/u_regfile/data_ram_i_23_n_0
    SLICE_X39Y125        LUT5 (Prop_lut5_I2_O)        0.124    95.379 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=27, routed)          1.325    96.704    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.828 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.154    96.982    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    97.106 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.976    98.082    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.495    97.956    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.501    97.456    
                         clock uncertainty           -0.087    97.368    
    SLICE_X38Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    97.110    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         97.110    
                         arrival time                         -98.082    
  -------------------------------------------------------------------
                         slack                                 -0.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[29]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.078    -0.394    u_confreg/timer_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[2]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.078    -0.396    u_confreg/timer_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.076    -0.396    u_confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[26]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[26]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.076    -0.398    u_confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.817    -0.334    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.228    -0.562    
                         clock uncertainty            0.087    -0.475    
    SLICE_X59Y122        FDRE (Hold_fdre_C_D)         0.076    -0.399    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.550    -0.562    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/timer_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/timer_r1[12]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.334    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r2_reg[12]/C
                         clock pessimism             -0.228    -0.562    
                         clock uncertainty            0.087    -0.475    
    SLICE_X57Y129        FDRE (Hold_fdre_C_D)         0.075    -0.400    u_confreg/timer_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[13]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.075    -0.399    u_confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[20]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.075    -0.397    u_confreg/timer_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.364    u_confreg/timer_r1[14]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.819    -0.333    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.228    -0.561    
                         clock uncertainty            0.087    -0.474    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.071    -0.403    u_confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  u_confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.362    u_confreg/timer_r1[22]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.822    -0.330    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.229    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.071    -0.401    u_confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        5.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.970ns  (logic 2.210ns (55.661%)  route 1.760ns (44.339%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.525 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    41.525    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                         -41.525    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.949ns  (logic 2.189ns (55.425%)  route 1.760ns (44.575%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.504 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    41.504    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                         -41.504    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.875ns  (logic 2.115ns (54.574%)  route 1.760ns (45.426%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.430 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    41.430    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                         -41.430    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.859ns  (logic 2.099ns (54.385%)  route 1.760ns (45.615%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 47.944 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.191    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    41.414 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    41.414    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.483    47.944    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412    47.532    
                         clock uncertainty           -0.077    47.455    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.062    47.517    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                         -41.414    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.856ns  (logic 2.096ns (54.350%)  route 1.760ns (45.650%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.411 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    41.411    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                         -41.411    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.835ns  (logic 2.075ns (54.100%)  route 1.760ns (45.900%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.390 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    41.390    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                         -41.390    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.761ns  (logic 2.001ns (53.197%)  route 1.760ns (46.803%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.316 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    41.316    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                         -41.316    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.745ns  (logic 1.985ns (52.997%)  route 1.760ns (47.003%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.077 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.077    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    41.300 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    41.300    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                         -41.300    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.742ns  (logic 1.982ns (52.959%)  route 1.760ns (47.041%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.297 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    41.297    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                         -41.297    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@50.000ns - timer_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.721ns  (logic 1.961ns (52.694%)  route 1.760ns (47.306%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 47.943 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.445ns = ( 37.555 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.602    37.555    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.518    38.073 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.751    39.824    u_confreg/write_timer_begin_r3
    SLICE_X59Y124        LUT4 (Prop_lut4_I1_O)        0.124    39.948 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    39.948    u_confreg/timer[0]_i_5_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.498 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.507    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.621 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.621    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X59Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.735 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.735    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.849 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.849    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.963 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.963    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.276 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    41.276    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    44.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    46.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    47.943    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.412    47.531    
                         clock uncertainty           -0.077    47.454    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.062    47.516    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                         -41.276    
  -------------------------------------------------------------------
                         slack                                  6.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.078    -0.405    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.229    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.078    -0.407    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[7]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.228    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.078    -0.410    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.228    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.078    -0.409    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.076    -0.407    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.562    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.365    u_confreg/conf_wdata_r1[14]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.333    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.229    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.076    -0.409    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.564    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.367    u_confreg/conf_wdata_r1[3]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.228    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X61Y123        FDRE (Hold_fdre_C_D)         0.076    -0.411    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[6]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.228    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.076    -0.412    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.363    u_confreg/conf_wdata_r1[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.075    -0.408    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.565    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.368    u_confreg/conf_wdata_r1[0]
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X61Y125        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.228    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X61Y125        FDRE (Hold_fdre_C_D)         0.075    -0.413    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    16.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    16.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    16.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.818    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    16.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         16.818    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299     5.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X14Y141        FDPE (Recov_fdpe_C_PRE)     -0.564    16.816    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         16.816    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.747ns (9.975%)  route 6.742ns (90.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.249     5.035    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.608    16.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.773ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299     5.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X14Y141        FDCE (Recov_fdce_C_CLR)     -0.522    16.858    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 11.773    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    17.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism             -0.501    17.467    
                         clock uncertainty           -0.087    17.379    
    SLICE_X14Y140        FDPE (Recov_fdpe_C_PRE)     -0.564    16.815    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         16.815    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    17.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism             -0.501    17.467    
                         clock uncertainty           -0.087    17.379    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    16.857    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 11.932    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    17.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism             -0.501    17.467    
                         clock uncertainty           -0.087    17.379    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    16.857    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 11.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.057ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.061ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.414    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.130ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.227ns (6.964%)  route 3.033ns (93.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.834     2.694    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y141        FDCE (Remov_fdce_C_CLR)     -0.157    -0.435    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.132ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y141        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.136ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y141        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.414    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.186ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.435    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.435    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.189ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y142        FDPE (Remov_fdpe_C_PRE)     -0.160    -0.438    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    16.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    16.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    16.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.818    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    16.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         16.818    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299     5.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X14Y141        FDPE (Recov_fdpe_C_PRE)     -0.564    16.816    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         16.816    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.747ns (9.975%)  route 6.742ns (90.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.249     5.035    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.608    16.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.773ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299     5.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    17.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism             -0.501    17.468    
                         clock uncertainty           -0.087    17.380    
    SLICE_X14Y141        FDCE (Recov_fdce_C_CLR)     -0.522    16.858    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 11.773    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    17.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism             -0.501    17.467    
                         clock uncertainty           -0.087    17.379    
    SLICE_X14Y140        FDPE (Recov_fdpe_C_PRE)     -0.564    16.815    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         16.815    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    17.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism             -0.501    17.467    
                         clock uncertainty           -0.087    17.379    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    16.857    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 11.932    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    17.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism             -0.501    17.467    
                         clock uncertainty           -0.087    17.379    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    16.857    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 11.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.974ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.327    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.043ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.227ns (6.964%)  route 3.033ns (93.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.834     2.694    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y141        FDCE (Remov_fdce_C_CLR)     -0.157    -0.348    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.045ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y141        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y141        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.327    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.098ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.348    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.348    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y142        FDPE (Remov_fdpe_C_PRE)     -0.160    -0.351    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       11.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391    85.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    96.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         96.772    
                         arrival time                         -85.177    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391    85.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    96.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         96.772    
                         arrival time                         -85.177    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391    85.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    96.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.818    
                         arrival time                         -85.177    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391    85.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    96.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.818    
                         arrival time                         -85.177    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299    85.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X14Y141        FDPE (Recov_fdpe_C_PRE)     -0.564    96.816    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.816    
                         arrival time                         -85.086    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.489ns  (logic 0.747ns (9.975%)  route 6.742ns (90.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.249    85.035    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.608    96.772    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.772    
                         arrival time                         -85.035    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.773ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299    85.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.087    97.380    
    SLICE_X14Y141        FDCE (Recov_fdce_C_CLR)     -0.522    96.858    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         96.858    
                         arrival time                         -85.086    
  -------------------------------------------------------------------
                         slack                                 11.773    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139    84.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    97.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism             -0.501    97.467    
                         clock uncertainty           -0.087    97.379    
    SLICE_X14Y140        FDPE (Recov_fdpe_C_PRE)     -0.564    96.815    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         96.815    
                         arrival time                         -84.925    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139    84.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    97.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism             -0.501    97.467    
                         clock uncertainty           -0.087    97.379    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    96.857    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         96.857    
                         arrival time                         -84.925    
  -------------------------------------------------------------------
                         slack                                 11.932    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll rise@80.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns = ( 77.547 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    82.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    74.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    75.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    75.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    77.547    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    77.966 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    78.458    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    78.786 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139    84.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    97.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism             -0.501    97.467    
                         clock uncertainty           -0.087    97.379    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    96.857    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.857    
                         arrival time                         -84.925    
  -------------------------------------------------------------------
                         slack                                 11.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.974ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y140        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.327    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.043ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.227ns (6.964%)  route 3.033ns (93.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.834     2.694    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y141        FDCE (Remov_fdce_C_CLR)     -0.157    -0.348    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.045ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y141        FDCE (Remov_fdce_C_CLR)     -0.132    -0.323    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X14Y141        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.327    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.098ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.348    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.348    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism              0.035    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X13Y142        FDPE (Remov_fdpe_C_PRE)     -0.160    -0.351    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       91.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.597ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    96.774    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         96.774    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 91.597    

Slack (MET) :             91.597ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X13Y142        FDCE (Recov_fdce_C_CLR)     -0.608    96.774    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         96.774    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 91.597    

Slack (MET) :             91.643ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    96.820    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.820    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 91.643    

Slack (MET) :             91.643ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.747ns (9.790%)  route 6.883ns (90.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.391     5.177    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X13Y142        FDPE (Recov_fdpe_C_PRE)     -0.562    96.820    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.820    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 91.643    

Slack (MET) :             91.733ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299     5.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X14Y141        FDPE (Recov_fdpe_C_PRE)     -0.564    96.818    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.818    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 91.733    

Slack (MET) :             91.739ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.747ns (9.975%)  route 6.742ns (90.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.249     5.035    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.608    96.774    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.774    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                 91.739    

Slack (MET) :             91.775ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.747ns (9.909%)  route 6.792ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.299     5.086    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.507    97.968    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism             -0.501    97.468    
                         clock uncertainty           -0.085    97.382    
    SLICE_X14Y141        FDCE (Recov_fdce_C_CLR)     -0.522    96.860    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         96.860    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 91.775    

Slack (MET) :             91.892ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    97.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism             -0.501    97.467    
                         clock uncertainty           -0.085    97.381    
    SLICE_X14Y140        FDPE (Recov_fdpe_C_PRE)     -0.564    96.817    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         96.817    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 91.892    

Slack (MET) :             91.934ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    97.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism             -0.501    97.467    
                         clock uncertainty           -0.085    97.381    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    96.859    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         96.859    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 91.934    

Slack (MET) :             91.934ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll_1 rise@100.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.747ns (10.125%)  route 6.631ns (89.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.034 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.492    -1.542    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.328    -1.214 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         6.139     4.925    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.506    97.967    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism             -0.501    97.467    
                         clock uncertainty           -0.085    97.381    
    SLICE_X14Y140        FDCE (Recov_fdce_C_CLR)     -0.522    96.859    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.859    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 91.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.057ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.061ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.227ns (7.067%)  route 2.985ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.787     2.647    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y140        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y140        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y140        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.414    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.130ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.227ns (6.964%)  route 3.033ns (93.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.834     2.694    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y141        FDCE (Remov_fdce_C_CLR)     -0.157    -0.435    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.132ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y141        FDCE (Remov_fdce_C_CLR)     -0.132    -0.410    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.136ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.907%)  route 3.060ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.861     2.721    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X14Y141        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X14Y141        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X14Y141        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.414    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.186ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.435    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y142        FDCE (Remov_fdce_C_CLR)     -0.157    -0.435    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.189ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.227ns (6.847%)  route 3.088ns (93.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         2.890     2.750    sdu_dm_inst/SDU_wyl/nolabel_line35/clk_rx_reg_1
    SLICE_X13Y142        FDPE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.839    -0.313    sdu_dm_inst/SDU_wyl/nolabel_line35/cpu_clk
    SLICE_X13Y142        FDPE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]/C
                         clock pessimism              0.035    -0.278    
    SLICE_X13Y142        FDPE (Remov_fdpe_C_PRE)     -0.160    -0.438    sdu_dm_inst/SDU_wyl/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  3.189    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.175ns (25.169%)  route 0.520ns (74.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.520     0.365    u_confreg/timer_reg[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.175ns (26.444%)  route 0.487ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.334    u_confreg/timer_clk
    SLICE_X59Y127        FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.175    -0.159 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.487     0.327    u_confreg/timer_reg[15]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.175ns (26.945%)  route 0.474ns (73.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.474     0.318    u_confreg/timer_reg[24]
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.175ns (26.799%)  route 0.478ns (73.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X59Y126        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.478     0.317    u_confreg/timer_reg[8]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.175ns (28.850%)  route 0.432ns (71.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.175    -0.162 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.432     0.269    u_confreg/timer_reg[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.175ns (29.979%)  route 0.409ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.409     0.251    u_confreg/timer_reg[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.175ns (30.283%)  route 0.403ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.403     0.247    u_confreg/timer_reg[31]
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.175ns (30.773%)  route 0.394ns (69.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.394     0.237    u_confreg/timer_reg[25]
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.175ns (31.156%)  route 0.387ns (68.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.387     0.229    u_confreg/timer_reg[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.175ns (31.302%)  route 0.384ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.384     0.229    u_confreg/timer_reg[28]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.452%)  route 0.283ns (43.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.283    -1.413    u_confreg/timer_reg[0]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.418ns (58.297%)  route 0.299ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.418    -1.639 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299    -1.340    u_confreg/write_timer_begin_r2
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.088%)  route 0.396ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.396    -1.295    u_confreg/timer_reg[17]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.850%)  route 0.400ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.400    -1.291    u_confreg/timer_reg[18]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.367ns (46.253%)  route 0.426ns (53.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.426    -1.269    u_confreg/timer_reg[5]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.798ns  (logic 0.367ns (46.010%)  route 0.431ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.690 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.431    -1.259    u_confreg/timer_reg[21]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.367ns (41.531%)  route 0.517ns (58.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.454ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.517    -1.179    u_confreg/timer_reg[3]
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.593    -2.454    u_confreg/cpu_clk
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.367ns (41.324%)  route 0.521ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.521    -1.175    u_confreg/timer_reg[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.367ns (41.432%)  route 0.519ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.519    -1.172    u_confreg/timer_reg[19]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.373%)  route 0.520ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.520    -1.171    u_confreg/timer_reg[16]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.175ns (25.169%)  route 0.520ns (74.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.520     0.365    u_confreg/timer_reg[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.175ns (26.444%)  route 0.487ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.334    u_confreg/timer_clk
    SLICE_X59Y127        FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.175    -0.159 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.487     0.327    u_confreg/timer_reg[15]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.175ns (26.945%)  route 0.474ns (73.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.474     0.318    u_confreg/timer_reg[24]
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.175ns (26.799%)  route 0.478ns (73.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X59Y126        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.478     0.317    u_confreg/timer_reg[8]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.175ns (28.850%)  route 0.432ns (71.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.175    -0.162 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.432     0.269    u_confreg/timer_reg[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.175ns (29.979%)  route 0.409ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.409     0.251    u_confreg/timer_reg[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.175ns (30.283%)  route 0.403ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.403     0.247    u_confreg/timer_reg[31]
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.175ns (30.773%)  route 0.394ns (69.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.394     0.237    u_confreg/timer_reg[25]
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.175ns (31.156%)  route 0.387ns (68.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.387     0.229    u_confreg/timer_reg[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.175ns (31.302%)  route 0.384ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.384     0.229    u_confreg/timer_reg[28]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.452%)  route 0.283ns (43.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.283    -1.413    u_confreg/timer_reg[0]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.418ns (58.297%)  route 0.299ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.418    -1.639 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299    -1.340    u_confreg/write_timer_begin_r2
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.088%)  route 0.396ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.396    -1.295    u_confreg/timer_reg[17]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.850%)  route 0.400ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.400    -1.291    u_confreg/timer_reg[18]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.367ns (46.253%)  route 0.426ns (53.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.426    -1.269    u_confreg/timer_reg[5]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.798ns  (logic 0.367ns (46.010%)  route 0.431ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.690 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.431    -1.259    u_confreg/timer_reg[21]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.367ns (41.531%)  route 0.517ns (58.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.454ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.517    -1.179    u_confreg/timer_reg[3]
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.593    -2.454    u_confreg/cpu_clk
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.367ns (41.324%)  route 0.521ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.521    -1.175    u_confreg/timer_reg[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.367ns (41.432%)  route 0.519ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.519    -1.172    u_confreg/timer_reg[19]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.373%)  route 0.520ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.520    -1.171    u_confreg/timer_reg[16]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.175ns (25.169%)  route 0.520ns (74.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.520     0.365    u_confreg/timer_reg[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.175ns (26.444%)  route 0.487ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.334    u_confreg/timer_clk
    SLICE_X59Y127        FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.175    -0.159 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.487     0.327    u_confreg/timer_reg[15]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.175ns (26.945%)  route 0.474ns (73.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.474     0.318    u_confreg/timer_reg[24]
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.175ns (26.799%)  route 0.478ns (73.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X59Y126        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.478     0.317    u_confreg/timer_reg[8]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.175ns (28.850%)  route 0.432ns (71.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.175    -0.162 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.432     0.269    u_confreg/timer_reg[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.175ns (29.979%)  route 0.409ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.409     0.251    u_confreg/timer_reg[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.175ns (30.283%)  route 0.403ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.403     0.247    u_confreg/timer_reg[31]
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.175ns (30.773%)  route 0.394ns (69.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.394     0.237    u_confreg/timer_reg[25]
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.175ns (31.156%)  route 0.387ns (68.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.387     0.229    u_confreg/timer_reg[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.175ns (31.302%)  route 0.384ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.384     0.229    u_confreg/timer_reg[28]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.452%)  route 0.283ns (43.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.283    -1.413    u_confreg/timer_reg[0]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.418ns (58.297%)  route 0.299ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.418    -1.639 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299    -1.340    u_confreg/write_timer_begin_r2
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.088%)  route 0.396ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.396    -1.295    u_confreg/timer_reg[17]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.850%)  route 0.400ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.400    -1.291    u_confreg/timer_reg[18]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.367ns (46.253%)  route 0.426ns (53.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.426    -1.269    u_confreg/timer_reg[5]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.798ns  (logic 0.367ns (46.010%)  route 0.431ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.690 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.431    -1.259    u_confreg/timer_reg[21]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.367ns (41.531%)  route 0.517ns (58.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.454ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.517    -1.179    u_confreg/timer_reg[3]
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.593    -2.454    u_confreg/cpu_clk
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.367ns (41.324%)  route 0.521ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.521    -1.175    u_confreg/timer_reg[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.367ns (41.432%)  route 0.519ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.519    -1.172    u_confreg/timer_reg[19]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.373%)  route 0.520ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.520    -1.171    u_confreg/timer_reg[16]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.175ns (25.169%)  route 0.520ns (74.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.520     0.365    u_confreg/timer_reg[29]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.175ns (26.444%)  route 0.487ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.334    u_confreg/timer_clk
    SLICE_X59Y127        FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.175    -0.159 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.487     0.327    u_confreg/timer_reg[15]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.175ns (26.945%)  route 0.474ns (73.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.474     0.318    u_confreg/timer_reg[24]
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X44Y128        FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.175ns (26.799%)  route 0.478ns (73.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.816    -0.336    u_confreg/timer_clk
    SLICE_X59Y126        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.478     0.317    u_confreg/timer_reg[8]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.175ns (28.850%)  route 0.432ns (71.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.815    -0.337    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.175    -0.162 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.432     0.269    u_confreg/timer_reg[2]
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.551    -0.561    u_confreg/cpu_clk
    SLICE_X51Y130        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.175ns (29.979%)  route 0.409ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.409     0.251    u_confreg/timer_reg[23]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.175ns (30.283%)  route 0.403ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.403     0.247    u_confreg/timer_reg[31]
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X45Y130        FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.175ns (30.773%)  route 0.394ns (69.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.331    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.394     0.237    u_confreg/timer_reg[25]
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.554    -0.558    u_confreg/cpu_clk
    SLICE_X44Y130        FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.175ns (31.156%)  route 0.387ns (68.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.332    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.387     0.229    u_confreg/timer_reg[20]
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X49Y131        FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.175ns (31.302%)  route 0.384ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.330    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.175    -0.155 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.384     0.229    u_confreg/timer_reg[28]
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    u_confreg/cpu_clk
    SLICE_X43Y129        FDRE                                         r  u_confreg/timer_r1_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.452%)  route 0.283ns (43.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.283    -1.413    u_confreg/timer_reg[0]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.418ns (58.297%)  route 0.299ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X60Y130        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.418    -1.639 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299    -1.340    u_confreg/write_timer_begin_r2
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X60Y129        FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.088%)  route 0.396ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.396    -1.295    u_confreg/timer_reg[17]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.850%)  route 0.400ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.400    -1.291    u_confreg/timer_reg[18]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.367ns (46.253%)  route 0.426ns (53.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.453ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.426    -1.269    u_confreg/timer_reg[5]
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.594    -2.453    u_confreg/cpu_clk
    SLICE_X61Y124        FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.798ns  (logic 0.367ns (46.010%)  route 0.431ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482    -2.057    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.690 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.431    -1.259    u_confreg/timer_reg[21]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.367ns (41.531%)  route 0.517ns (58.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.454ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y124        FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.517    -1.179    u_confreg/timer_reg[3]
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.593    -2.454    u_confreg/cpu_clk
    SLICE_X57Y122        FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.367ns (41.324%)  route 0.521ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.476    -2.063    u_confreg/timer_clk
    SLICE_X59Y125        FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.696 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.521    -1.175    u_confreg/timer_reg[7]
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X59Y122        FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.367ns (41.432%)  route 0.519ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.446ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.519    -1.172    u_confreg/timer_reg[19]
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.601    -2.446    u_confreg/cpu_clk
    SLICE_X61Y129        FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.373%)  route 0.520ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.450ns
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.481    -2.058    u_confreg/timer_clk
    SLICE_X59Y128        FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.367    -1.691 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.520    -1.171    u_confreg/timer_reg[16]
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.597    -2.450    u_confreg/cpu_clk
    SLICE_X57Y129        FDRE                                         r  u_confreg/timer_r1_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.337ns (46.588%)  route 0.386ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.451ns
    Source Clock Delay      (SCD):    -2.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.474    -2.065    u_confreg/cpu_clk
    SLICE_X57Y123        FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.337    -1.728 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.386    -1.342    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.596    -2.451    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.367ns (46.948%)  route 0.415ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.447ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.415    -1.280    u_confreg/conf_wdata_r_reg_n_0_[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    -2.447    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.808%)  route 0.417ns (53.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.417    -1.277    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.367ns (46.568%)  route 0.421ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X57Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           0.421    -1.273    u_confreg/conf_wdata_r_reg_n_0_[25]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.460%)  route 0.496ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.496    -1.229    u_confreg/conf_wdata_r_reg_n_0_[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.418ns (49.210%)  route 0.431ns (50.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.479    -2.060    u_confreg/cpu_clk
    SLICE_X56Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.418    -1.642 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.431    -1.210    u_confreg/conf_wdata_r_reg_n_0_[19]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.367ns (42.917%)  route 0.488ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.488    -1.206    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.367ns (42.781%)  route 0.491ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.491    -1.204    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.337ns (38.169%)  route 0.546ns (61.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.442ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.546    -1.179    u_confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.605    -2.442    u_confreg/timer_clk
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.381%)  route 0.520ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.520    -1.174    u_confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.337ns (46.588%)  route 0.386ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.451ns
    Source Clock Delay      (SCD):    -2.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.474    -2.065    u_confreg/cpu_clk
    SLICE_X57Y123        FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.337    -1.728 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.386    -1.342    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.596    -2.451    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.367ns (46.948%)  route 0.415ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.447ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.415    -1.280    u_confreg/conf_wdata_r_reg_n_0_[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    -2.447    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.808%)  route 0.417ns (53.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.417    -1.277    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.367ns (46.568%)  route 0.421ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X57Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           0.421    -1.273    u_confreg/conf_wdata_r_reg_n_0_[25]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.460%)  route 0.496ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.496    -1.229    u_confreg/conf_wdata_r_reg_n_0_[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.418ns (49.210%)  route 0.431ns (50.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.479    -2.060    u_confreg/cpu_clk
    SLICE_X56Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.418    -1.642 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.431    -1.210    u_confreg/conf_wdata_r_reg_n_0_[19]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.367ns (42.917%)  route 0.488ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.488    -1.206    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.367ns (42.781%)  route 0.491ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.491    -1.204    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.337ns (38.169%)  route 0.546ns (61.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.442ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.546    -1.179    u_confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.605    -2.442    u_confreg/timer_clk
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.381%)  route 0.520ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.520    -1.174    u_confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.337ns (46.588%)  route 0.386ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.451ns
    Source Clock Delay      (SCD):    -2.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.474    -2.065    u_confreg/cpu_clk
    SLICE_X57Y123        FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.337    -1.728 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.386    -1.342    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.596    -2.451    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.367ns (46.948%)  route 0.415ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.447ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.415    -1.280    u_confreg/conf_wdata_r_reg_n_0_[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    -2.447    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.808%)  route 0.417ns (53.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.417    -1.277    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.367ns (46.568%)  route 0.421ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X57Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           0.421    -1.273    u_confreg/conf_wdata_r_reg_n_0_[25]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.460%)  route 0.496ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.496    -1.229    u_confreg/conf_wdata_r_reg_n_0_[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.418ns (49.210%)  route 0.431ns (50.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.479    -2.060    u_confreg/cpu_clk
    SLICE_X56Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.418    -1.642 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.431    -1.210    u_confreg/conf_wdata_r_reg_n_0_[19]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.367ns (42.917%)  route 0.488ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.488    -1.206    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.367ns (42.781%)  route 0.491ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.491    -1.204    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.337ns (38.169%)  route 0.546ns (61.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.442ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.546    -1.179    u_confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.605    -2.442    u_confreg/timer_clk
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.381%)  route 0.520ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.520    -1.174    u_confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.284ns (19.783%)  route 1.152ns (80.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.923     1.098    u_confreg/cpu_resetn_reg
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.553    -0.559    u_confreg/timer_clk
    SLICE_X59Y131        FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.284ns (20.734%)  route 1.086ns (79.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.857     1.032    u_confreg/cpu_resetn_reg
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.560    u_confreg/timer_clk
    SLICE_X59Y130        FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.284ns (21.948%)  route 1.010ns (78.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.815    -0.337    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.160    -0.177 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.228     0.051    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.175 r  u_confreg/reset_i_1/O
                         net (fo=966, routed)         0.782     0.957    u_confreg/cpu_resetn_reg
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.561    u_confreg/timer_clk
    SLICE_X59Y129        FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.337ns (46.588%)  route 0.386ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.451ns
    Source Clock Delay      (SCD):    -2.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.474    -2.065    u_confreg/cpu_clk
    SLICE_X57Y123        FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.337    -1.728 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.386    -1.342    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.596    -2.451    u_confreg/timer_clk
    SLICE_X61Y123        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.367ns (46.948%)  route 0.415ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.447ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.415    -1.280    u_confreg/conf_wdata_r_reg_n_0_[17]
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    -2.447    u_confreg/timer_clk
    SLICE_X61Y128        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.808%)  route 0.417ns (53.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.417    -1.277    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.367ns (46.568%)  route 0.421ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X57Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           0.421    -1.273    u_confreg/conf_wdata_r_reg_n_0_[25]
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X61Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.460%)  route 0.496ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.496    -1.229    u_confreg/conf_wdata_r_reg_n_0_[31]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.418ns (49.210%)  route 0.431ns (50.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.479    -2.060    u_confreg/cpu_clk
    SLICE_X56Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.418    -1.642 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.431    -1.210    u_confreg/conf_wdata_r_reg_n_0_[19]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.367ns (42.917%)  route 0.488ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.488    -1.206    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.367ns (42.781%)  route 0.491ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.448ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.367    -1.695 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.491    -1.204    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.599    -2.448    u_confreg/timer_clk
    SLICE_X57Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.337ns (38.169%)  route 0.546ns (61.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.442ns
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.477    -2.062    u_confreg/cpu_clk
    SLICE_X55Y130        FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.337    -1.725 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.546    -1.179    u_confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.605    -2.442    u_confreg/timer_clk
    SLICE_X59Y132        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.381%)  route 0.520ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.444ns
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.478    -2.061    u_confreg/cpu_clk
    SLICE_X55Y131        FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.367    -1.694 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.520    -1.174    u_confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.603    -2.444    u_confreg/timer_clk
    SLICE_X58Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1011 Endpoints
Min Delay          1011 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.782ns  (logic 3.920ns (19.818%)  route 15.861ns (80.182%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.543    18.627    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.154    18.781 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_4/O
                         net (fo=1, routed)           0.674    19.455    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.327    19.782 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    19.782    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.589ns  (logic 3.917ns (19.999%)  route 15.671ns (80.001%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.068    18.152    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT5 (Prop_lut5_I2_O)        0.152    18.304 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_3/O
                         net (fo=1, routed)           0.959    19.263    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_3_n_0
    SLICE_X1Y128         LUT4 (Prop_lut4_I3_O)        0.326    19.589 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    19.589    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.289ns  (logic 3.923ns (20.340%)  route 15.366ns (79.660%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    18.151    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.152    18.303 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.654    18.957    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[4]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.332    19.289 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    19.289    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_2_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.223ns  (logic 3.687ns (19.183%)  route 15.536ns (80.817%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    18.151    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.124    18.275 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_3/O
                         net (fo=1, routed)           0.824    19.099    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.223 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    19.223    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.046ns  (logic 3.687ns (19.361%)  route 15.358ns (80.639%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.142    18.226    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    18.350 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_3/O
                         net (fo=1, routed)           0.572    18.922    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[2]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.046 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    19.046    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.033ns  (logic 3.687ns (19.374%)  route 15.345ns (80.626%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.068    18.152    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.124    18.276 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3/O
                         net (fo=1, routed)           0.633    18.909    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    19.033 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_1/O
                         net (fo=1, routed)           0.000    19.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.917ns  (logic 3.923ns (20.740%)  route 14.994ns (79.260%))
  Logic Levels:           19  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.521     9.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A3
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     9.317 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.317    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I0_O)      0.209     9.526 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.526    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088     9.614 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    10.727    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    11.046 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    12.593    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    12.717 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    13.143    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.267 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    13.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    13.476 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    14.298    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    14.595 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    14.595    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    14.807 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    16.208    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    16.507 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    16.960    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    17.084 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    18.151    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.152    18.303 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.282    18.585    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[4]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.332    18.917 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    18.917    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[4]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 2.318ns (15.969%)  route 12.198ns (84.031%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.813     9.313    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A3
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.437 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.437    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I0_O)      0.241     9.678 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000     9.678    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098     9.776 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    10.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    11.257 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.543    12.800    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[7]
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.924 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_4/O
                         net (fo=1, routed)           0.151    13.075    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[7]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.199 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_3/O
                         net (fo=2, routed)           1.167    14.366    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.150    14.516 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000    14.516    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 2.209ns (22.949%)  route 7.417ns (77.051%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[0]/C
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[0]/Q
                         net (fo=19, routed)          1.471     1.927    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][0]
    SLICE_X3Y123         LUT3 (Prop_lut3_I2_O)        0.124     2.051 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_CS[4]_i_6/O
                         net (fo=2, routed)           0.518     2.569    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_CS[4]_i_6_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I4_O)        0.150     2.719 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_CS[4]_i_3/O
                         net (fo=14, routed)          1.160     3.880    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line264/we
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.348     4.228 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line264/FSM_sequential_curr_state[1]_i_20/O
                         net (fo=1, routed)           1.421     5.648    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/type_tx_T
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     5.772 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_18/O
                         net (fo=1, routed)           0.280     6.052    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_18_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     6.176 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_15/O
                         net (fo=1, routed)           0.159     6.335    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_15_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.124     6.459 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_10/O
                         net (fo=1, routed)           0.000     6.459    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_10_n_0
    SLICE_X4Y124         MUXF7 (Prop_muxf7_I0_O)      0.212     6.671 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state_reg[1]_i_6/O
                         net (fo=3, routed)           1.006     7.677    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/type_tx
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.299     7.976 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[1]_i_4/O
                         net (fo=3, routed)           0.746     8.722    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[1]_i_4_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I0_O)        0.124     8.846 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=1, routed)           0.655     9.502    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[2]_i_2_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.626    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[2]_i_1__0_n_0
    SLICE_X2Y126         FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 2.085ns (23.375%)  route 6.835ns (76.625%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[0]/C
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[0]/Q
                         net (fo=19, routed)          1.471     1.927    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][0]
    SLICE_X3Y123         LUT3 (Prop_lut3_I2_O)        0.124     2.051 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_CS[4]_i_6/O
                         net (fo=2, routed)           0.518     2.569    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_CS[4]_i_6_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I4_O)        0.150     2.719 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_CS[4]_i_3/O
                         net (fo=14, routed)          1.160     3.880    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line264/we
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.348     4.228 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line264/FSM_sequential_curr_state[1]_i_20/O
                         net (fo=1, routed)           1.421     5.648    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/type_tx_T
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     5.772 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_18/O
                         net (fo=1, routed)           0.280     6.052    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_18_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     6.176 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_15/O
                         net (fo=1, routed)           0.159     6.335    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_15_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.124     6.459 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_10/O
                         net (fo=1, routed)           0.000     6.459    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state[1]_i_10_n_0
    SLICE_X4Y124         MUXF7 (Prop_muxf7_I0_O)      0.212     6.671 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/FSM_sequential_curr_state_reg[1]_i_6/O
                         net (fo=3, routed)           1.006     7.677    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/type_tx
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.299     7.976 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[1]_i_4/O
                         net (fo=3, routed)           0.820     8.796    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[1]_i_4_n_0
    SLICE_X0Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.920    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state[1]_i_1__1_n_0
    SLICE_X0Y126         FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[24]/C
    SLICE_X15Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[24]/Q
                         net (fo=1, routed)           0.054     0.195    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D__0[24]
    SLICE_X14Y132        LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr[24]_i_1/O
                         net (fo=1, routed)           0.000     0.240    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr[24]_i_1_n_0
    SLICE_X14Y132        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line56/SOR_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/C
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/Q
                         net (fo=1, routed)           0.057     0.198    sdu_dm_inst/SDU_wyl/nolabel_line56/d_tx[3]
    SLICE_X0Y127         LUT4 (Prop_lut4_I3_O)        0.045     0.243 r  sdu_dm_inst/SDU_wyl/nolabel_line56/SOR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.243    sdu_dm_inst/SDU_wyl/nolabel_line56/SOR[4]
    SLICE_X0Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line56/SOR_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line56/SOR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/C
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/Q
                         net (fo=1, routed)           0.059     0.200    sdu_dm_inst/SDU_wyl/nolabel_line56/d_tx[2]
    SLICE_X0Y127         LUT4 (Prop_lut4_I3_O)        0.045     0.245 r  sdu_dm_inst/SDU_wyl/nolabel_line56/SOR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.245    sdu_dm_inst/SDU_wyl/nolabel_line56/SOR[3]
    SLICE_X0Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line56/SOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line44/sir/SIR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line44/DIR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line44/sir/SIR_reg[0]/C
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line44/sir/SIR_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    sdu_dm_inst/SDU_wyl/nolabel_line44/sir_n_9
    SLICE_X13Y139        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line44/DIR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y130        FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[20]/C
    SLICE_X14Y130        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[20]/Q
                         net (fo=3, routed)           0.094     0.258    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg_n_0_[20]
    SLICE_X15Y130        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[11]/C
    SLICE_X28Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[11]/Q
                         net (fo=3, routed)           0.124     0.265    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg_n_0_[11]
    SLICE_X28Y128        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[9]/C
    SLICE_X13Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[9]/Q
                         net (fo=1, routed)           0.080     0.221    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I__0[9]
    SLICE_X12Y129        LUT6 (Prop_lut6_I3_O)        0.045     0.266 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.266    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr[9]_i_1__0_n_0
    SLICE_X12Y129        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/din_rx_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/din_rx_reg[26]/C
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/din_rx_reg[26]/Q
                         net (fo=5, routed)           0.080     0.221    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[31]_0[26]
    SLICE_X14Y136        LUT6 (Prop_lut6_I5_O)        0.045     0.266 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr[26]_i_1__0/O
                         net (fo=1, routed)           0.000     0.266    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr[26]_i_1__0_n_0
    SLICE_X14Y136        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[20]/C
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[20]/Q
                         net (fo=3, routed)           0.126     0.267    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg_n_0_[20]
    SLICE_X29Y133        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.889%)  route 0.105ns (39.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[10]/C
    SLICE_X12Y129        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg[10]/Q
                         net (fo=3, routed)           0.105     0.269    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr_reg_n_0_[10]
    SLICE_X13Y129        FDCE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    23.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.201ns  (logic 6.000ns (22.057%)  route 21.201ns (77.943%))
  Logic Levels:           27  (LUT3=2 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.543    23.700    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.154    23.854 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_4/O
                         net (fo=1, routed)           0.674    24.528    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.327    24.855 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    24.855    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.008ns  (logic 5.997ns (22.204%)  route 21.011ns (77.796%))
  Logic Levels:           27  (LUT3=1 LUT4=1 LUT5=6 LUT6=10 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.068    23.225    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT5 (Prop_lut5_I2_O)        0.152    23.377 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_3/O
                         net (fo=1, routed)           0.959    24.336    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_3_n_0
    SLICE_X1Y128         LUT4 (Prop_lut4_I3_O)        0.326    24.662 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    24.662    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.708ns  (logic 6.003ns (22.476%)  route 20.705ns (77.524%))
  Logic Levels:           27  (LUT3=2 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    23.224    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.152    23.376 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.654    24.030    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[4]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.332    24.362 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    24.362    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_2_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.642ns  (logic 5.767ns (21.646%)  route 20.875ns (78.354%))
  Logic Levels:           27  (LUT3=2 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    23.224    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.124    23.348 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_3/O
                         net (fo=1, routed)           0.824    24.172    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    24.296    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.465ns  (logic 5.767ns (21.791%)  route 20.698ns (78.209%))
  Logic Levels:           27  (LUT3=1 LUT4=1 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.142    23.299    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    23.423 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_3/O
                         net (fo=1, routed)           0.572    23.995    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[2]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.124    24.119 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    24.119    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.452ns  (logic 5.767ns (21.801%)  route 20.685ns (78.199%))
  Logic Levels:           27  (LUT3=1 LUT4=1 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.068    23.225    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.124    23.349 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3/O
                         net (fo=1, routed)           0.633    23.982    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    24.106 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_1/O
                         net (fo=1, routed)           0.000    24.106    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.336ns  (logic 6.003ns (22.793%)  route 20.333ns (77.207%))
  Logic Levels:           27  (LUT3=2 LUT4=1 LUT5=5 LUT6=10 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    23.224    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.152    23.376 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.282    23.658    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[4]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.332    23.990 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    23.990    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[4]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.025ns  (logic 4.664ns (21.175%)  route 17.361ns (78.825%))
  Logic Levels:           21  (LUT3=2 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.701    14.133    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A1
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.503    14.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.637    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OA
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I1_O)      0.214    14.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.A/O
                         net (fo=1, routed)           0.000    14.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O1
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I1_O)      0.088    14.939 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    16.101    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    16.420 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.543    17.963    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[7]
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.124    18.087 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_4/O
                         net (fo=1, routed)           0.151    18.239    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[7]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    18.363 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_3/O
                         net (fo=2, routed)           1.167    19.529    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.150    19.679 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000    19.679    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.033ns (42.255%)  route 5.512ns (57.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.596    -2.451    u_confreg/cpu_clk
    SLICE_X61Y126        FDRE                                         r  u_confreg/num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  u_confreg/num_a_g_reg[0]/Q
                         net (fo=1, routed)           5.512     3.516    num_a_g_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.093 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.093    num_a_g[0]
    T10                                                               r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.147ns (45.531%)  route 4.962ns (54.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.596    -2.451    u_confreg/cpu_clk
    SLICE_X61Y126        FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.419    -2.032 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           4.962     2.929    num_a_g_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.728     6.658 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.658    num_a_g[1]
    R10                                                               r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 0.227ns (11.077%)  route 1.822ns (88.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.624     1.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X29Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 0.714ns (34.694%)  route 1.344ns (65.306%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/WCLK
    SLICE_X30Y126        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.171 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.171    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OB
    SLICE_X30Y126        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.109 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    -0.109    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X30Y126        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.090 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.188     0.098    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I5_O)        0.113     0.211 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.609     0.820    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[7]
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_4/O
                         net (fo=1, routed)           0.050     0.915    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[7]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_3/O
                         net (fo=2, routed)           0.497     1.457    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.042     1.499 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000     1.499    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 0.227ns (10.871%)  route 1.861ns (89.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.663     1.523    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y130        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 0.227ns (10.871%)  route 1.861ns (89.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.663     1.523    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y130        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.201ns  (logic 6.000ns (22.057%)  route 21.201ns (77.943%))
  Logic Levels:           27  (LUT3=2 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.543    23.700    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.154    23.854 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_4/O
                         net (fo=1, routed)           0.674    24.528    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.327    24.855 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    24.855    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[6]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.008ns  (logic 5.997ns (22.204%)  route 21.011ns (77.796%))
  Logic Levels:           27  (LUT3=1 LUT4=1 LUT5=6 LUT6=10 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.068    23.225    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT5 (Prop_lut5_I2_O)        0.152    23.377 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_3/O
                         net (fo=1, routed)           0.959    24.336    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_3_n_0
    SLICE_X1Y128         LUT4 (Prop_lut4_I3_O)        0.326    24.662 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    24.662    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[1]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.708ns  (logic 6.003ns (22.476%)  route 20.705ns (77.524%))
  Logic Levels:           27  (LUT3=2 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    23.224    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.152    23.376 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.654    24.030    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[4]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.332    24.362 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    24.362    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_2_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.642ns  (logic 5.767ns (21.646%)  route 20.875ns (78.354%))
  Logic Levels:           27  (LUT3=2 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    23.224    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.124    23.348 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_3/O
                         net (fo=1, routed)           0.824    24.172    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    24.296    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[3]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.465ns  (logic 5.767ns (21.791%)  route 20.698ns (78.209%))
  Logic Levels:           27  (LUT3=1 LUT4=1 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.142    23.299    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    23.423 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_3/O
                         net (fo=1, routed)           0.572    23.995    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[2]
    SLICE_X1Y127         LUT6 (Prop_lut6_I3_O)        0.124    24.119 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    24.119    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.452ns  (logic 5.767ns (21.801%)  route 20.685ns (78.199%))
  Logic Levels:           27  (LUT3=1 LUT4=1 LUT5=5 LUT6=11 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.068    23.225    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.124    23.349 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3/O
                         net (fo=1, routed)           0.633    23.982    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    24.106 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_1/O
                         net (fo=1, routed)           0.000    24.106    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.336ns  (logic 6.003ns (22.793%)  route 20.333ns (77.207%))
  Logic Levels:           27  (LUT3=2 LUT4=1 LUT5=5 LUT6=10 MUXF7=5 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.586    14.018    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X30Y130        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.367    14.385 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.385    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OA
    SLICE_X30Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    14.599    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X30Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    14.687 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           1.113    15.800    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.319    16.119 f  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           1.547    17.666    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.124    17.790 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56/O
                         net (fo=1, routed)           0.426    18.216    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_56_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I2_O)        0.124    18.340 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[5]_i_33/O
                         net (fo=1, routed)           0.000    18.340    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[5]
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I0_O)      0.209    18.549 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx_reg[5]_i_15/O
                         net (fo=1, routed)           0.822    19.371    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3_3
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.297    19.668 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7/O
                         net (fo=1, routed)           0.000    19.668    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx[5]_i_7_n_0
    SLICE_X3Y133         MUXF7 (Prop_muxf7_I0_O)      0.212    19.880 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/d_tx_reg[5]_i_3/O
                         net (fo=2, routed)           1.402    21.281    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/dout_tx[1]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.299    21.580 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/d_tx[5]_i_25/O
                         net (fo=1, routed)           0.452    22.033    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[0]_i_3_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.157 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11/O
                         net (fo=8, routed)           1.067    23.224    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.152    23.376 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.282    23.658    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/h2c[4]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.332    23.990 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    23.990    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[4]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.025ns  (logic 4.664ns (21.175%)  route 17.361ns (78.825%))
  Logic Levels:           21  (LUT3=2 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 RAMS64E=2)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.701    -2.346    cpu/cpu_clk
    SLICE_X75Y104        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  cpu/pc_reg[6]_replica/Q
                         net (fo=776, routed)         1.418    -0.473    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/A4
    SLICE_X74Y92         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.519     0.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000     0.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/OC
    SLICE_X74Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     0.293 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F7.B/O
                         net (fo=1, routed)           0.000     0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/O0
    SLICE_X74Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     0.391 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/F8/O
                         net (fo=1, routed)           2.074     2.465    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I1_O)        0.319     2.784 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.784    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     2.996 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.762     3.757    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.299     4.056 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=24, routed)          0.834     4.890    cpu/u_regfile/spo[28]
    SLICE_X37Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           1.027     6.041    u_confreg/led_data_reg[3]_3
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.124     6.165 f  u_confreg/led_data[26]_i_2/O
                         net (fo=18, routed)          0.896     7.060    cpu/u_regfile/led_data_reg[3]
    SLICE_X36Y112        LUT5 (Prop_lut5_I1_O)        0.124     7.184 f  cpu/u_regfile/led_data[31]_i_7/O
                         net (fo=120, routed)         1.128     8.312    cpu/u_regfile/led_data[31]_i_7_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I1_O)        0.124     8.436 r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=74, routed)          0.988     9.424    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_11_1
    SLICE_X41Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.548 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102/O
                         net (fo=3, routed)           0.832    10.381    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.505 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=2, routed)           0.895    11.400    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X47Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=11, routed)          0.784    12.308    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y126        LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=512, routed)         1.701    14.133    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A1
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.503    14.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.637    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OA
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I1_O)      0.214    14.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.A/O
                         net (fo=1, routed)           0.000    14.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O1
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I1_O)      0.088    14.939 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    16.101    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    16.420 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.543    17.963    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[7]
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.124    18.087 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_4/O
                         net (fo=1, routed)           0.151    18.239    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[7]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    18.363 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_3/O
                         net (fo=2, routed)           1.167    19.529    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.150    19.679 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000    19.679    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.033ns (42.255%)  route 5.512ns (57.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.596    -2.451    u_confreg/cpu_clk
    SLICE_X61Y126        FDRE                                         r  u_confreg/num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  u_confreg/num_a_g_reg[0]/Q
                         net (fo=1, routed)           5.512     3.516    num_a_g_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.093 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.093    num_a_g[0]
    T10                                                               r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.147ns (45.531%)  route 4.962ns (54.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.596    -2.451    u_confreg/cpu_clk
    SLICE_X61Y126        FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.419    -2.032 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           4.962     2.929    num_a_g_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.728     6.658 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.658    num_a_g[1]
    R10                                                               r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 0.227ns (11.077%)  route 1.822ns (88.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.624     1.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X29Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.227ns (11.054%)  route 1.827ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.628     1.488    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y131        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 0.714ns (34.694%)  route 1.344ns (65.306%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.553    -0.559    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/WCLK
    SLICE_X30Y126        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.171 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.171    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OB
    SLICE_X30Y126        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.109 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    -0.109    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X30Y126        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.090 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.188     0.098    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I5_O)        0.113     0.211 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.609     0.820    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/spo[7]
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_4/O
                         net (fo=1, routed)           0.050     0.915    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/dout_D[7]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/d_tx[7]_i_3/O
                         net (fo=2, routed)           0.497     1.457    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.042     1.499 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000     1.499    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_2_n_0
    SLICE_X1Y128         FDRE                                         r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 0.227ns (10.871%)  route 1.861ns (89.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.663     1.523    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y130        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 0.227ns (10.871%)  route 1.861ns (89.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.547    -0.565    cpu_clk
    SLICE_X61Y124        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.198    -0.239    u_confreg/cpu_resetn
    SLICE_X61Y124        LUT1 (Prop_lut1_I0_O)        0.099    -0.140 f  u_confreg/reset_i_1/O
                         net (fo=966, routed)         1.663     1.523    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[31]_1
    SLICE_X28Y130        FDCE                                         f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay          4681 Endpoints
Min Delay          4681 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.857ns  (logic 2.044ns (15.898%)  route 10.813ns (84.102%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.768     9.267    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/A3
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.391 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.391    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/OD
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I0_O)      0.241     9.632 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F7.B/O
                         net (fo=1, routed)           0.000     9.632    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098     9.730 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F8/O
                         net (fo=1, routed)           1.163    10.892    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_n_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.319    11.211 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.414    11.626    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[24]
    SLICE_X35Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.750 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           1.107    12.857    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    -2.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.848ns  (logic 2.044ns (15.909%)  route 10.804ns (84.091%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.813     9.313    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A3
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.437 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.437    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I0_O)      0.241     9.678 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000     9.678    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098     9.776 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    10.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    11.257 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.509    11.766    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[7]
    SLICE_X37Y130        LUT6 (Prop_lut6_I5_O)        0.124    11.890 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=2, routed)           0.959    12.848    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    -2.047    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.840ns  (logic 2.044ns (15.918%)  route 10.796ns (84.082%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.519     9.019    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/A3
    SLICE_X46Y131        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.143 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.143    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/OD
    SLICE_X46Y131        MUXF7 (Prop_muxf7_I0_O)      0.241     9.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000     9.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/O0
    SLICE_X46Y131        MUXF8 (Prop_muxf8_I0_O)      0.098     9.482 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/F8/O
                         net (fo=1, routed)           1.015    10.496    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.319    10.815 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=2, routed)           1.087    11.902    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[10]
    SLICE_X41Y120        LUT6 (Prop_lut6_I5_O)        0.124    12.026 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_6_comp/O
                         net (fo=2, routed)           0.814    12.840    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIC0
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    -2.046    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.816ns  (logic 2.130ns (16.622%)  route 10.686ns (83.378%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.637     9.136    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/A3
    SLICE_X38Y142        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247     9.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/OA
    SLICE_X38Y142        MUXF7 (Prop_muxf7_I1_O)      0.214     9.598 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F7.A/O
                         net (fo=1, routed)           0.000     9.598    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/O1
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I1_O)      0.088     9.686 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           1.156    10.841    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I1_O)        0.319    11.160 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.832    11.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[26]
    SLICE_X36Y122        LUT5 (Prop_lut5_I3_O)        0.124    12.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.700    12.816    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.495    -2.044    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.813ns  (logic 2.130ns (16.625%)  route 10.683ns (83.375%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.637     9.136    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/A3
    SLICE_X38Y142        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247     9.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/OA
    SLICE_X38Y142        MUXF7 (Prop_muxf7_I1_O)      0.214     9.598 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F7.A/O
                         net (fo=1, routed)           0.000     9.598    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/O1
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I1_O)      0.088     9.686 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           1.156    10.841    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I1_O)        0.319    11.160 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.832    11.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[26]
    SLICE_X36Y122        LUT5 (Prop_lut5_I3_O)        0.124    12.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.697    12.813    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    -2.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.794ns  (logic 2.044ns (15.977%)  route 10.750ns (84.023%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.813     9.313    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A3
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.437 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.437    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I0_O)      0.241     9.678 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000     9.678    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098     9.776 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    10.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    11.257 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.509    11.766    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[7]
    SLICE_X37Y130        LUT6 (Prop_lut6_I5_O)        0.124    11.890 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=2, routed)           0.904    12.794    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    -2.046    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.748ns  (logic 2.112ns (16.570%)  route 10.636ns (83.430%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.542     9.041    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/A3
    SLICE_X42Y135        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.186     9.227 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.227    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/OC
    SLICE_X42Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     9.474 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000     9.474    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/O0
    SLICE_X42Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     9.572 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           1.419    10.991    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I0_O)        0.319    11.310 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.589    11.900    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[16]
    SLICE_X28Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.024 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.725    12.748    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X42Y117        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.491    -2.048    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y117        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.717ns  (logic 2.112ns (16.610%)  route 10.605ns (83.390%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.542     9.041    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/A3
    SLICE_X42Y135        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.186     9.227 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.227    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/OC
    SLICE_X42Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     9.474 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000     9.474    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/O0
    SLICE_X42Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     9.572 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           1.419    10.991    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I0_O)        0.319    11.310 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.589    11.900    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[16]
    SLICE_X28Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.024 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.694    12.717    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC0
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    -2.042    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.701ns  (logic 2.044ns (16.094%)  route 10.657ns (83.906%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.787     9.286    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A3
    SLICE_X42Y143        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.410 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.410    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OD
    SLICE_X42Y143        MUXF7 (Prop_muxf7_I0_O)      0.241     9.651 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     9.651    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O0
    SLICE_X42Y143        MUXF8 (Prop_muxf8_I0_O)      0.098     9.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.261    11.010    cpu/u_regfile/O_alias_1
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.319    11.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_comp/O
                         net (fo=1, routed)           0.716    12.044    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.532    12.701    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIC1
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    -2.046    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.700ns  (logic 2.044ns (16.094%)  route 10.656ns (83.906%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.787     9.286    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A3
    SLICE_X42Y143        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.410 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.410    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OD
    SLICE_X42Y143        MUXF7 (Prop_muxf7_I0_O)      0.241     9.651 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     9.651    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O0
    SLICE_X42Y143        MUXF8 (Prop_muxf8_I0_O)      0.098     9.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.261    11.010    cpu/u_regfile/O_alias_1
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.319    11.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_comp/O
                         net (fo=1, routed)           0.716    12.044    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.532    12.700    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    -2.047    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.231ns (16.733%)  route 1.149ns (83.267%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.337     1.380    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/A6
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.821    -0.331    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/WCLK
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.231ns (16.733%)  route 1.149ns (83.267%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.337     1.380    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/A6
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.821    -0.331    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/WCLK
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll_1

Max Delay          4681 Endpoints
Min Delay          4681 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.857ns  (logic 2.044ns (15.898%)  route 10.813ns (84.102%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.768     9.267    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/A3
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.391 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.391    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/OD
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I0_O)      0.241     9.632 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F7.B/O
                         net (fo=1, routed)           0.000     9.632    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098     9.730 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/F8/O
                         net (fo=1, routed)           1.163    10.892    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24_n_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.319    11.211 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.414    11.626    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[24]
    SLICE_X35Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.750 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           1.107    12.857    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    -2.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.848ns  (logic 2.044ns (15.909%)  route 10.804ns (84.091%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.813     9.313    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A3
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.437 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.437    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I0_O)      0.241     9.678 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000     9.678    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098     9.776 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    10.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    11.257 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.509    11.766    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[7]
    SLICE_X37Y130        LUT6 (Prop_lut6_I5_O)        0.124    11.890 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=2, routed)           0.959    12.848    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    -2.047    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.840ns  (logic 2.044ns (15.918%)  route 10.796ns (84.082%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.519     9.019    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/A3
    SLICE_X46Y131        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.143 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.143    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/OD
    SLICE_X46Y131        MUXF7 (Prop_muxf7_I0_O)      0.241     9.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000     9.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/O0
    SLICE_X46Y131        MUXF8 (Prop_muxf8_I0_O)      0.098     9.482 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/F8/O
                         net (fo=1, routed)           1.015    10.496    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.319    10.815 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=2, routed)           1.087    11.902    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[10]
    SLICE_X41Y120        LUT6 (Prop_lut6_I5_O)        0.124    12.026 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_6_comp/O
                         net (fo=2, routed)           0.814    12.840    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIC0
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    -2.046    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.816ns  (logic 2.130ns (16.622%)  route 10.686ns (83.378%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.637     9.136    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/A3
    SLICE_X38Y142        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247     9.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/OA
    SLICE_X38Y142        MUXF7 (Prop_muxf7_I1_O)      0.214     9.598 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F7.A/O
                         net (fo=1, routed)           0.000     9.598    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/O1
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I1_O)      0.088     9.686 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           1.156    10.841    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I1_O)        0.319    11.160 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.832    11.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[26]
    SLICE_X36Y122        LUT5 (Prop_lut5_I3_O)        0.124    12.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.700    12.816    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.495    -2.044    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.813ns  (logic 2.130ns (16.625%)  route 10.683ns (83.375%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.637     9.136    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/A3
    SLICE_X38Y142        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247     9.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/OA
    SLICE_X38Y142        MUXF7 (Prop_muxf7_I1_O)      0.214     9.598 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F7.A/O
                         net (fo=1, routed)           0.000     9.598    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/O1
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I1_O)      0.088     9.686 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           1.156    10.841    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I1_O)        0.319    11.160 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.832    11.992    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[26]
    SLICE_X36Y122        LUT5 (Prop_lut5_I3_O)        0.124    12.116 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.697    12.813    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    -2.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y115        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.794ns  (logic 2.044ns (15.977%)  route 10.750ns (84.023%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.813     9.313    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A3
    SLICE_X42Y141        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.437 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.437    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I0_O)      0.241     9.678 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000     9.678    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098     9.776 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.162    10.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I3_O)        0.319    11.257 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.509    11.766    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[7]
    SLICE_X37Y130        LUT6 (Prop_lut6_I5_O)        0.124    11.890 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=2, routed)           0.904    12.794    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    -2.046    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.748ns  (logic 2.112ns (16.570%)  route 10.636ns (83.430%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.542     9.041    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/A3
    SLICE_X42Y135        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.186     9.227 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.227    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/OC
    SLICE_X42Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     9.474 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000     9.474    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/O0
    SLICE_X42Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     9.572 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           1.419    10.991    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I0_O)        0.319    11.310 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.589    11.900    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[16]
    SLICE_X28Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.024 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.725    12.748    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X42Y117        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.491    -2.048    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y117        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.717ns  (logic 2.112ns (16.610%)  route 10.605ns (83.390%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.542     9.041    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/A3
    SLICE_X42Y135        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.186     9.227 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.227    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/OC
    SLICE_X42Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     9.474 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000     9.474    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/O0
    SLICE_X42Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     9.572 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           1.419    10.991    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I0_O)        0.319    11.310 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.589    11.900    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_1[16]
    SLICE_X28Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.024 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.694    12.717    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC0
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.497    -2.042    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.701ns  (logic 2.044ns (16.094%)  route 10.657ns (83.906%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.787     9.286    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A3
    SLICE_X42Y143        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.410 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.410    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OD
    SLICE_X42Y143        MUXF7 (Prop_muxf7_I0_O)      0.241     9.651 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     9.651    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O0
    SLICE_X42Y143        MUXF8 (Prop_muxf8_I0_O)      0.098     9.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.261    11.010    cpu/u_regfile/O_alias_1
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.319    11.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_comp/O
                         net (fo=1, routed)           0.716    12.044    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.532    12.701    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIC1
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.493    -2.046    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.700ns  (logic 2.044ns (16.094%)  route 10.656ns (83.906%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/C
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sdu_dm_inst/SDU_wyl/nolabel_line65/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.153     1.671    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS_reg[1][5]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     1.795 f  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/FSM_onehot_CS[6]_i_4__0/O
                         net (fo=9, routed)           0.838     2.634    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67_n_4
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     2.758 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25/O
                         net (fo=11, routed)          0.573     3.331    sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_25_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  sdu_dm_inst/SDU_wyl/nolabel_line65/data_ram_i_26/O
                         net (fo=10, routed)          2.029     5.484    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_10_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.124     5.608 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_18/O
                         net (fo=1, routed)           1.767     7.375    cpu/u_regfile/sdu_addr[3]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.499 r  cpu/u_regfile/data_ram_i_7/O
                         net (fo=512, routed)         1.787     9.286    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A3
    SLICE_X42Y143        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.410 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.410    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OD
    SLICE_X42Y143        MUXF7 (Prop_muxf7_I0_O)      0.241     9.651 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     9.651    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O0
    SLICE_X42Y143        MUXF8 (Prop_muxf8_I0_O)      0.098     9.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.261    11.010    cpu/u_regfile/O_alias_1
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.319    11.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_comp/O
                         net (fo=1, routed)           0.716    12.044    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.532    12.700    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        1.492    -2.047    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.231ns (18.074%)  route 1.047ns (81.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.234     1.278    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A6
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.818    -0.333    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X42Y122        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.231ns (17.517%)  route 1.088ns (82.483%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.275     1.319    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/A6
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.820    -0.332    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/WCLK
    SLICE_X42Y121        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.231ns (16.733%)  route 1.149ns (83.267%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.337     1.380    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/A6
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.821    -0.331    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/WCLK
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.231ns (16.733%)  route 1.149ns (83.267%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE                         0.000     0.000 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/C
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L_reg[6]/Q
                         net (fo=1, routed)           0.337     0.478    sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[6]
    SLICE_X8Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/data_ram_i_15/O
                         net (fo=1, routed)           0.475     0.999    cpu/u_regfile/sdu_addr[6]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=768, routed)         0.337     1.380    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/A6
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5421, routed)        0.821    -0.331    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/WCLK
    SLICE_X42Y120        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/CLK





