// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="find_max_bin_tb_128,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-1-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.733000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=738,HLS_SYN_LUT=3573,HLS_VERSION=2019_2_1}" *)

module find_max_bin_tb_128 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        slcvec_angle_polar_offset_mrad_V,
        roi_seed_r_V,
        max_bin_count_0_V,
        max_bin_count_1_V,
        max_bin_count_2_V,
        max_bin_count_3_V,
        max_bin_count_4_V,
        max_bin_count_5_V,
        max_bin_count_6_V,
        max_bin_count_7_V,
        max_bin_count_8_V,
        max_bin_count_9_V,
        max_bin_count_10_V,
        max_bin_count_11_V,
        max_bin_count_12_V,
        max_bin_count_13_V,
        max_bin_count_14_V,
        max_bin_count_15_V,
        max_bin_count_16_V,
        max_bin_count_17_V,
        max_bin_count_18_V,
        max_bin_count_19_V,
        max_bin_count_20_V,
        max_bin_count_21_V,
        max_bin_count_22_V,
        max_bin_count_23_V,
        max_bin_count_24_V,
        max_bin_count_25_V,
        max_bin_count_26_V,
        max_bin_count_27_V,
        max_bin_count_28_V,
        max_bin_count_29_V,
        max_bin_count_30_V,
        max_bin_count_31_V,
        max_bin_count_32_V,
        max_bin_count_33_V,
        max_bin_count_34_V,
        max_bin_count_35_V,
        max_bin_count_36_V,
        max_bin_count_37_V,
        max_bin_count_38_V,
        max_bin_count_39_V,
        max_bin_count_40_V,
        max_bin_count_41_V,
        max_bin_count_42_V,
        max_bin_count_43_V,
        max_bin_count_44_V,
        max_bin_count_45_V,
        max_bin_count_46_V,
        max_bin_count_47_V,
        max_bin_count_48_V,
        max_bin_count_49_V,
        max_bin_count_50_V,
        max_bin_count_51_V,
        max_bin_count_52_V,
        max_bin_count_53_V,
        max_bin_count_54_V,
        max_bin_count_55_V,
        max_bin_count_56_V,
        max_bin_count_57_V,
        max_bin_count_58_V,
        max_bin_count_59_V,
        max_bin_count_60_V,
        max_bin_count_61_V,
        max_bin_count_62_V,
        max_bin_count_63_V,
        max_bin_count_64_V,
        max_bin_count_65_V,
        max_bin_count_66_V,
        max_bin_count_67_V,
        max_bin_count_68_V,
        max_bin_count_69_V,
        max_bin_count_70_V,
        max_bin_count_71_V,
        max_bin_count_72_V,
        max_bin_count_73_V,
        max_bin_count_74_V,
        max_bin_count_75_V,
        max_bin_count_76_V,
        max_bin_count_77_V,
        max_bin_count_78_V,
        max_bin_count_79_V,
        max_bin_count_80_V,
        max_bin_count_81_V,
        max_bin_count_82_V,
        max_bin_count_83_V,
        max_bin_count_84_V,
        max_bin_count_85_V,
        max_bin_count_86_V,
        max_bin_count_87_V,
        max_bin_count_88_V,
        max_bin_count_89_V,
        max_bin_count_90_V,
        max_bin_count_91_V,
        max_bin_count_92_V,
        max_bin_count_93_V,
        max_bin_count_94_V,
        max_bin_count_95_V,
        max_bin_count_96_V,
        max_bin_count_97_V,
        max_bin_count_98_V,
        max_bin_count_99_V,
        max_bin_count_100_V,
        max_bin_count_101_V,
        max_bin_count_102_V,
        max_bin_count_103_V,
        max_bin_count_104_V,
        max_bin_count_105_V,
        max_bin_count_106_V,
        max_bin_count_107_V,
        max_bin_count_108_V,
        max_bin_count_109_V,
        max_bin_count_110_V,
        max_bin_count_111_V,
        max_bin_count_112_V,
        max_bin_count_113_V,
        max_bin_count_114_V,
        max_bin_count_115_V,
        max_bin_count_116_V,
        max_bin_count_117_V,
        max_bin_count_118_V,
        max_bin_count_119_V,
        max_bin_count_120_V,
        max_bin_count_121_V,
        max_bin_count_122_V,
        max_bin_count_123_V,
        max_bin_count_124_V,
        max_bin_count_125_V,
        max_bin_count_126_V,
        max_bin_count_127_V,
        max_bin_r_0_V,
        max_bin_r_1_V,
        max_bin_r_2_V,
        max_bin_r_3_V,
        max_bin_r_4_V,
        max_bin_r_5_V,
        max_bin_r_6_V,
        max_bin_r_7_V,
        max_bin_r_8_V,
        max_bin_r_9_V,
        max_bin_r_10_V,
        max_bin_r_11_V,
        max_bin_r_12_V,
        max_bin_r_13_V,
        max_bin_r_14_V,
        max_bin_r_15_V,
        max_bin_r_16_V,
        max_bin_r_17_V,
        max_bin_r_18_V,
        max_bin_r_19_V,
        max_bin_r_20_V,
        max_bin_r_21_V,
        max_bin_r_22_V,
        max_bin_r_23_V,
        max_bin_r_24_V,
        max_bin_r_25_V,
        max_bin_r_26_V,
        max_bin_r_27_V,
        max_bin_r_28_V,
        max_bin_r_29_V,
        max_bin_r_30_V,
        max_bin_r_31_V,
        max_bin_r_32_V,
        max_bin_r_33_V,
        max_bin_r_34_V,
        max_bin_r_35_V,
        max_bin_r_36_V,
        max_bin_r_37_V,
        max_bin_r_38_V,
        max_bin_r_39_V,
        max_bin_r_40_V,
        max_bin_r_41_V,
        max_bin_r_42_V,
        max_bin_r_43_V,
        max_bin_r_44_V,
        max_bin_r_45_V,
        max_bin_r_46_V,
        max_bin_r_47_V,
        max_bin_r_48_V,
        max_bin_r_49_V,
        max_bin_r_50_V,
        max_bin_r_51_V,
        max_bin_r_52_V,
        max_bin_r_53_V,
        max_bin_r_54_V,
        max_bin_r_55_V,
        max_bin_r_56_V,
        max_bin_r_57_V,
        max_bin_r_58_V,
        max_bin_r_59_V,
        max_bin_r_60_V,
        max_bin_r_61_V,
        max_bin_r_62_V,
        max_bin_r_63_V,
        max_bin_r_64_V,
        max_bin_r_65_V,
        max_bin_r_66_V,
        max_bin_r_67_V,
        max_bin_r_68_V,
        max_bin_r_69_V,
        max_bin_r_70_V,
        max_bin_r_71_V,
        max_bin_r_72_V,
        max_bin_r_73_V,
        max_bin_r_74_V,
        max_bin_r_75_V,
        max_bin_r_76_V,
        max_bin_r_77_V,
        max_bin_r_78_V,
        max_bin_r_79_V,
        max_bin_r_80_V,
        max_bin_r_81_V,
        max_bin_r_82_V,
        max_bin_r_83_V,
        max_bin_r_84_V,
        max_bin_r_85_V,
        max_bin_r_86_V,
        max_bin_r_87_V,
        max_bin_r_88_V,
        max_bin_r_89_V,
        max_bin_r_90_V,
        max_bin_r_91_V,
        max_bin_r_92_V,
        max_bin_r_93_V,
        max_bin_r_94_V,
        max_bin_r_95_V,
        max_bin_r_96_V,
        max_bin_r_97_V,
        max_bin_r_98_V,
        max_bin_r_99_V,
        max_bin_r_100_V,
        max_bin_r_101_V,
        max_bin_r_102_V,
        max_bin_r_103_V,
        max_bin_r_104_V,
        max_bin_r_105_V,
        max_bin_r_106_V,
        max_bin_r_107_V,
        max_bin_r_108_V,
        max_bin_r_109_V,
        max_bin_r_110_V,
        max_bin_r_111_V,
        max_bin_r_112_V,
        max_bin_r_113_V,
        max_bin_r_114_V,
        max_bin_r_115_V,
        max_bin_r_116_V,
        max_bin_r_117_V,
        max_bin_r_118_V,
        max_bin_r_119_V,
        max_bin_r_120_V,
        max_bin_r_121_V,
        max_bin_r_122_V,
        max_bin_r_123_V,
        max_bin_r_124_V,
        max_bin_r_125_V,
        max_bin_r_126_V,
        max_bin_r_127_V,
        hls_LT_theta_global_V,
        hls_LT_theta_global_V_ap_vld,
        hls_LT_r_global_V,
        hls_LT_r_global_V_ap_vld,
        hls_LT_theta_V,
        hls_LT_theta_V_ap_vld,
        hls_LT_r_V,
        hls_LT_r_V_ap_vld,
        res_max_bin_count_V,
        res_max_bin_count_V_ap_vld,
        res_max_bin_theta_V,
        res_max_bin_theta_V_ap_vld,
        res_max_bin_r_V,
        res_max_bin_r_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] slcvec_angle_polar_offset_mrad_V;
input  [21:0] roi_seed_r_V;
input  [3:0] max_bin_count_0_V;
input  [3:0] max_bin_count_1_V;
input  [3:0] max_bin_count_2_V;
input  [3:0] max_bin_count_3_V;
input  [3:0] max_bin_count_4_V;
input  [3:0] max_bin_count_5_V;
input  [3:0] max_bin_count_6_V;
input  [3:0] max_bin_count_7_V;
input  [3:0] max_bin_count_8_V;
input  [3:0] max_bin_count_9_V;
input  [3:0] max_bin_count_10_V;
input  [3:0] max_bin_count_11_V;
input  [3:0] max_bin_count_12_V;
input  [3:0] max_bin_count_13_V;
input  [3:0] max_bin_count_14_V;
input  [3:0] max_bin_count_15_V;
input  [3:0] max_bin_count_16_V;
input  [3:0] max_bin_count_17_V;
input  [3:0] max_bin_count_18_V;
input  [3:0] max_bin_count_19_V;
input  [3:0] max_bin_count_20_V;
input  [3:0] max_bin_count_21_V;
input  [3:0] max_bin_count_22_V;
input  [3:0] max_bin_count_23_V;
input  [3:0] max_bin_count_24_V;
input  [3:0] max_bin_count_25_V;
input  [3:0] max_bin_count_26_V;
input  [3:0] max_bin_count_27_V;
input  [3:0] max_bin_count_28_V;
input  [3:0] max_bin_count_29_V;
input  [3:0] max_bin_count_30_V;
input  [3:0] max_bin_count_31_V;
input  [3:0] max_bin_count_32_V;
input  [3:0] max_bin_count_33_V;
input  [3:0] max_bin_count_34_V;
input  [3:0] max_bin_count_35_V;
input  [3:0] max_bin_count_36_V;
input  [3:0] max_bin_count_37_V;
input  [3:0] max_bin_count_38_V;
input  [3:0] max_bin_count_39_V;
input  [3:0] max_bin_count_40_V;
input  [3:0] max_bin_count_41_V;
input  [3:0] max_bin_count_42_V;
input  [3:0] max_bin_count_43_V;
input  [3:0] max_bin_count_44_V;
input  [3:0] max_bin_count_45_V;
input  [3:0] max_bin_count_46_V;
input  [3:0] max_bin_count_47_V;
input  [3:0] max_bin_count_48_V;
input  [3:0] max_bin_count_49_V;
input  [3:0] max_bin_count_50_V;
input  [3:0] max_bin_count_51_V;
input  [3:0] max_bin_count_52_V;
input  [3:0] max_bin_count_53_V;
input  [3:0] max_bin_count_54_V;
input  [3:0] max_bin_count_55_V;
input  [3:0] max_bin_count_56_V;
input  [3:0] max_bin_count_57_V;
input  [3:0] max_bin_count_58_V;
input  [3:0] max_bin_count_59_V;
input  [3:0] max_bin_count_60_V;
input  [3:0] max_bin_count_61_V;
input  [3:0] max_bin_count_62_V;
input  [3:0] max_bin_count_63_V;
input  [3:0] max_bin_count_64_V;
input  [3:0] max_bin_count_65_V;
input  [3:0] max_bin_count_66_V;
input  [3:0] max_bin_count_67_V;
input  [3:0] max_bin_count_68_V;
input  [3:0] max_bin_count_69_V;
input  [3:0] max_bin_count_70_V;
input  [3:0] max_bin_count_71_V;
input  [3:0] max_bin_count_72_V;
input  [3:0] max_bin_count_73_V;
input  [3:0] max_bin_count_74_V;
input  [3:0] max_bin_count_75_V;
input  [3:0] max_bin_count_76_V;
input  [3:0] max_bin_count_77_V;
input  [3:0] max_bin_count_78_V;
input  [3:0] max_bin_count_79_V;
input  [3:0] max_bin_count_80_V;
input  [3:0] max_bin_count_81_V;
input  [3:0] max_bin_count_82_V;
input  [3:0] max_bin_count_83_V;
input  [3:0] max_bin_count_84_V;
input  [3:0] max_bin_count_85_V;
input  [3:0] max_bin_count_86_V;
input  [3:0] max_bin_count_87_V;
input  [3:0] max_bin_count_88_V;
input  [3:0] max_bin_count_89_V;
input  [3:0] max_bin_count_90_V;
input  [3:0] max_bin_count_91_V;
input  [3:0] max_bin_count_92_V;
input  [3:0] max_bin_count_93_V;
input  [3:0] max_bin_count_94_V;
input  [3:0] max_bin_count_95_V;
input  [3:0] max_bin_count_96_V;
input  [3:0] max_bin_count_97_V;
input  [3:0] max_bin_count_98_V;
input  [3:0] max_bin_count_99_V;
input  [3:0] max_bin_count_100_V;
input  [3:0] max_bin_count_101_V;
input  [3:0] max_bin_count_102_V;
input  [3:0] max_bin_count_103_V;
input  [3:0] max_bin_count_104_V;
input  [3:0] max_bin_count_105_V;
input  [3:0] max_bin_count_106_V;
input  [3:0] max_bin_count_107_V;
input  [3:0] max_bin_count_108_V;
input  [3:0] max_bin_count_109_V;
input  [3:0] max_bin_count_110_V;
input  [3:0] max_bin_count_111_V;
input  [3:0] max_bin_count_112_V;
input  [3:0] max_bin_count_113_V;
input  [3:0] max_bin_count_114_V;
input  [3:0] max_bin_count_115_V;
input  [3:0] max_bin_count_116_V;
input  [3:0] max_bin_count_117_V;
input  [3:0] max_bin_count_118_V;
input  [3:0] max_bin_count_119_V;
input  [3:0] max_bin_count_120_V;
input  [3:0] max_bin_count_121_V;
input  [3:0] max_bin_count_122_V;
input  [3:0] max_bin_count_123_V;
input  [3:0] max_bin_count_124_V;
input  [3:0] max_bin_count_125_V;
input  [3:0] max_bin_count_126_V;
input  [3:0] max_bin_count_127_V;
input  [6:0] max_bin_r_0_V;
input  [6:0] max_bin_r_1_V;
input  [6:0] max_bin_r_2_V;
input  [6:0] max_bin_r_3_V;
input  [6:0] max_bin_r_4_V;
input  [6:0] max_bin_r_5_V;
input  [6:0] max_bin_r_6_V;
input  [6:0] max_bin_r_7_V;
input  [6:0] max_bin_r_8_V;
input  [6:0] max_bin_r_9_V;
input  [6:0] max_bin_r_10_V;
input  [6:0] max_bin_r_11_V;
input  [6:0] max_bin_r_12_V;
input  [6:0] max_bin_r_13_V;
input  [6:0] max_bin_r_14_V;
input  [6:0] max_bin_r_15_V;
input  [6:0] max_bin_r_16_V;
input  [6:0] max_bin_r_17_V;
input  [6:0] max_bin_r_18_V;
input  [6:0] max_bin_r_19_V;
input  [6:0] max_bin_r_20_V;
input  [6:0] max_bin_r_21_V;
input  [6:0] max_bin_r_22_V;
input  [6:0] max_bin_r_23_V;
input  [6:0] max_bin_r_24_V;
input  [6:0] max_bin_r_25_V;
input  [6:0] max_bin_r_26_V;
input  [6:0] max_bin_r_27_V;
input  [6:0] max_bin_r_28_V;
input  [6:0] max_bin_r_29_V;
input  [6:0] max_bin_r_30_V;
input  [6:0] max_bin_r_31_V;
input  [6:0] max_bin_r_32_V;
input  [6:0] max_bin_r_33_V;
input  [6:0] max_bin_r_34_V;
input  [6:0] max_bin_r_35_V;
input  [6:0] max_bin_r_36_V;
input  [6:0] max_bin_r_37_V;
input  [6:0] max_bin_r_38_V;
input  [6:0] max_bin_r_39_V;
input  [6:0] max_bin_r_40_V;
input  [6:0] max_bin_r_41_V;
input  [6:0] max_bin_r_42_V;
input  [6:0] max_bin_r_43_V;
input  [6:0] max_bin_r_44_V;
input  [6:0] max_bin_r_45_V;
input  [6:0] max_bin_r_46_V;
input  [6:0] max_bin_r_47_V;
input  [6:0] max_bin_r_48_V;
input  [6:0] max_bin_r_49_V;
input  [6:0] max_bin_r_50_V;
input  [6:0] max_bin_r_51_V;
input  [6:0] max_bin_r_52_V;
input  [6:0] max_bin_r_53_V;
input  [6:0] max_bin_r_54_V;
input  [6:0] max_bin_r_55_V;
input  [6:0] max_bin_r_56_V;
input  [6:0] max_bin_r_57_V;
input  [6:0] max_bin_r_58_V;
input  [6:0] max_bin_r_59_V;
input  [6:0] max_bin_r_60_V;
input  [6:0] max_bin_r_61_V;
input  [6:0] max_bin_r_62_V;
input  [6:0] max_bin_r_63_V;
input  [6:0] max_bin_r_64_V;
input  [6:0] max_bin_r_65_V;
input  [6:0] max_bin_r_66_V;
input  [6:0] max_bin_r_67_V;
input  [6:0] max_bin_r_68_V;
input  [6:0] max_bin_r_69_V;
input  [6:0] max_bin_r_70_V;
input  [6:0] max_bin_r_71_V;
input  [6:0] max_bin_r_72_V;
input  [6:0] max_bin_r_73_V;
input  [6:0] max_bin_r_74_V;
input  [6:0] max_bin_r_75_V;
input  [6:0] max_bin_r_76_V;
input  [6:0] max_bin_r_77_V;
input  [6:0] max_bin_r_78_V;
input  [6:0] max_bin_r_79_V;
input  [6:0] max_bin_r_80_V;
input  [6:0] max_bin_r_81_V;
input  [6:0] max_bin_r_82_V;
input  [6:0] max_bin_r_83_V;
input  [6:0] max_bin_r_84_V;
input  [6:0] max_bin_r_85_V;
input  [6:0] max_bin_r_86_V;
input  [6:0] max_bin_r_87_V;
input  [6:0] max_bin_r_88_V;
input  [6:0] max_bin_r_89_V;
input  [6:0] max_bin_r_90_V;
input  [6:0] max_bin_r_91_V;
input  [6:0] max_bin_r_92_V;
input  [6:0] max_bin_r_93_V;
input  [6:0] max_bin_r_94_V;
input  [6:0] max_bin_r_95_V;
input  [6:0] max_bin_r_96_V;
input  [6:0] max_bin_r_97_V;
input  [6:0] max_bin_r_98_V;
input  [6:0] max_bin_r_99_V;
input  [6:0] max_bin_r_100_V;
input  [6:0] max_bin_r_101_V;
input  [6:0] max_bin_r_102_V;
input  [6:0] max_bin_r_103_V;
input  [6:0] max_bin_r_104_V;
input  [6:0] max_bin_r_105_V;
input  [6:0] max_bin_r_106_V;
input  [6:0] max_bin_r_107_V;
input  [6:0] max_bin_r_108_V;
input  [6:0] max_bin_r_109_V;
input  [6:0] max_bin_r_110_V;
input  [6:0] max_bin_r_111_V;
input  [6:0] max_bin_r_112_V;
input  [6:0] max_bin_r_113_V;
input  [6:0] max_bin_r_114_V;
input  [6:0] max_bin_r_115_V;
input  [6:0] max_bin_r_116_V;
input  [6:0] max_bin_r_117_V;
input  [6:0] max_bin_r_118_V;
input  [6:0] max_bin_r_119_V;
input  [6:0] max_bin_r_120_V;
input  [6:0] max_bin_r_121_V;
input  [6:0] max_bin_r_122_V;
input  [6:0] max_bin_r_123_V;
input  [6:0] max_bin_r_124_V;
input  [6:0] max_bin_r_125_V;
input  [6:0] max_bin_r_126_V;
input  [6:0] max_bin_r_127_V;
output  [13:0] hls_LT_theta_global_V;
output   hls_LT_theta_global_V_ap_vld;
output  [21:0] hls_LT_r_global_V;
output   hls_LT_r_global_V_ap_vld;
output  [13:0] hls_LT_theta_V;
output   hls_LT_theta_V_ap_vld;
output  [21:0] hls_LT_r_V;
output   hls_LT_r_V_ap_vld;
output  [3:0] res_max_bin_count_V;
output   res_max_bin_count_V_ap_vld;
output  [6:0] res_max_bin_theta_V;
output   res_max_bin_theta_V_ap_vld;
output  [6:0] res_max_bin_r_V;
output   res_max_bin_r_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    hls_LT_theta_global_V_1_ack_in;
reg    hls_LT_r_global_V_1_ack_in;
reg    hls_LT_theta_V_1_ack_in;
reg    hls_LT_r_V_1_ack_in;
reg    res_max_bin_count_V_1_ack_in;
reg    res_max_bin_theta_V_1_ack_in;
reg    res_max_bin_r_V_1_ack_in;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [13:0] hls_LT_theta_global_V_1_data_reg;
reg    hls_LT_theta_global_V_1_vld_reg;
reg    hls_LT_theta_global_V_1_vld_in;
reg   [21:0] hls_LT_r_global_V_1_data_reg;
reg    hls_LT_r_global_V_1_vld_reg;
reg    hls_LT_r_global_V_1_vld_in;
reg   [13:0] hls_LT_theta_V_1_data_reg;
reg    hls_LT_theta_V_1_vld_reg;
reg    hls_LT_theta_V_1_vld_in;
reg   [21:0] hls_LT_r_V_1_data_reg;
reg    hls_LT_r_V_1_vld_reg;
reg    hls_LT_r_V_1_vld_in;
reg   [3:0] res_max_bin_count_V_1_data_reg;
reg    res_max_bin_count_V_1_vld_reg;
reg    res_max_bin_count_V_1_vld_in;
reg   [6:0] res_max_bin_theta_V_1_data_reg;
reg    res_max_bin_theta_V_1_vld_reg;
reg    res_max_bin_theta_V_1_vld_in;
reg   [6:0] res_max_bin_r_V_1_data_reg;
reg    res_max_bin_r_V_1_vld_reg;
reg    res_max_bin_r_V_1_vld_in;
reg   [21:0] roi_seed_r_V_read_reg_6244;
reg   [21:0] roi_seed_r_V_read_reg_6244_pp0_iter1_reg;
reg   [21:0] roi_seed_r_V_read_reg_6244_pp0_iter2_reg;
reg   [13:0] slcvec_angle_polar_o_reg_6249;
reg   [13:0] slcvec_angle_polar_o_reg_6249_pp0_iter1_reg;
reg   [13:0] slcvec_angle_polar_o_reg_6249_pp0_iter2_reg;
wire   [0:0] icmp_ln895_fu_2574_p2;
reg   [0:0] icmp_ln895_reg_6254;
wire   [0:0] icmp_ln895_1_fu_2580_p2;
reg   [0:0] icmp_ln895_1_reg_6259;
wire   [0:0] icmp_ln895_2_fu_2586_p2;
reg   [0:0] icmp_ln895_2_reg_6264;
wire   [0:0] icmp_ln895_3_fu_2592_p2;
reg   [0:0] icmp_ln895_3_reg_6269;
wire   [0:0] icmp_ln895_4_fu_2598_p2;
reg   [0:0] icmp_ln895_4_reg_6274;
wire   [0:0] icmp_ln895_6_fu_2604_p2;
reg   [0:0] icmp_ln895_6_reg_6279;
wire   [0:0] icmp_ln895_64_fu_2610_p2;
reg   [0:0] icmp_ln895_64_reg_6284;
wire   [0:0] icmp_ln895_7_fu_2616_p2;
reg   [0:0] icmp_ln895_7_reg_6289;
wire   [0:0] icmp_ln895_8_fu_2622_p2;
reg   [0:0] icmp_ln895_8_reg_6294;
wire   [0:0] icmp_ln895_9_fu_2628_p2;
reg   [0:0] icmp_ln895_9_reg_6299;
wire   [0:0] icmp_ln895_10_fu_2634_p2;
reg   [0:0] icmp_ln895_10_reg_6304;
wire   [0:0] icmp_ln895_11_fu_2640_p2;
reg   [0:0] icmp_ln895_11_reg_6309;
wire   [0:0] icmp_ln895_12_fu_2646_p2;
reg   [0:0] icmp_ln895_12_reg_6314;
wire   [0:0] icmp_ln895_13_fu_2652_p2;
reg   [0:0] icmp_ln895_13_reg_6319;
wire   [0:0] icmp_ln895_14_fu_2658_p2;
reg   [0:0] icmp_ln895_14_reg_6324;
wire   [0:0] icmp_ln895_15_fu_2664_p2;
reg   [0:0] icmp_ln895_15_reg_6329;
wire   [0:0] icmp_ln895_16_fu_2670_p2;
reg   [0:0] icmp_ln895_16_reg_6334;
wire   [0:0] icmp_ln895_17_fu_2676_p2;
reg   [0:0] icmp_ln895_17_reg_6339;
wire   [0:0] icmp_ln895_18_fu_2682_p2;
reg   [0:0] icmp_ln895_18_reg_6344;
wire   [0:0] icmp_ln895_19_fu_2688_p2;
reg   [0:0] icmp_ln895_19_reg_6349;
wire   [0:0] icmp_ln895_20_fu_2694_p2;
reg   [0:0] icmp_ln895_20_reg_6354;
wire   [0:0] icmp_ln895_21_fu_2700_p2;
reg   [0:0] icmp_ln895_21_reg_6359;
wire   [0:0] icmp_ln895_22_fu_2706_p2;
reg   [0:0] icmp_ln895_22_reg_6364;
wire   [0:0] icmp_ln895_23_fu_2712_p2;
reg   [0:0] icmp_ln895_23_reg_6369;
wire   [0:0] icmp_ln895_24_fu_2718_p2;
reg   [0:0] icmp_ln895_24_reg_6374;
wire   [0:0] icmp_ln895_25_fu_2724_p2;
reg   [0:0] icmp_ln895_25_reg_6379;
wire   [0:0] icmp_ln895_26_fu_2730_p2;
reg   [0:0] icmp_ln895_26_reg_6384;
wire   [0:0] icmp_ln895_27_fu_2736_p2;
reg   [0:0] icmp_ln895_27_reg_6389;
wire   [0:0] icmp_ln895_28_fu_2742_p2;
reg   [0:0] icmp_ln895_28_reg_6394;
wire   [0:0] icmp_ln895_29_fu_2748_p2;
reg   [0:0] icmp_ln895_29_reg_6399;
wire   [0:0] icmp_ln895_30_fu_2754_p2;
reg   [0:0] icmp_ln895_30_reg_6404;
wire   [0:0] icmp_ln895_31_fu_2760_p2;
reg   [0:0] icmp_ln895_31_reg_6409;
wire   [0:0] icmp_ln895_32_fu_2766_p2;
reg   [0:0] icmp_ln895_32_reg_6414;
wire   [0:0] icmp_ln895_33_fu_2772_p2;
reg   [0:0] icmp_ln895_33_reg_6419;
wire   [0:0] icmp_ln895_34_fu_2778_p2;
reg   [0:0] icmp_ln895_34_reg_6424;
wire   [0:0] icmp_ln895_35_fu_2784_p2;
reg   [0:0] icmp_ln895_35_reg_6429;
wire   [0:0] icmp_ln895_36_fu_2790_p2;
reg   [0:0] icmp_ln895_36_reg_6434;
wire   [0:0] icmp_ln895_37_fu_2796_p2;
reg   [0:0] icmp_ln895_37_reg_6439;
wire   [0:0] icmp_ln895_38_fu_2802_p2;
reg   [0:0] icmp_ln895_38_reg_6444;
wire   [0:0] icmp_ln895_39_fu_2808_p2;
reg   [0:0] icmp_ln895_39_reg_6449;
wire   [0:0] icmp_ln895_40_fu_2814_p2;
reg   [0:0] icmp_ln895_40_reg_6454;
wire   [0:0] icmp_ln895_41_fu_2820_p2;
reg   [0:0] icmp_ln895_41_reg_6459;
wire   [0:0] icmp_ln895_42_fu_2826_p2;
reg   [0:0] icmp_ln895_42_reg_6464;
wire   [0:0] icmp_ln895_43_fu_2832_p2;
reg   [0:0] icmp_ln895_43_reg_6469;
wire   [0:0] icmp_ln895_44_fu_2838_p2;
reg   [0:0] icmp_ln895_44_reg_6474;
wire   [0:0] icmp_ln895_45_fu_2844_p2;
reg   [0:0] icmp_ln895_45_reg_6479;
wire   [0:0] icmp_ln895_46_fu_2850_p2;
reg   [0:0] icmp_ln895_46_reg_6484;
wire   [0:0] icmp_ln895_47_fu_2856_p2;
reg   [0:0] icmp_ln895_47_reg_6489;
wire   [0:0] icmp_ln895_48_fu_2862_p2;
reg   [0:0] icmp_ln895_48_reg_6494;
wire   [0:0] icmp_ln895_49_fu_2868_p2;
reg   [0:0] icmp_ln895_49_reg_6499;
wire   [0:0] icmp_ln895_50_fu_2874_p2;
reg   [0:0] icmp_ln895_50_reg_6504;
wire   [0:0] icmp_ln895_51_fu_2880_p2;
reg   [0:0] icmp_ln895_51_reg_6509;
wire   [0:0] icmp_ln895_52_fu_2886_p2;
reg   [0:0] icmp_ln895_52_reg_6514;
wire   [0:0] icmp_ln895_53_fu_2892_p2;
reg   [0:0] icmp_ln895_53_reg_6519;
wire   [0:0] icmp_ln895_54_fu_2898_p2;
reg   [0:0] icmp_ln895_54_reg_6524;
wire   [0:0] icmp_ln895_55_fu_2904_p2;
reg   [0:0] icmp_ln895_55_reg_6529;
wire   [0:0] icmp_ln895_56_fu_2910_p2;
reg   [0:0] icmp_ln895_56_reg_6534;
wire   [0:0] icmp_ln895_57_fu_2916_p2;
reg   [0:0] icmp_ln895_57_reg_6539;
wire   [0:0] icmp_ln895_58_fu_2922_p2;
reg   [0:0] icmp_ln895_58_reg_6544;
wire   [0:0] icmp_ln895_59_fu_2928_p2;
reg   [0:0] icmp_ln895_59_reg_6549;
wire   [0:0] icmp_ln895_60_fu_2934_p2;
reg   [0:0] icmp_ln895_60_reg_6554;
wire   [0:0] icmp_ln895_61_fu_2940_p2;
reg   [0:0] icmp_ln895_61_reg_6559;
wire   [0:0] icmp_ln895_62_fu_2946_p2;
reg   [0:0] icmp_ln895_62_reg_6564;
wire   [0:0] icmp_ln895_63_fu_2952_p2;
reg   [0:0] icmp_ln895_63_reg_6569;
wire   [0:0] icmp_ln895_65_fu_2958_p2;
reg   [0:0] icmp_ln895_65_reg_6574;
wire   [6:0] select_ln431_1_fu_4298_p3;
reg   [6:0] select_ln431_1_reg_6579;
wire   [0:0] icmp_ln895_66_fu_2962_p2;
reg   [0:0] icmp_ln895_66_reg_6584;
wire   [6:0] select_ln431_4_fu_4315_p3;
reg   [6:0] select_ln431_4_reg_6589;
wire   [0:0] icmp_ln895_67_fu_2966_p2;
reg   [0:0] icmp_ln895_67_reg_6594;
wire   [6:0] select_ln431_7_fu_4332_p3;
reg   [6:0] select_ln431_7_reg_6599;
wire   [0:0] icmp_ln895_68_fu_2970_p2;
reg   [0:0] icmp_ln895_68_reg_6604;
wire   [6:0] select_ln431_10_fu_4349_p3;
reg   [6:0] select_ln431_10_reg_6609;
wire   [0:0] icmp_ln895_69_fu_2974_p2;
reg   [0:0] icmp_ln895_69_reg_6614;
wire   [6:0] select_ln431_13_fu_4366_p3;
reg   [6:0] select_ln431_13_reg_6619;
wire   [0:0] icmp_ln895_70_fu_2978_p2;
reg   [0:0] icmp_ln895_70_reg_6624;
wire   [6:0] select_ln431_16_fu_4383_p3;
reg   [6:0] select_ln431_16_reg_6629;
wire   [0:0] icmp_ln895_71_fu_2982_p2;
reg   [0:0] icmp_ln895_71_reg_6634;
wire   [6:0] select_ln431_19_fu_4400_p3;
reg   [6:0] select_ln431_19_reg_6639;
wire   [0:0] icmp_ln895_72_fu_2986_p2;
reg   [0:0] icmp_ln895_72_reg_6644;
wire   [6:0] select_ln431_22_fu_4417_p3;
reg   [6:0] select_ln431_22_reg_6649;
wire   [0:0] icmp_ln895_73_fu_2990_p2;
reg   [0:0] icmp_ln895_73_reg_6654;
wire   [6:0] select_ln431_25_fu_4434_p3;
reg   [6:0] select_ln431_25_reg_6659;
wire   [0:0] icmp_ln895_74_fu_2994_p2;
reg   [0:0] icmp_ln895_74_reg_6664;
wire   [6:0] select_ln431_28_fu_4451_p3;
reg   [6:0] select_ln431_28_reg_6669;
wire   [0:0] icmp_ln895_75_fu_2998_p2;
reg   [0:0] icmp_ln895_75_reg_6674;
wire   [6:0] select_ln431_31_fu_4468_p3;
reg   [6:0] select_ln431_31_reg_6679;
wire   [0:0] icmp_ln895_76_fu_3002_p2;
reg   [0:0] icmp_ln895_76_reg_6684;
wire   [6:0] select_ln431_34_fu_4485_p3;
reg   [6:0] select_ln431_34_reg_6689;
wire   [0:0] icmp_ln895_77_fu_3006_p2;
reg   [0:0] icmp_ln895_77_reg_6694;
wire   [6:0] select_ln431_37_fu_4502_p3;
reg   [6:0] select_ln431_37_reg_6699;
wire   [0:0] icmp_ln895_78_fu_3010_p2;
reg   [0:0] icmp_ln895_78_reg_6704;
wire   [6:0] select_ln431_40_fu_4519_p3;
reg   [6:0] select_ln431_40_reg_6709;
wire   [0:0] icmp_ln895_79_fu_3014_p2;
reg   [0:0] icmp_ln895_79_reg_6714;
wire   [6:0] select_ln431_43_fu_4536_p3;
reg   [6:0] select_ln431_43_reg_6719;
wire   [0:0] icmp_ln895_80_fu_3018_p2;
reg   [0:0] icmp_ln895_80_reg_6724;
wire   [6:0] select_ln431_46_fu_4553_p3;
reg   [6:0] select_ln431_46_reg_6729;
wire   [0:0] icmp_ln895_81_fu_3022_p2;
reg   [0:0] icmp_ln895_81_reg_6734;
wire   [6:0] select_ln431_49_fu_4570_p3;
reg   [6:0] select_ln431_49_reg_6739;
wire   [0:0] icmp_ln895_82_fu_3026_p2;
reg   [0:0] icmp_ln895_82_reg_6744;
wire   [6:0] select_ln431_52_fu_4587_p3;
reg   [6:0] select_ln431_52_reg_6749;
wire   [0:0] icmp_ln895_83_fu_3030_p2;
reg   [0:0] icmp_ln895_83_reg_6754;
wire   [6:0] select_ln431_55_fu_4604_p3;
reg   [6:0] select_ln431_55_reg_6759;
wire   [0:0] icmp_ln895_84_fu_3034_p2;
reg   [0:0] icmp_ln895_84_reg_6764;
wire   [6:0] select_ln431_58_fu_4621_p3;
reg   [6:0] select_ln431_58_reg_6769;
wire   [0:0] icmp_ln895_85_fu_3038_p2;
reg   [0:0] icmp_ln895_85_reg_6774;
wire   [6:0] select_ln431_61_fu_4638_p3;
reg   [6:0] select_ln431_61_reg_6779;
wire   [0:0] icmp_ln895_86_fu_3042_p2;
reg   [0:0] icmp_ln895_86_reg_6784;
wire   [6:0] select_ln431_64_fu_4655_p3;
reg   [6:0] select_ln431_64_reg_6789;
wire   [0:0] icmp_ln895_87_fu_3046_p2;
reg   [0:0] icmp_ln895_87_reg_6794;
wire   [6:0] select_ln431_67_fu_4672_p3;
reg   [6:0] select_ln431_67_reg_6799;
wire   [0:0] icmp_ln895_88_fu_3050_p2;
reg   [0:0] icmp_ln895_88_reg_6804;
wire   [6:0] select_ln431_70_fu_4689_p3;
reg   [6:0] select_ln431_70_reg_6809;
wire   [0:0] icmp_ln895_89_fu_3054_p2;
reg   [0:0] icmp_ln895_89_reg_6814;
wire   [6:0] select_ln431_73_fu_4706_p3;
reg   [6:0] select_ln431_73_reg_6819;
wire   [0:0] icmp_ln895_90_fu_3058_p2;
reg   [0:0] icmp_ln895_90_reg_6824;
wire   [6:0] select_ln431_76_fu_4723_p3;
reg   [6:0] select_ln431_76_reg_6829;
wire   [0:0] icmp_ln895_91_fu_3062_p2;
reg   [0:0] icmp_ln895_91_reg_6834;
wire   [6:0] select_ln431_79_fu_4740_p3;
reg   [6:0] select_ln431_79_reg_6839;
wire   [0:0] icmp_ln895_92_fu_3066_p2;
reg   [0:0] icmp_ln895_92_reg_6844;
wire   [6:0] select_ln431_82_fu_4757_p3;
reg   [6:0] select_ln431_82_reg_6849;
wire   [0:0] icmp_ln895_93_fu_3070_p2;
reg   [0:0] icmp_ln895_93_reg_6854;
wire   [6:0] select_ln431_85_fu_4774_p3;
reg   [6:0] select_ln431_85_reg_6859;
wire   [0:0] icmp_ln895_94_fu_3074_p2;
reg   [0:0] icmp_ln895_94_reg_6864;
wire   [6:0] select_ln431_88_fu_4791_p3;
reg   [6:0] select_ln431_88_reg_6869;
wire   [0:0] icmp_ln895_95_fu_3078_p2;
reg   [0:0] icmp_ln895_95_reg_6874;
wire   [6:0] select_ln431_91_fu_4808_p3;
reg   [6:0] select_ln431_91_reg_6879;
wire   [0:0] icmp_ln895_96_fu_3082_p2;
reg   [0:0] icmp_ln895_96_reg_6884;
wire   [6:0] select_ln431_94_fu_4825_p3;
reg   [6:0] select_ln431_94_reg_6889;
wire   [0:0] icmp_ln895_97_fu_3086_p2;
reg   [0:0] icmp_ln895_97_reg_6894;
wire   [3:0] select_ln449_2_fu_4842_p3;
reg   [3:0] select_ln449_2_reg_6900;
wire   [0:0] icmp_ln895_98_fu_3090_p2;
reg   [0:0] icmp_ln895_98_reg_6906;
wire   [3:0] select_ln449_5_fu_4850_p3;
reg   [3:0] select_ln449_5_reg_6912;
wire   [0:0] icmp_ln895_99_fu_3094_p2;
reg   [0:0] icmp_ln895_99_reg_6918;
wire   [3:0] select_ln449_8_fu_4858_p3;
reg   [3:0] select_ln449_8_reg_6924;
wire   [0:0] icmp_ln895_100_fu_3098_p2;
reg   [0:0] icmp_ln895_100_reg_6930;
wire   [3:0] select_ln449_11_fu_4866_p3;
reg   [3:0] select_ln449_11_reg_6936;
wire   [0:0] icmp_ln895_101_fu_3102_p2;
reg   [0:0] icmp_ln895_101_reg_6942;
wire   [3:0] select_ln449_14_fu_4874_p3;
reg   [3:0] select_ln449_14_reg_6948;
wire   [0:0] icmp_ln895_102_fu_3106_p2;
reg   [0:0] icmp_ln895_102_reg_6954;
wire   [3:0] select_ln449_17_fu_4882_p3;
reg   [3:0] select_ln449_17_reg_6960;
wire   [0:0] icmp_ln895_103_fu_3110_p2;
reg   [0:0] icmp_ln895_103_reg_6966;
wire   [3:0] select_ln449_20_fu_4890_p3;
reg   [3:0] select_ln449_20_reg_6972;
wire   [0:0] icmp_ln895_104_fu_3114_p2;
reg   [0:0] icmp_ln895_104_reg_6978;
wire   [3:0] select_ln449_23_fu_4898_p3;
reg   [3:0] select_ln449_23_reg_6984;
wire   [0:0] icmp_ln895_105_fu_3118_p2;
reg   [0:0] icmp_ln895_105_reg_6990;
wire   [3:0] select_ln449_26_fu_4906_p3;
reg   [3:0] select_ln449_26_reg_6996;
wire   [0:0] icmp_ln895_106_fu_3122_p2;
reg   [0:0] icmp_ln895_106_reg_7002;
wire   [3:0] select_ln449_29_fu_4914_p3;
reg   [3:0] select_ln449_29_reg_7008;
wire   [0:0] icmp_ln895_107_fu_3126_p2;
reg   [0:0] icmp_ln895_107_reg_7014;
wire   [3:0] select_ln449_32_fu_4922_p3;
reg   [3:0] select_ln449_32_reg_7020;
wire   [0:0] icmp_ln895_108_fu_3130_p2;
reg   [0:0] icmp_ln895_108_reg_7026;
wire   [3:0] select_ln449_35_fu_4930_p3;
reg   [3:0] select_ln449_35_reg_7032;
wire   [0:0] icmp_ln895_109_fu_3134_p2;
reg   [0:0] icmp_ln895_109_reg_7038;
wire   [3:0] select_ln449_38_fu_4938_p3;
reg   [3:0] select_ln449_38_reg_7044;
wire   [0:0] icmp_ln895_110_fu_3138_p2;
reg   [0:0] icmp_ln895_110_reg_7050;
wire   [3:0] select_ln449_41_fu_4946_p3;
reg   [3:0] select_ln449_41_reg_7056;
wire   [0:0] icmp_ln895_111_fu_3142_p2;
reg   [0:0] icmp_ln895_111_reg_7062;
wire   [3:0] select_ln449_44_fu_4954_p3;
reg   [3:0] select_ln449_44_reg_7068;
wire   [0:0] icmp_ln895_112_fu_3146_p2;
reg   [0:0] icmp_ln895_112_reg_7074;
wire   [3:0] select_ln449_47_fu_4962_p3;
reg   [3:0] select_ln449_47_reg_7080;
wire   [6:0] select_ln467_1_fu_5842_p3;
reg   [6:0] select_ln467_1_reg_7086;
wire   [6:0] select_ln467_4_fu_5865_p3;
reg   [6:0] select_ln467_4_reg_7091;
wire   [6:0] select_ln467_13_fu_5934_p3;
reg   [6:0] select_ln467_13_reg_7096;
wire   [6:0] select_ln467_16_fu_5957_p3;
reg   [6:0] select_ln467_16_reg_7101;
wire   [0:0] icmp_ln895_121_fu_3182_p2;
reg   [0:0] icmp_ln895_121_reg_7106;
wire   [6:0] select_ln485_fu_6018_p3;
reg   [6:0] select_ln485_reg_7111;
wire   [0:0] icmp_ln895_122_fu_3186_p2;
reg   [0:0] icmp_ln895_122_reg_7116;
wire   [6:0] select_ln485_3_fu_6035_p3;
reg   [6:0] select_ln485_3_reg_7121;
wire   [6:0] select_ln485_6_fu_6052_p3;
reg   [6:0] select_ln485_6_reg_7126;
wire   [6:0] select_ln485_7_fu_6060_p3;
reg   [6:0] select_ln485_7_reg_7131;
wire   [6:0] select_ln485_9_fu_6077_p3;
reg   [6:0] select_ln485_9_reg_7136;
wire   [6:0] select_ln485_10_fu_6085_p3;
reg   [6:0] select_ln485_10_reg_7141;
wire   [0:0] icmp_ln895_125_fu_3198_p2;
reg   [0:0] icmp_ln895_125_reg_7146;
wire   [3:0] res_max_bin_count_t_s_fu_6102_p3;
reg   [3:0] res_max_bin_count_t_s_reg_7152;
wire   [0:0] icmp_ln895_126_fu_3202_p2;
reg   [0:0] icmp_ln895_126_reg_7158;
wire   [3:0] res_max_bin_count_t_1_fu_6110_p3;
reg   [3:0] res_max_bin_count_t_1_reg_7164;
wire   [3:0] res_max_bin_count_t_2_fu_6150_p3;
reg   [3:0] res_max_bin_count_t_2_reg_7170;
wire   [6:0] res_max_bin_theta_t_2_fu_6156_p3;
reg   [6:0] res_max_bin_theta_t_2_reg_7175;
wire   [6:0] tmp_V_fu_6172_p2;
reg   [6:0] tmp_V_reg_7181;
wire   [13:0] zext_ln703_1_fu_6195_p1;
wire   [13:0] add_ln703_1_fu_6214_p2;
wire   [21:0] zext_ln708_fu_6233_p1;
wire   [21:0] add_ln703_2_fu_6238_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage0;
wire   [3:0] select_ln413_182_fu_3218_p3;
wire   [3:0] select_ln413_86_fu_3762_p3;
wire   [3:0] select_ln413_185_fu_3235_p3;
wire   [3:0] select_ln413_89_fu_3779_p3;
wire   [3:0] select_ln413_188_fu_3252_p3;
wire   [3:0] select_ln413_92_fu_3796_p3;
wire   [3:0] select_ln413_191_fu_3269_p3;
wire   [3:0] select_ln413_95_fu_3813_p3;
wire   [3:0] select_ln413_2_fu_3286_p3;
wire   [3:0] select_ln413_98_fu_3830_p3;
wire   [3:0] select_ln413_5_fu_3303_p3;
wire   [3:0] select_ln413_101_fu_3847_p3;
wire   [3:0] select_ln413_8_fu_3320_p3;
wire   [3:0] select_ln413_104_fu_3864_p3;
wire   [3:0] select_ln413_11_fu_3337_p3;
wire   [3:0] select_ln413_107_fu_3881_p3;
wire   [3:0] select_ln413_14_fu_3354_p3;
wire   [3:0] select_ln413_110_fu_3898_p3;
wire   [3:0] select_ln413_17_fu_3371_p3;
wire   [3:0] select_ln413_113_fu_3915_p3;
wire   [3:0] select_ln413_20_fu_3388_p3;
wire   [3:0] select_ln413_116_fu_3932_p3;
wire   [3:0] select_ln413_23_fu_3405_p3;
wire   [3:0] select_ln413_119_fu_3949_p3;
wire   [3:0] select_ln413_26_fu_3422_p3;
wire   [3:0] select_ln413_122_fu_3966_p3;
wire   [3:0] select_ln413_29_fu_3439_p3;
wire   [3:0] select_ln413_125_fu_3983_p3;
wire   [3:0] select_ln413_32_fu_3456_p3;
wire   [3:0] select_ln413_128_fu_4000_p3;
wire   [3:0] select_ln413_35_fu_3473_p3;
wire   [3:0] select_ln413_131_fu_4017_p3;
wire   [3:0] select_ln413_38_fu_3490_p3;
wire   [3:0] select_ln413_134_fu_4034_p3;
wire   [3:0] select_ln413_41_fu_3507_p3;
wire   [3:0] select_ln413_137_fu_4051_p3;
wire   [3:0] select_ln413_44_fu_3524_p3;
wire   [3:0] select_ln413_140_fu_4068_p3;
wire   [3:0] select_ln413_47_fu_3541_p3;
wire   [3:0] select_ln413_143_fu_4085_p3;
wire   [3:0] select_ln413_50_fu_3558_p3;
wire   [3:0] select_ln413_146_fu_4102_p3;
wire   [3:0] select_ln413_53_fu_3575_p3;
wire   [3:0] select_ln413_149_fu_4119_p3;
wire   [3:0] select_ln413_56_fu_3592_p3;
wire   [3:0] select_ln413_152_fu_4136_p3;
wire   [3:0] select_ln413_59_fu_3609_p3;
wire   [3:0] select_ln413_155_fu_4153_p3;
wire   [3:0] select_ln413_62_fu_3626_p3;
wire   [3:0] select_ln413_158_fu_4170_p3;
wire   [3:0] select_ln413_65_fu_3643_p3;
wire   [3:0] select_ln413_161_fu_4187_p3;
wire   [3:0] select_ln413_68_fu_3660_p3;
wire   [3:0] select_ln413_164_fu_4204_p3;
wire   [3:0] select_ln413_71_fu_3677_p3;
wire   [3:0] select_ln413_167_fu_4221_p3;
wire   [3:0] select_ln413_74_fu_3694_p3;
wire   [3:0] select_ln413_170_fu_4238_p3;
wire   [3:0] select_ln413_77_fu_3711_p3;
wire   [3:0] select_ln413_173_fu_4255_p3;
wire   [3:0] select_ln413_80_fu_3728_p3;
wire   [3:0] select_ln413_176_fu_4272_p3;
wire   [3:0] select_ln413_83_fu_3745_p3;
wire   [3:0] select_ln413_179_fu_4289_p3;
wire   [3:0] select_ln431_2_fu_4306_p3;
wire   [3:0] select_ln431_50_fu_4578_p3;
wire   [3:0] select_ln431_5_fu_4323_p3;
wire   [3:0] select_ln431_53_fu_4595_p3;
wire   [3:0] select_ln431_8_fu_4340_p3;
wire   [3:0] select_ln431_56_fu_4612_p3;
wire   [3:0] select_ln431_11_fu_4357_p3;
wire   [3:0] select_ln431_59_fu_4629_p3;
wire   [3:0] select_ln431_14_fu_4374_p3;
wire   [3:0] select_ln431_62_fu_4646_p3;
wire   [3:0] select_ln431_17_fu_4391_p3;
wire   [3:0] select_ln431_65_fu_4663_p3;
wire   [3:0] select_ln431_20_fu_4408_p3;
wire   [3:0] select_ln431_68_fu_4680_p3;
wire   [3:0] select_ln431_23_fu_4425_p3;
wire   [3:0] select_ln431_71_fu_4697_p3;
wire   [3:0] select_ln431_26_fu_4442_p3;
wire   [3:0] select_ln431_74_fu_4714_p3;
wire   [3:0] select_ln431_29_fu_4459_p3;
wire   [3:0] select_ln431_77_fu_4731_p3;
wire   [3:0] select_ln431_32_fu_4476_p3;
wire   [3:0] select_ln431_80_fu_4748_p3;
wire   [3:0] select_ln431_35_fu_4493_p3;
wire   [3:0] select_ln431_83_fu_4765_p3;
wire   [3:0] select_ln431_38_fu_4510_p3;
wire   [3:0] select_ln431_86_fu_4782_p3;
wire   [3:0] select_ln431_41_fu_4527_p3;
wire   [3:0] select_ln431_89_fu_4799_p3;
wire   [3:0] select_ln431_44_fu_4544_p3;
wire   [3:0] select_ln431_92_fu_4816_p3;
wire   [3:0] select_ln431_47_fu_4561_p3;
wire   [3:0] select_ln431_95_fu_4833_p3;
wire   [3:0] select_ln467_2_fu_5850_p3;
wire   [3:0] select_ln467_14_fu_5942_p3;
wire   [3:0] select_ln467_5_fu_5873_p3;
wire   [3:0] select_ln467_17_fu_5965_p3;
wire   [3:0] select_ln467_8_fu_5896_p3;
wire   [3:0] select_ln467_20_fu_5988_p3;
wire   [3:0] select_ln467_11_fu_5919_p3;
wire   [3:0] select_ln467_23_fu_6011_p3;
wire   [3:0] select_ln485_2_fu_6026_p3;
wire   [3:0] select_ln485_8_fu_6068_p3;
wire   [3:0] select_ln485_5_fu_6043_p3;
wire   [3:0] select_ln485_11_fu_6093_p3;
wire   [6:0] select_ln413_181_fu_3210_p3;
wire   [6:0] select_ln413_85_fu_3754_p3;
wire   [6:0] select_ln413_184_fu_3227_p3;
wire   [6:0] select_ln413_88_fu_3771_p3;
wire   [6:0] select_ln413_187_fu_3244_p3;
wire   [6:0] select_ln413_91_fu_3788_p3;
wire   [6:0] select_ln413_190_fu_3261_p3;
wire   [6:0] select_ln413_94_fu_3805_p3;
wire   [6:0] select_ln413_1_fu_3278_p3;
wire   [6:0] select_ln413_97_fu_3822_p3;
wire   [6:0] select_ln413_4_fu_3295_p3;
wire   [6:0] select_ln413_100_fu_3839_p3;
wire   [6:0] select_ln413_7_fu_3312_p3;
wire   [6:0] select_ln413_103_fu_3856_p3;
wire   [6:0] select_ln413_10_fu_3329_p3;
wire   [6:0] select_ln413_106_fu_3873_p3;
wire   [6:0] select_ln413_13_fu_3346_p3;
wire   [6:0] select_ln413_109_fu_3890_p3;
wire   [6:0] select_ln413_16_fu_3363_p3;
wire   [6:0] select_ln413_112_fu_3907_p3;
wire   [6:0] select_ln413_19_fu_3380_p3;
wire   [6:0] select_ln413_115_fu_3924_p3;
wire   [6:0] select_ln413_22_fu_3397_p3;
wire   [6:0] select_ln413_118_fu_3941_p3;
wire   [6:0] select_ln413_25_fu_3414_p3;
wire   [6:0] select_ln413_121_fu_3958_p3;
wire   [6:0] select_ln413_28_fu_3431_p3;
wire   [6:0] select_ln413_124_fu_3975_p3;
wire   [6:0] select_ln413_31_fu_3448_p3;
wire   [6:0] select_ln413_127_fu_3992_p3;
wire   [6:0] select_ln413_34_fu_3465_p3;
wire   [6:0] select_ln413_130_fu_4009_p3;
wire   [6:0] select_ln413_37_fu_3482_p3;
wire   [6:0] select_ln413_133_fu_4026_p3;
wire   [6:0] select_ln413_40_fu_3499_p3;
wire   [6:0] select_ln413_136_fu_4043_p3;
wire   [6:0] select_ln413_43_fu_3516_p3;
wire   [6:0] select_ln413_139_fu_4060_p3;
wire   [6:0] select_ln413_46_fu_3533_p3;
wire   [6:0] select_ln413_142_fu_4077_p3;
wire   [6:0] select_ln413_49_fu_3550_p3;
wire   [6:0] select_ln413_145_fu_4094_p3;
wire   [6:0] select_ln413_52_fu_3567_p3;
wire   [6:0] select_ln413_148_fu_4111_p3;
wire   [6:0] select_ln413_55_fu_3584_p3;
wire   [6:0] select_ln413_151_fu_4128_p3;
wire   [6:0] select_ln413_58_fu_3601_p3;
wire   [6:0] select_ln413_154_fu_4145_p3;
wire   [6:0] select_ln413_61_fu_3618_p3;
wire   [6:0] select_ln413_157_fu_4162_p3;
wire   [6:0] select_ln413_64_fu_3635_p3;
wire   [6:0] select_ln413_160_fu_4179_p3;
wire   [6:0] select_ln413_67_fu_3652_p3;
wire   [6:0] select_ln413_163_fu_4196_p3;
wire   [6:0] select_ln413_70_fu_3669_p3;
wire   [6:0] select_ln413_166_fu_4213_p3;
wire   [6:0] select_ln413_73_fu_3686_p3;
wire   [6:0] select_ln413_169_fu_4230_p3;
wire   [6:0] select_ln413_76_fu_3703_p3;
wire   [6:0] select_ln413_172_fu_4247_p3;
wire   [6:0] select_ln413_79_fu_3720_p3;
wire   [6:0] select_ln413_175_fu_4264_p3;
wire   [6:0] select_ln413_82_fu_3737_p3;
wire   [6:0] select_ln413_178_fu_4281_p3;
wire   [6:0] select_ln413_180_fu_4970_p3;
wire   [6:0] select_ln413_84_fu_5194_p3;
wire   [6:0] select_ln413_183_fu_4977_p3;
wire   [6:0] select_ln413_87_fu_5201_p3;
wire   [6:0] select_ln413_186_fu_4984_p3;
wire   [6:0] select_ln413_90_fu_5208_p3;
wire   [6:0] select_ln413_189_fu_4991_p3;
wire   [6:0] select_ln413_93_fu_5215_p3;
wire   [6:0] select_ln413_fu_4998_p3;
wire   [6:0] select_ln413_96_fu_5222_p3;
wire   [6:0] select_ln413_3_fu_5005_p3;
wire   [6:0] select_ln413_99_fu_5229_p3;
wire   [6:0] select_ln413_6_fu_5012_p3;
wire   [6:0] select_ln413_102_fu_5236_p3;
wire   [6:0] select_ln413_9_fu_5019_p3;
wire   [6:0] select_ln413_105_fu_5243_p3;
wire   [6:0] select_ln413_12_fu_5026_p3;
wire   [6:0] select_ln413_108_fu_5250_p3;
wire   [6:0] select_ln413_15_fu_5033_p3;
wire   [6:0] select_ln413_111_fu_5257_p3;
wire   [6:0] select_ln413_18_fu_5040_p3;
wire   [6:0] select_ln413_114_fu_5264_p3;
wire   [6:0] select_ln413_21_fu_5047_p3;
wire   [6:0] select_ln413_117_fu_5271_p3;
wire   [6:0] select_ln413_24_fu_5054_p3;
wire   [6:0] select_ln413_120_fu_5278_p3;
wire   [6:0] select_ln413_27_fu_5061_p3;
wire   [6:0] select_ln413_123_fu_5285_p3;
wire   [6:0] select_ln413_30_fu_5068_p3;
wire   [6:0] select_ln413_126_fu_5292_p3;
wire   [6:0] select_ln413_33_fu_5075_p3;
wire   [6:0] select_ln413_129_fu_5299_p3;
wire   [6:0] select_ln413_36_fu_5082_p3;
wire   [6:0] select_ln413_132_fu_5306_p3;
wire   [6:0] select_ln413_39_fu_5089_p3;
wire   [6:0] select_ln413_135_fu_5313_p3;
wire   [6:0] select_ln413_42_fu_5096_p3;
wire   [6:0] select_ln413_138_fu_5320_p3;
wire   [6:0] select_ln413_45_fu_5103_p3;
wire   [6:0] select_ln413_141_fu_5327_p3;
wire   [6:0] select_ln413_48_fu_5110_p3;
wire   [6:0] select_ln413_144_fu_5334_p3;
wire   [6:0] select_ln413_51_fu_5117_p3;
wire   [6:0] select_ln413_147_fu_5341_p3;
wire   [6:0] select_ln413_54_fu_5124_p3;
wire   [6:0] select_ln413_150_fu_5348_p3;
wire   [6:0] select_ln413_57_fu_5131_p3;
wire   [6:0] select_ln413_153_fu_5355_p3;
wire   [6:0] select_ln413_60_fu_5138_p3;
wire   [6:0] select_ln413_156_fu_5362_p3;
wire   [6:0] select_ln413_63_fu_5145_p3;
wire   [6:0] select_ln413_159_fu_5369_p3;
wire   [6:0] select_ln413_66_fu_5152_p3;
wire   [6:0] select_ln413_162_fu_5376_p3;
wire   [6:0] select_ln413_69_fu_5159_p3;
wire   [6:0] select_ln413_165_fu_5383_p3;
wire   [6:0] select_ln413_72_fu_5166_p3;
wire   [6:0] select_ln413_168_fu_5390_p3;
wire   [6:0] select_ln413_75_fu_5173_p3;
wire   [6:0] select_ln413_171_fu_5397_p3;
wire   [6:0] select_ln413_78_fu_5180_p3;
wire   [6:0] select_ln413_174_fu_5404_p3;
wire   [6:0] select_ln413_81_fu_5187_p3;
wire   [6:0] select_ln413_177_fu_5411_p3;
wire   [6:0] select_ln431_fu_5418_p3;
wire   [6:0] select_ln431_48_fu_5530_p3;
wire   [6:0] select_ln431_3_fu_5425_p3;
wire   [6:0] select_ln431_51_fu_5537_p3;
wire   [6:0] select_ln431_6_fu_5432_p3;
wire   [6:0] select_ln431_54_fu_5544_p3;
wire   [6:0] select_ln431_9_fu_5439_p3;
wire   [6:0] select_ln431_57_fu_5551_p3;
wire   [6:0] select_ln431_12_fu_5446_p3;
wire   [6:0] select_ln431_60_fu_5558_p3;
wire   [6:0] select_ln431_15_fu_5453_p3;
wire   [6:0] select_ln431_63_fu_5565_p3;
wire   [6:0] select_ln431_18_fu_5460_p3;
wire   [6:0] select_ln431_66_fu_5572_p3;
wire   [6:0] select_ln431_21_fu_5467_p3;
wire   [6:0] select_ln431_69_fu_5579_p3;
wire   [6:0] select_ln431_24_fu_5474_p3;
wire   [6:0] select_ln431_72_fu_5586_p3;
wire   [6:0] select_ln431_27_fu_5481_p3;
wire   [6:0] select_ln431_75_fu_5593_p3;
wire   [6:0] select_ln431_30_fu_5488_p3;
wire   [6:0] select_ln431_78_fu_5600_p3;
wire   [6:0] select_ln431_33_fu_5495_p3;
wire   [6:0] select_ln431_81_fu_5607_p3;
wire   [6:0] select_ln431_36_fu_5502_p3;
wire   [6:0] select_ln431_84_fu_5614_p3;
wire   [6:0] select_ln431_39_fu_5509_p3;
wire   [6:0] select_ln431_87_fu_5621_p3;
wire   [6:0] select_ln431_42_fu_5516_p3;
wire   [6:0] select_ln431_90_fu_5628_p3;
wire   [6:0] select_ln431_45_fu_5523_p3;
wire   [6:0] select_ln431_93_fu_5635_p3;
wire   [0:0] icmp_ln895_113_fu_3150_p2;
wire   [6:0] select_ln449_fu_5642_p3;
wire   [6:0] select_ln449_24_fu_5738_p3;
wire   [6:0] select_ln449_1_fu_5649_p3;
wire   [6:0] select_ln449_25_fu_5745_p3;
wire   [0:0] icmp_ln895_114_fu_3154_p2;
wire   [6:0] select_ln449_3_fu_5654_p3;
wire   [6:0] select_ln449_27_fu_5750_p3;
wire   [6:0] select_ln449_4_fu_5661_p3;
wire   [6:0] select_ln449_28_fu_5757_p3;
wire   [0:0] icmp_ln895_115_fu_3158_p2;
wire   [6:0] select_ln449_6_fu_5666_p3;
wire   [6:0] select_ln449_30_fu_5762_p3;
wire   [6:0] select_ln449_7_fu_5673_p3;
wire   [6:0] select_ln449_31_fu_5769_p3;
wire   [0:0] icmp_ln895_116_fu_3162_p2;
wire   [6:0] select_ln449_9_fu_5678_p3;
wire   [6:0] select_ln449_33_fu_5774_p3;
wire   [6:0] select_ln449_10_fu_5685_p3;
wire   [6:0] select_ln449_34_fu_5781_p3;
wire   [0:0] icmp_ln895_117_fu_3166_p2;
wire   [6:0] select_ln449_12_fu_5690_p3;
wire   [6:0] select_ln449_36_fu_5786_p3;
wire   [6:0] select_ln449_13_fu_5697_p3;
wire   [6:0] select_ln449_37_fu_5793_p3;
wire   [0:0] icmp_ln895_118_fu_3170_p2;
wire   [6:0] select_ln449_15_fu_5702_p3;
wire   [6:0] select_ln449_39_fu_5798_p3;
wire   [6:0] select_ln449_16_fu_5709_p3;
wire   [6:0] select_ln449_40_fu_5805_p3;
wire   [0:0] icmp_ln895_119_fu_3174_p2;
wire   [6:0] select_ln449_18_fu_5714_p3;
wire   [6:0] select_ln449_42_fu_5810_p3;
wire   [6:0] select_ln449_19_fu_5721_p3;
wire   [6:0] select_ln449_43_fu_5817_p3;
wire   [0:0] icmp_ln895_120_fu_3178_p2;
wire   [6:0] select_ln449_21_fu_5726_p3;
wire   [6:0] select_ln449_45_fu_5822_p3;
wire   [6:0] select_ln449_22_fu_5733_p3;
wire   [6:0] select_ln449_46_fu_5829_p3;
wire   [6:0] select_ln467_fu_5834_p3;
wire   [6:0] select_ln467_12_fu_5926_p3;
wire   [6:0] select_ln467_3_fu_5857_p3;
wire   [6:0] select_ln467_15_fu_5949_p3;
wire   [0:0] icmp_ln895_123_fu_3190_p2;
wire   [6:0] select_ln467_6_fu_5880_p3;
wire   [6:0] select_ln467_18_fu_5972_p3;
wire   [6:0] select_ln467_7_fu_5888_p3;
wire   [6:0] select_ln467_19_fu_5980_p3;
wire   [0:0] icmp_ln895_124_fu_3194_p2;
wire   [6:0] select_ln467_9_fu_5903_p3;
wire   [6:0] select_ln467_21_fu_5995_p3;
wire   [6:0] select_ln467_10_fu_5911_p3;
wire   [6:0] select_ln467_22_fu_6003_p3;
wire   [6:0] select_ln485_1_fu_6118_p3;
wire   [6:0] select_ln485_4_fu_6123_p3;
wire   [0:0] icmp_ln895_5_fu_3206_p2;
wire   [6:0] res_max_bin_theta_t_s_fu_6128_p3;
wire   [6:0] res_max_bin_theta_t_1_fu_6139_p3;
wire   [6:0] res_max_bin_r_t_V_fu_6133_p3;
wire   [6:0] res_max_bin_r_t_V_1_fu_6144_p3;
wire   [6:0] res_max_bin_r_t_V_2_fu_6164_p3;
wire   [7:0] t0_V_fu_6178_p3;
wire   [7:0] p_Val2_2_fu_6185_p2;
wire   [11:0] zext_ln703_fu_6191_p1;
wire   [11:0] add_ln703_fu_6200_p2;
wire  signed [12:0] sext_ln703_fu_6206_p1;
wire   [13:0] zext_ln703_2_fu_6210_p1;
wire   [11:0] shl_ln_fu_6220_p3;
wire   [11:0] p_Val2_4_fu_6227_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 hls_LT_theta_global_V_1_data_reg = 14'd0;
#0 hls_LT_theta_global_V_1_vld_reg = 1'b0;
#0 hls_LT_r_global_V_1_data_reg = 22'd0;
#0 hls_LT_r_global_V_1_vld_reg = 1'b0;
#0 hls_LT_theta_V_1_data_reg = 14'd0;
#0 hls_LT_theta_V_1_vld_reg = 1'b0;
#0 hls_LT_r_V_1_data_reg = 22'd0;
#0 hls_LT_r_V_1_vld_reg = 1'b0;
#0 res_max_bin_count_V_1_data_reg = 4'd0;
#0 res_max_bin_count_V_1_vld_reg = 1'b0;
#0 res_max_bin_theta_V_1_data_reg = 7'd0;
#0 res_max_bin_theta_V_1_vld_reg = 1'b0;
#0 res_max_bin_r_V_1_data_reg = 7'd0;
#0 res_max_bin_r_V_1_vld_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_r_V_1_vld_reg == 1'b0) & (hls_LT_r_V_1_vld_in == 1'b1))) begin
        hls_LT_r_V_1_vld_reg <= 1'b1;
    end else if (((hls_LT_r_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hls_LT_r_V_1_vld_reg == 1'b1))) begin
        hls_LT_r_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_r_global_V_1_vld_reg == 1'b0) & (hls_LT_r_global_V_1_vld_in == 1'b1))) begin
        hls_LT_r_global_V_1_vld_reg <= 1'b1;
    end else if (((hls_LT_r_global_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hls_LT_r_global_V_1_vld_reg == 1'b1))) begin
        hls_LT_r_global_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_theta_V_1_vld_reg == 1'b0) & (hls_LT_theta_V_1_vld_in == 1'b1))) begin
        hls_LT_theta_V_1_vld_reg <= 1'b1;
    end else if (((hls_LT_theta_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hls_LT_theta_V_1_vld_reg == 1'b1))) begin
        hls_LT_theta_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_theta_global_V_1_vld_reg == 1'b0) & (hls_LT_theta_global_V_1_vld_in == 1'b1))) begin
        hls_LT_theta_global_V_1_vld_reg <= 1'b1;
    end else if (((hls_LT_theta_global_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hls_LT_theta_global_V_1_vld_reg == 1'b1))) begin
        hls_LT_theta_global_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (res_max_bin_count_V_1_vld_reg == 1'b0) & (res_max_bin_count_V_1_vld_in == 1'b1))) begin
        res_max_bin_count_V_1_vld_reg <= 1'b1;
    end else if (((res_max_bin_count_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (res_max_bin_count_V_1_vld_reg == 1'b1))) begin
        res_max_bin_count_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (res_max_bin_r_V_1_vld_reg == 1'b0) & (res_max_bin_r_V_1_vld_in == 1'b1))) begin
        res_max_bin_r_V_1_vld_reg <= 1'b1;
    end else if (((res_max_bin_r_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (res_max_bin_r_V_1_vld_reg == 1'b1))) begin
        res_max_bin_r_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (res_max_bin_theta_V_1_vld_reg == 1'b0) & (res_max_bin_theta_V_1_vld_in == 1'b1))) begin
        res_max_bin_theta_V_1_vld_reg <= 1'b1;
    end else if (((res_max_bin_theta_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (res_max_bin_theta_V_1_vld_reg == 1'b1))) begin
        res_max_bin_theta_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_r_V_1_vld_reg == 1'b0) & (hls_LT_r_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hls_LT_r_V_1_vld_in == 1'b1) & (hls_LT_r_V_1_vld_reg == 1'b1)))) begin
        hls_LT_r_V_1_data_reg[11 : 4] <= zext_ln708_fu_6233_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_r_global_V_1_vld_reg == 1'b0) & (hls_LT_r_global_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hls_LT_r_global_V_1_vld_in == 1'b1) & (hls_LT_r_global_V_1_vld_reg == 1'b1)))) begin
        hls_LT_r_global_V_1_data_reg <= add_ln703_2_fu_6238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_theta_V_1_vld_reg == 1'b0) & (hls_LT_theta_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hls_LT_theta_V_1_vld_in == 1'b1) & (hls_LT_theta_V_1_vld_reg == 1'b1)))) begin
        hls_LT_theta_V_1_data_reg[7 : 0] <= zext_ln703_1_fu_6195_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hls_LT_theta_global_V_1_vld_reg == 1'b0) & (hls_LT_theta_global_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hls_LT_theta_global_V_1_vld_in == 1'b1) & (hls_LT_theta_global_V_1_vld_reg == 1'b1)))) begin
        hls_LT_theta_global_V_1_data_reg <= add_ln703_1_fu_6214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln895_100_reg_6930 <= icmp_ln895_100_fu_3098_p2;
        icmp_ln895_101_reg_6942 <= icmp_ln895_101_fu_3102_p2;
        icmp_ln895_102_reg_6954 <= icmp_ln895_102_fu_3106_p2;
        icmp_ln895_103_reg_6966 <= icmp_ln895_103_fu_3110_p2;
        icmp_ln895_104_reg_6978 <= icmp_ln895_104_fu_3114_p2;
        icmp_ln895_105_reg_6990 <= icmp_ln895_105_fu_3118_p2;
        icmp_ln895_106_reg_7002 <= icmp_ln895_106_fu_3122_p2;
        icmp_ln895_107_reg_7014 <= icmp_ln895_107_fu_3126_p2;
        icmp_ln895_108_reg_7026 <= icmp_ln895_108_fu_3130_p2;
        icmp_ln895_109_reg_7038 <= icmp_ln895_109_fu_3134_p2;
        icmp_ln895_10_reg_6304 <= icmp_ln895_10_fu_2634_p2;
        icmp_ln895_110_reg_7050 <= icmp_ln895_110_fu_3138_p2;
        icmp_ln895_111_reg_7062 <= icmp_ln895_111_fu_3142_p2;
        icmp_ln895_112_reg_7074 <= icmp_ln895_112_fu_3146_p2;
        icmp_ln895_11_reg_6309 <= icmp_ln895_11_fu_2640_p2;
        icmp_ln895_121_reg_7106 <= icmp_ln895_121_fu_3182_p2;
        icmp_ln895_122_reg_7116 <= icmp_ln895_122_fu_3186_p2;
        icmp_ln895_125_reg_7146 <= icmp_ln895_125_fu_3198_p2;
        icmp_ln895_126_reg_7158 <= icmp_ln895_126_fu_3202_p2;
        icmp_ln895_12_reg_6314 <= icmp_ln895_12_fu_2646_p2;
        icmp_ln895_13_reg_6319 <= icmp_ln895_13_fu_2652_p2;
        icmp_ln895_14_reg_6324 <= icmp_ln895_14_fu_2658_p2;
        icmp_ln895_15_reg_6329 <= icmp_ln895_15_fu_2664_p2;
        icmp_ln895_16_reg_6334 <= icmp_ln895_16_fu_2670_p2;
        icmp_ln895_17_reg_6339 <= icmp_ln895_17_fu_2676_p2;
        icmp_ln895_18_reg_6344 <= icmp_ln895_18_fu_2682_p2;
        icmp_ln895_19_reg_6349 <= icmp_ln895_19_fu_2688_p2;
        icmp_ln895_1_reg_6259 <= icmp_ln895_1_fu_2580_p2;
        icmp_ln895_20_reg_6354 <= icmp_ln895_20_fu_2694_p2;
        icmp_ln895_21_reg_6359 <= icmp_ln895_21_fu_2700_p2;
        icmp_ln895_22_reg_6364 <= icmp_ln895_22_fu_2706_p2;
        icmp_ln895_23_reg_6369 <= icmp_ln895_23_fu_2712_p2;
        icmp_ln895_24_reg_6374 <= icmp_ln895_24_fu_2718_p2;
        icmp_ln895_25_reg_6379 <= icmp_ln895_25_fu_2724_p2;
        icmp_ln895_26_reg_6384 <= icmp_ln895_26_fu_2730_p2;
        icmp_ln895_27_reg_6389 <= icmp_ln895_27_fu_2736_p2;
        icmp_ln895_28_reg_6394 <= icmp_ln895_28_fu_2742_p2;
        icmp_ln895_29_reg_6399 <= icmp_ln895_29_fu_2748_p2;
        icmp_ln895_2_reg_6264 <= icmp_ln895_2_fu_2586_p2;
        icmp_ln895_30_reg_6404 <= icmp_ln895_30_fu_2754_p2;
        icmp_ln895_31_reg_6409 <= icmp_ln895_31_fu_2760_p2;
        icmp_ln895_32_reg_6414 <= icmp_ln895_32_fu_2766_p2;
        icmp_ln895_33_reg_6419 <= icmp_ln895_33_fu_2772_p2;
        icmp_ln895_34_reg_6424 <= icmp_ln895_34_fu_2778_p2;
        icmp_ln895_35_reg_6429 <= icmp_ln895_35_fu_2784_p2;
        icmp_ln895_36_reg_6434 <= icmp_ln895_36_fu_2790_p2;
        icmp_ln895_37_reg_6439 <= icmp_ln895_37_fu_2796_p2;
        icmp_ln895_38_reg_6444 <= icmp_ln895_38_fu_2802_p2;
        icmp_ln895_39_reg_6449 <= icmp_ln895_39_fu_2808_p2;
        icmp_ln895_3_reg_6269 <= icmp_ln895_3_fu_2592_p2;
        icmp_ln895_40_reg_6454 <= icmp_ln895_40_fu_2814_p2;
        icmp_ln895_41_reg_6459 <= icmp_ln895_41_fu_2820_p2;
        icmp_ln895_42_reg_6464 <= icmp_ln895_42_fu_2826_p2;
        icmp_ln895_43_reg_6469 <= icmp_ln895_43_fu_2832_p2;
        icmp_ln895_44_reg_6474 <= icmp_ln895_44_fu_2838_p2;
        icmp_ln895_45_reg_6479 <= icmp_ln895_45_fu_2844_p2;
        icmp_ln895_46_reg_6484 <= icmp_ln895_46_fu_2850_p2;
        icmp_ln895_47_reg_6489 <= icmp_ln895_47_fu_2856_p2;
        icmp_ln895_48_reg_6494 <= icmp_ln895_48_fu_2862_p2;
        icmp_ln895_49_reg_6499 <= icmp_ln895_49_fu_2868_p2;
        icmp_ln895_4_reg_6274 <= icmp_ln895_4_fu_2598_p2;
        icmp_ln895_50_reg_6504 <= icmp_ln895_50_fu_2874_p2;
        icmp_ln895_51_reg_6509 <= icmp_ln895_51_fu_2880_p2;
        icmp_ln895_52_reg_6514 <= icmp_ln895_52_fu_2886_p2;
        icmp_ln895_53_reg_6519 <= icmp_ln895_53_fu_2892_p2;
        icmp_ln895_54_reg_6524 <= icmp_ln895_54_fu_2898_p2;
        icmp_ln895_55_reg_6529 <= icmp_ln895_55_fu_2904_p2;
        icmp_ln895_56_reg_6534 <= icmp_ln895_56_fu_2910_p2;
        icmp_ln895_57_reg_6539 <= icmp_ln895_57_fu_2916_p2;
        icmp_ln895_58_reg_6544 <= icmp_ln895_58_fu_2922_p2;
        icmp_ln895_59_reg_6549 <= icmp_ln895_59_fu_2928_p2;
        icmp_ln895_60_reg_6554 <= icmp_ln895_60_fu_2934_p2;
        icmp_ln895_61_reg_6559 <= icmp_ln895_61_fu_2940_p2;
        icmp_ln895_62_reg_6564 <= icmp_ln895_62_fu_2946_p2;
        icmp_ln895_63_reg_6569 <= icmp_ln895_63_fu_2952_p2;
        icmp_ln895_64_reg_6284 <= icmp_ln895_64_fu_2610_p2;
        icmp_ln895_65_reg_6574 <= icmp_ln895_65_fu_2958_p2;
        icmp_ln895_66_reg_6584 <= icmp_ln895_66_fu_2962_p2;
        icmp_ln895_67_reg_6594 <= icmp_ln895_67_fu_2966_p2;
        icmp_ln895_68_reg_6604 <= icmp_ln895_68_fu_2970_p2;
        icmp_ln895_69_reg_6614 <= icmp_ln895_69_fu_2974_p2;
        icmp_ln895_6_reg_6279 <= icmp_ln895_6_fu_2604_p2;
        icmp_ln895_70_reg_6624 <= icmp_ln895_70_fu_2978_p2;
        icmp_ln895_71_reg_6634 <= icmp_ln895_71_fu_2982_p2;
        icmp_ln895_72_reg_6644 <= icmp_ln895_72_fu_2986_p2;
        icmp_ln895_73_reg_6654 <= icmp_ln895_73_fu_2990_p2;
        icmp_ln895_74_reg_6664 <= icmp_ln895_74_fu_2994_p2;
        icmp_ln895_75_reg_6674 <= icmp_ln895_75_fu_2998_p2;
        icmp_ln895_76_reg_6684 <= icmp_ln895_76_fu_3002_p2;
        icmp_ln895_77_reg_6694 <= icmp_ln895_77_fu_3006_p2;
        icmp_ln895_78_reg_6704 <= icmp_ln895_78_fu_3010_p2;
        icmp_ln895_79_reg_6714 <= icmp_ln895_79_fu_3014_p2;
        icmp_ln895_7_reg_6289 <= icmp_ln895_7_fu_2616_p2;
        icmp_ln895_80_reg_6724 <= icmp_ln895_80_fu_3018_p2;
        icmp_ln895_81_reg_6734 <= icmp_ln895_81_fu_3022_p2;
        icmp_ln895_82_reg_6744 <= icmp_ln895_82_fu_3026_p2;
        icmp_ln895_83_reg_6754 <= icmp_ln895_83_fu_3030_p2;
        icmp_ln895_84_reg_6764 <= icmp_ln895_84_fu_3034_p2;
        icmp_ln895_85_reg_6774 <= icmp_ln895_85_fu_3038_p2;
        icmp_ln895_86_reg_6784 <= icmp_ln895_86_fu_3042_p2;
        icmp_ln895_87_reg_6794 <= icmp_ln895_87_fu_3046_p2;
        icmp_ln895_88_reg_6804 <= icmp_ln895_88_fu_3050_p2;
        icmp_ln895_89_reg_6814 <= icmp_ln895_89_fu_3054_p2;
        icmp_ln895_8_reg_6294 <= icmp_ln895_8_fu_2622_p2;
        icmp_ln895_90_reg_6824 <= icmp_ln895_90_fu_3058_p2;
        icmp_ln895_91_reg_6834 <= icmp_ln895_91_fu_3062_p2;
        icmp_ln895_92_reg_6844 <= icmp_ln895_92_fu_3066_p2;
        icmp_ln895_93_reg_6854 <= icmp_ln895_93_fu_3070_p2;
        icmp_ln895_94_reg_6864 <= icmp_ln895_94_fu_3074_p2;
        icmp_ln895_95_reg_6874 <= icmp_ln895_95_fu_3078_p2;
        icmp_ln895_96_reg_6884 <= icmp_ln895_96_fu_3082_p2;
        icmp_ln895_97_reg_6894 <= icmp_ln895_97_fu_3086_p2;
        icmp_ln895_98_reg_6906 <= icmp_ln895_98_fu_3090_p2;
        icmp_ln895_99_reg_6918 <= icmp_ln895_99_fu_3094_p2;
        icmp_ln895_9_reg_6299 <= icmp_ln895_9_fu_2628_p2;
        icmp_ln895_reg_6254 <= icmp_ln895_fu_2574_p2;
        res_max_bin_count_t_1_reg_7164 <= res_max_bin_count_t_1_fu_6110_p3;
        res_max_bin_count_t_s_reg_7152 <= res_max_bin_count_t_s_fu_6102_p3;
        roi_seed_r_V_read_reg_6244 <= roi_seed_r_V;
        roi_seed_r_V_read_reg_6244_pp0_iter1_reg <= roi_seed_r_V_read_reg_6244;
        select_ln431_10_reg_6609 <= select_ln431_10_fu_4349_p3;
        select_ln431_13_reg_6619 <= select_ln431_13_fu_4366_p3;
        select_ln431_16_reg_6629 <= select_ln431_16_fu_4383_p3;
        select_ln431_19_reg_6639 <= select_ln431_19_fu_4400_p3;
        select_ln431_1_reg_6579 <= select_ln431_1_fu_4298_p3;
        select_ln431_22_reg_6649 <= select_ln431_22_fu_4417_p3;
        select_ln431_25_reg_6659 <= select_ln431_25_fu_4434_p3;
        select_ln431_28_reg_6669 <= select_ln431_28_fu_4451_p3;
        select_ln431_31_reg_6679 <= select_ln431_31_fu_4468_p3;
        select_ln431_34_reg_6689 <= select_ln431_34_fu_4485_p3;
        select_ln431_37_reg_6699 <= select_ln431_37_fu_4502_p3;
        select_ln431_40_reg_6709 <= select_ln431_40_fu_4519_p3;
        select_ln431_43_reg_6719 <= select_ln431_43_fu_4536_p3;
        select_ln431_46_reg_6729 <= select_ln431_46_fu_4553_p3;
        select_ln431_49_reg_6739 <= select_ln431_49_fu_4570_p3;
        select_ln431_4_reg_6589 <= select_ln431_4_fu_4315_p3;
        select_ln431_52_reg_6749 <= select_ln431_52_fu_4587_p3;
        select_ln431_55_reg_6759 <= select_ln431_55_fu_4604_p3;
        select_ln431_58_reg_6769 <= select_ln431_58_fu_4621_p3;
        select_ln431_61_reg_6779 <= select_ln431_61_fu_4638_p3;
        select_ln431_64_reg_6789 <= select_ln431_64_fu_4655_p3;
        select_ln431_67_reg_6799 <= select_ln431_67_fu_4672_p3;
        select_ln431_70_reg_6809 <= select_ln431_70_fu_4689_p3;
        select_ln431_73_reg_6819 <= select_ln431_73_fu_4706_p3;
        select_ln431_76_reg_6829 <= select_ln431_76_fu_4723_p3;
        select_ln431_79_reg_6839 <= select_ln431_79_fu_4740_p3;
        select_ln431_7_reg_6599 <= select_ln431_7_fu_4332_p3;
        select_ln431_82_reg_6849 <= select_ln431_82_fu_4757_p3;
        select_ln431_85_reg_6859 <= select_ln431_85_fu_4774_p3;
        select_ln431_88_reg_6869 <= select_ln431_88_fu_4791_p3;
        select_ln431_91_reg_6879 <= select_ln431_91_fu_4808_p3;
        select_ln431_94_reg_6889 <= select_ln431_94_fu_4825_p3;
        select_ln449_11_reg_6936 <= select_ln449_11_fu_4866_p3;
        select_ln449_14_reg_6948 <= select_ln449_14_fu_4874_p3;
        select_ln449_17_reg_6960 <= select_ln449_17_fu_4882_p3;
        select_ln449_20_reg_6972 <= select_ln449_20_fu_4890_p3;
        select_ln449_23_reg_6984 <= select_ln449_23_fu_4898_p3;
        select_ln449_26_reg_6996 <= select_ln449_26_fu_4906_p3;
        select_ln449_29_reg_7008 <= select_ln449_29_fu_4914_p3;
        select_ln449_2_reg_6900 <= select_ln449_2_fu_4842_p3;
        select_ln449_32_reg_7020 <= select_ln449_32_fu_4922_p3;
        select_ln449_35_reg_7032 <= select_ln449_35_fu_4930_p3;
        select_ln449_38_reg_7044 <= select_ln449_38_fu_4938_p3;
        select_ln449_41_reg_7056 <= select_ln449_41_fu_4946_p3;
        select_ln449_44_reg_7068 <= select_ln449_44_fu_4954_p3;
        select_ln449_47_reg_7080 <= select_ln449_47_fu_4962_p3;
        select_ln449_5_reg_6912 <= select_ln449_5_fu_4850_p3;
        select_ln449_8_reg_6924 <= select_ln449_8_fu_4858_p3;
        select_ln467_13_reg_7096 <= select_ln467_13_fu_5934_p3;
        select_ln467_16_reg_7101 <= select_ln467_16_fu_5957_p3;
        select_ln467_1_reg_7086 <= select_ln467_1_fu_5842_p3;
        select_ln467_4_reg_7091 <= select_ln467_4_fu_5865_p3;
        select_ln485_10_reg_7141 <= select_ln485_10_fu_6085_p3;
        select_ln485_3_reg_7121[6 : 2] <= select_ln485_3_fu_6035_p3[6 : 2];
        select_ln485_6_reg_7126[6 : 2] <= select_ln485_6_fu_6052_p3[6 : 2];
        select_ln485_7_reg_7131 <= select_ln485_7_fu_6060_p3;
        select_ln485_9_reg_7136[6 : 2] <= select_ln485_9_fu_6077_p3[6 : 2];
        select_ln485_reg_7111[6 : 2] <= select_ln485_fu_6018_p3[6 : 2];
        slcvec_angle_polar_o_reg_6249 <= slcvec_angle_polar_offset_mrad_V;
        slcvec_angle_polar_o_reg_6249_pp0_iter1_reg <= slcvec_angle_polar_o_reg_6249;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (res_max_bin_count_V_1_vld_reg == 1'b0) & (res_max_bin_count_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (res_max_bin_count_V_1_vld_in == 1'b1) & (res_max_bin_count_V_1_vld_reg == 1'b1)))) begin
        res_max_bin_count_V_1_data_reg <= res_max_bin_count_t_2_reg_7170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        res_max_bin_count_t_2_reg_7170 <= res_max_bin_count_t_2_fu_6150_p3;
        res_max_bin_theta_t_2_reg_7175 <= res_max_bin_theta_t_2_fu_6156_p3;
        roi_seed_r_V_read_reg_6244_pp0_iter2_reg <= roi_seed_r_V_read_reg_6244_pp0_iter1_reg;
        slcvec_angle_polar_o_reg_6249_pp0_iter2_reg <= slcvec_angle_polar_o_reg_6249_pp0_iter1_reg;
        tmp_V_reg_7181 <= tmp_V_fu_6172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (res_max_bin_r_V_1_vld_reg == 1'b0) & (res_max_bin_r_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (res_max_bin_r_V_1_vld_in == 1'b1) & (res_max_bin_r_V_1_vld_reg == 1'b1)))) begin
        res_max_bin_r_V_1_data_reg <= tmp_V_reg_7181;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (res_max_bin_theta_V_1_vld_reg == 1'b0) & (res_max_bin_theta_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (res_max_bin_theta_V_1_vld_in == 1'b1) & (res_max_bin_theta_V_1_vld_reg == 1'b1)))) begin
        res_max_bin_theta_V_1_data_reg <= res_max_bin_theta_t_2_reg_7175;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((hls_LT_r_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (hls_LT_r_V_1_vld_reg == 1'b1)))) begin
        hls_LT_r_V_1_ack_in = 1'b1;
    end else begin
        hls_LT_r_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hls_LT_r_V_1_vld_in = 1'b1;
    end else begin
        hls_LT_r_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((hls_LT_r_global_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (hls_LT_r_global_V_1_vld_reg == 1'b1)))) begin
        hls_LT_r_global_V_1_ack_in = 1'b1;
    end else begin
        hls_LT_r_global_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hls_LT_r_global_V_1_vld_in = 1'b1;
    end else begin
        hls_LT_r_global_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((hls_LT_theta_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (hls_LT_theta_V_1_vld_reg == 1'b1)))) begin
        hls_LT_theta_V_1_ack_in = 1'b1;
    end else begin
        hls_LT_theta_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hls_LT_theta_V_1_vld_in = 1'b1;
    end else begin
        hls_LT_theta_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((hls_LT_theta_global_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (hls_LT_theta_global_V_1_vld_reg == 1'b1)))) begin
        hls_LT_theta_global_V_1_ack_in = 1'b1;
    end else begin
        hls_LT_theta_global_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hls_LT_theta_global_V_1_vld_in = 1'b1;
    end else begin
        hls_LT_theta_global_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((res_max_bin_count_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (res_max_bin_count_V_1_vld_reg == 1'b1)))) begin
        res_max_bin_count_V_1_ack_in = 1'b1;
    end else begin
        res_max_bin_count_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_max_bin_count_V_1_vld_in = 1'b1;
    end else begin
        res_max_bin_count_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((res_max_bin_r_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (res_max_bin_r_V_1_vld_reg == 1'b1)))) begin
        res_max_bin_r_V_1_ack_in = 1'b1;
    end else begin
        res_max_bin_r_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_max_bin_r_V_1_vld_in = 1'b1;
    end else begin
        res_max_bin_r_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((res_max_bin_theta_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (res_max_bin_theta_V_1_vld_reg == 1'b1)))) begin
        res_max_bin_theta_V_1_ack_in = 1'b1;
    end else begin
        res_max_bin_theta_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_max_bin_theta_V_1_vld_in = 1'b1;
    end else begin
        res_max_bin_theta_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_1_fu_6214_p2 = (zext_ln703_2_fu_6210_p1 + slcvec_angle_polar_o_reg_6249_pp0_iter2_reg);

assign add_ln703_2_fu_6238_p2 = (zext_ln708_fu_6233_p1 + roi_seed_r_V_read_reg_6244_pp0_iter2_reg);

assign add_ln703_fu_6200_p2 = ($signed(zext_ln703_fu_6191_p1) + $signed(12'd2188));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((res_max_bin_r_V_1_ack_in == 1'b0) | (res_max_bin_theta_V_1_ack_in == 1'b0) | (res_max_bin_count_V_1_ack_in == 1'b0) | (hls_LT_r_V_1_ack_in == 1'b0) | (hls_LT_theta_V_1_ack_in == 1'b0) | (hls_LT_r_global_V_1_ack_in == 1'b0) | (hls_LT_theta_global_V_1_ack_in == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((res_max_bin_r_V_1_ack_in == 1'b0) | (res_max_bin_theta_V_1_ack_in == 1'b0) | (res_max_bin_count_V_1_ack_in == 1'b0) | (hls_LT_r_V_1_ack_in == 1'b0) | (hls_LT_theta_V_1_ack_in == 1'b0) | (hls_LT_r_global_V_1_ack_in == 1'b0) | (hls_LT_theta_global_V_1_ack_in == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((res_max_bin_r_V_1_ack_in == 1'b0) | (res_max_bin_theta_V_1_ack_in == 1'b0) | (res_max_bin_count_V_1_ack_in == 1'b0) | (hls_LT_r_V_1_ack_in == 1'b0) | (hls_LT_theta_V_1_ack_in == 1'b0) | (hls_LT_r_global_V_1_ack_in == 1'b0) | (hls_LT_theta_global_V_1_ack_in == 1'b0))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((res_max_bin_r_V_1_ack_in == 1'b0) | (res_max_bin_theta_V_1_ack_in == 1'b0) | (res_max_bin_count_V_1_ack_in == 1'b0) | (hls_LT_r_V_1_ack_in == 1'b0) | (hls_LT_theta_V_1_ack_in == 1'b0) | (hls_LT_r_global_V_1_ack_in == 1'b0) | (hls_LT_theta_global_V_1_ack_in == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign hls_LT_r_V = hls_LT_r_V_1_data_reg;

assign hls_LT_r_V_ap_vld = hls_LT_r_V_1_vld_reg;

assign hls_LT_r_global_V = hls_LT_r_global_V_1_data_reg;

assign hls_LT_r_global_V_ap_vld = hls_LT_r_global_V_1_vld_reg;

assign hls_LT_theta_V = hls_LT_theta_V_1_data_reg;

assign hls_LT_theta_V_ap_vld = hls_LT_theta_V_1_vld_reg;

assign hls_LT_theta_global_V = hls_LT_theta_global_V_1_data_reg;

assign hls_LT_theta_global_V_ap_vld = hls_LT_theta_global_V_1_vld_reg;

assign icmp_ln895_100_fu_3098_p2 = ((select_ln431_11_fu_4357_p3 > select_ln431_59_fu_4629_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_101_fu_3102_p2 = ((select_ln431_14_fu_4374_p3 > select_ln431_62_fu_4646_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_102_fu_3106_p2 = ((select_ln431_17_fu_4391_p3 > select_ln431_65_fu_4663_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_103_fu_3110_p2 = ((select_ln431_20_fu_4408_p3 > select_ln431_68_fu_4680_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_104_fu_3114_p2 = ((select_ln431_23_fu_4425_p3 > select_ln431_71_fu_4697_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_105_fu_3118_p2 = ((select_ln431_26_fu_4442_p3 > select_ln431_74_fu_4714_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_106_fu_3122_p2 = ((select_ln431_29_fu_4459_p3 > select_ln431_77_fu_4731_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_107_fu_3126_p2 = ((select_ln431_32_fu_4476_p3 > select_ln431_80_fu_4748_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_108_fu_3130_p2 = ((select_ln431_35_fu_4493_p3 > select_ln431_83_fu_4765_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_109_fu_3134_p2 = ((select_ln431_38_fu_4510_p3 > select_ln431_86_fu_4782_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_2634_p2 = ((max_bin_count_10_V > max_bin_count_74_V) ? 1'b1 : 1'b0);

assign icmp_ln895_110_fu_3138_p2 = ((select_ln431_41_fu_4527_p3 > select_ln431_89_fu_4799_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_111_fu_3142_p2 = ((select_ln431_44_fu_4544_p3 > select_ln431_92_fu_4816_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_112_fu_3146_p2 = ((select_ln431_47_fu_4561_p3 > select_ln431_95_fu_4833_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_113_fu_3150_p2 = ((select_ln449_2_reg_6900 > select_ln449_26_reg_6996) ? 1'b1 : 1'b0);

assign icmp_ln895_114_fu_3154_p2 = ((select_ln449_5_reg_6912 > select_ln449_29_reg_7008) ? 1'b1 : 1'b0);

assign icmp_ln895_115_fu_3158_p2 = ((select_ln449_8_reg_6924 > select_ln449_32_reg_7020) ? 1'b1 : 1'b0);

assign icmp_ln895_116_fu_3162_p2 = ((select_ln449_11_reg_6936 > select_ln449_35_reg_7032) ? 1'b1 : 1'b0);

assign icmp_ln895_117_fu_3166_p2 = ((select_ln449_14_reg_6948 > select_ln449_38_reg_7044) ? 1'b1 : 1'b0);

assign icmp_ln895_118_fu_3170_p2 = ((select_ln449_17_reg_6960 > select_ln449_41_reg_7056) ? 1'b1 : 1'b0);

assign icmp_ln895_119_fu_3174_p2 = ((select_ln449_20_reg_6972 > select_ln449_44_reg_7068) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_2640_p2 = ((max_bin_count_11_V > max_bin_count_75_V) ? 1'b1 : 1'b0);

assign icmp_ln895_120_fu_3178_p2 = ((select_ln449_23_reg_6984 > select_ln449_47_reg_7080) ? 1'b1 : 1'b0);

assign icmp_ln895_121_fu_3182_p2 = ((select_ln467_2_fu_5850_p3 > select_ln467_14_fu_5942_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_122_fu_3186_p2 = ((select_ln467_5_fu_5873_p3 > select_ln467_17_fu_5965_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_123_fu_3190_p2 = ((select_ln467_8_fu_5896_p3 > select_ln467_20_fu_5988_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_124_fu_3194_p2 = ((select_ln467_11_fu_5919_p3 > select_ln467_23_fu_6011_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_125_fu_3198_p2 = ((select_ln485_2_fu_6026_p3 > select_ln485_8_fu_6068_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_126_fu_3202_p2 = ((select_ln485_5_fu_6043_p3 > select_ln485_11_fu_6093_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_2646_p2 = ((max_bin_count_12_V > max_bin_count_76_V) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_2652_p2 = ((max_bin_count_13_V > max_bin_count_77_V) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_2658_p2 = ((max_bin_count_14_V > max_bin_count_78_V) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_2664_p2 = ((max_bin_count_15_V > max_bin_count_79_V) ? 1'b1 : 1'b0);

assign icmp_ln895_16_fu_2670_p2 = ((max_bin_count_16_V > max_bin_count_80_V) ? 1'b1 : 1'b0);

assign icmp_ln895_17_fu_2676_p2 = ((max_bin_count_17_V > max_bin_count_81_V) ? 1'b1 : 1'b0);

assign icmp_ln895_18_fu_2682_p2 = ((max_bin_count_18_V > max_bin_count_82_V) ? 1'b1 : 1'b0);

assign icmp_ln895_19_fu_2688_p2 = ((max_bin_count_19_V > max_bin_count_83_V) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2580_p2 = ((max_bin_count_1_V > max_bin_count_65_V) ? 1'b1 : 1'b0);

assign icmp_ln895_20_fu_2694_p2 = ((max_bin_count_20_V > max_bin_count_84_V) ? 1'b1 : 1'b0);

assign icmp_ln895_21_fu_2700_p2 = ((max_bin_count_21_V > max_bin_count_85_V) ? 1'b1 : 1'b0);

assign icmp_ln895_22_fu_2706_p2 = ((max_bin_count_22_V > max_bin_count_86_V) ? 1'b1 : 1'b0);

assign icmp_ln895_23_fu_2712_p2 = ((max_bin_count_23_V > max_bin_count_87_V) ? 1'b1 : 1'b0);

assign icmp_ln895_24_fu_2718_p2 = ((max_bin_count_24_V > max_bin_count_88_V) ? 1'b1 : 1'b0);

assign icmp_ln895_25_fu_2724_p2 = ((max_bin_count_25_V > max_bin_count_89_V) ? 1'b1 : 1'b0);

assign icmp_ln895_26_fu_2730_p2 = ((max_bin_count_26_V > max_bin_count_90_V) ? 1'b1 : 1'b0);

assign icmp_ln895_27_fu_2736_p2 = ((max_bin_count_27_V > max_bin_count_91_V) ? 1'b1 : 1'b0);

assign icmp_ln895_28_fu_2742_p2 = ((max_bin_count_28_V > max_bin_count_92_V) ? 1'b1 : 1'b0);

assign icmp_ln895_29_fu_2748_p2 = ((max_bin_count_29_V > max_bin_count_93_V) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2586_p2 = ((max_bin_count_2_V > max_bin_count_66_V) ? 1'b1 : 1'b0);

assign icmp_ln895_30_fu_2754_p2 = ((max_bin_count_30_V > max_bin_count_94_V) ? 1'b1 : 1'b0);

assign icmp_ln895_31_fu_2760_p2 = ((max_bin_count_31_V > max_bin_count_95_V) ? 1'b1 : 1'b0);

assign icmp_ln895_32_fu_2766_p2 = ((max_bin_count_32_V > max_bin_count_96_V) ? 1'b1 : 1'b0);

assign icmp_ln895_33_fu_2772_p2 = ((max_bin_count_33_V > max_bin_count_97_V) ? 1'b1 : 1'b0);

assign icmp_ln895_34_fu_2778_p2 = ((max_bin_count_34_V > max_bin_count_98_V) ? 1'b1 : 1'b0);

assign icmp_ln895_35_fu_2784_p2 = ((max_bin_count_35_V > max_bin_count_99_V) ? 1'b1 : 1'b0);

assign icmp_ln895_36_fu_2790_p2 = ((max_bin_count_36_V > max_bin_count_100_V) ? 1'b1 : 1'b0);

assign icmp_ln895_37_fu_2796_p2 = ((max_bin_count_37_V > max_bin_count_101_V) ? 1'b1 : 1'b0);

assign icmp_ln895_38_fu_2802_p2 = ((max_bin_count_38_V > max_bin_count_102_V) ? 1'b1 : 1'b0);

assign icmp_ln895_39_fu_2808_p2 = ((max_bin_count_39_V > max_bin_count_103_V) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2592_p2 = ((max_bin_count_3_V > max_bin_count_67_V) ? 1'b1 : 1'b0);

assign icmp_ln895_40_fu_2814_p2 = ((max_bin_count_40_V > max_bin_count_104_V) ? 1'b1 : 1'b0);

assign icmp_ln895_41_fu_2820_p2 = ((max_bin_count_41_V > max_bin_count_105_V) ? 1'b1 : 1'b0);

assign icmp_ln895_42_fu_2826_p2 = ((max_bin_count_42_V > max_bin_count_106_V) ? 1'b1 : 1'b0);

assign icmp_ln895_43_fu_2832_p2 = ((max_bin_count_43_V > max_bin_count_107_V) ? 1'b1 : 1'b0);

assign icmp_ln895_44_fu_2838_p2 = ((max_bin_count_44_V > max_bin_count_108_V) ? 1'b1 : 1'b0);

assign icmp_ln895_45_fu_2844_p2 = ((max_bin_count_45_V > max_bin_count_109_V) ? 1'b1 : 1'b0);

assign icmp_ln895_46_fu_2850_p2 = ((max_bin_count_46_V > max_bin_count_110_V) ? 1'b1 : 1'b0);

assign icmp_ln895_47_fu_2856_p2 = ((max_bin_count_47_V > max_bin_count_111_V) ? 1'b1 : 1'b0);

assign icmp_ln895_48_fu_2862_p2 = ((max_bin_count_48_V > max_bin_count_112_V) ? 1'b1 : 1'b0);

assign icmp_ln895_49_fu_2868_p2 = ((max_bin_count_49_V > max_bin_count_113_V) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2598_p2 = ((max_bin_count_4_V > max_bin_count_68_V) ? 1'b1 : 1'b0);

assign icmp_ln895_50_fu_2874_p2 = ((max_bin_count_50_V > max_bin_count_114_V) ? 1'b1 : 1'b0);

assign icmp_ln895_51_fu_2880_p2 = ((max_bin_count_51_V > max_bin_count_115_V) ? 1'b1 : 1'b0);

assign icmp_ln895_52_fu_2886_p2 = ((max_bin_count_52_V > max_bin_count_116_V) ? 1'b1 : 1'b0);

assign icmp_ln895_53_fu_2892_p2 = ((max_bin_count_53_V > max_bin_count_117_V) ? 1'b1 : 1'b0);

assign icmp_ln895_54_fu_2898_p2 = ((max_bin_count_54_V > max_bin_count_118_V) ? 1'b1 : 1'b0);

assign icmp_ln895_55_fu_2904_p2 = ((max_bin_count_55_V > max_bin_count_119_V) ? 1'b1 : 1'b0);

assign icmp_ln895_56_fu_2910_p2 = ((max_bin_count_56_V > max_bin_count_120_V) ? 1'b1 : 1'b0);

assign icmp_ln895_57_fu_2916_p2 = ((max_bin_count_57_V > max_bin_count_121_V) ? 1'b1 : 1'b0);

assign icmp_ln895_58_fu_2922_p2 = ((max_bin_count_58_V > max_bin_count_122_V) ? 1'b1 : 1'b0);

assign icmp_ln895_59_fu_2928_p2 = ((max_bin_count_59_V > max_bin_count_123_V) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_3206_p2 = ((res_max_bin_count_t_s_reg_7152 > res_max_bin_count_t_1_reg_7164) ? 1'b1 : 1'b0);

assign icmp_ln895_60_fu_2934_p2 = ((max_bin_count_60_V > max_bin_count_124_V) ? 1'b1 : 1'b0);

assign icmp_ln895_61_fu_2940_p2 = ((max_bin_count_61_V > max_bin_count_125_V) ? 1'b1 : 1'b0);

assign icmp_ln895_62_fu_2946_p2 = ((max_bin_count_62_V > max_bin_count_126_V) ? 1'b1 : 1'b0);

assign icmp_ln895_63_fu_2952_p2 = ((max_bin_count_63_V > max_bin_count_127_V) ? 1'b1 : 1'b0);

assign icmp_ln895_64_fu_2610_p2 = ((max_bin_count_6_V > max_bin_count_70_V) ? 1'b1 : 1'b0);

assign icmp_ln895_65_fu_2958_p2 = ((select_ln413_182_fu_3218_p3 > select_ln413_86_fu_3762_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_66_fu_2962_p2 = ((select_ln413_185_fu_3235_p3 > select_ln413_89_fu_3779_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_67_fu_2966_p2 = ((select_ln413_188_fu_3252_p3 > select_ln413_92_fu_3796_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_68_fu_2970_p2 = ((select_ln413_191_fu_3269_p3 > select_ln413_95_fu_3813_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_69_fu_2974_p2 = ((select_ln413_2_fu_3286_p3 > select_ln413_98_fu_3830_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2604_p2 = ((max_bin_count_5_V > max_bin_count_69_V) ? 1'b1 : 1'b0);

assign icmp_ln895_70_fu_2978_p2 = ((select_ln413_5_fu_3303_p3 > select_ln413_101_fu_3847_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_71_fu_2982_p2 = ((select_ln413_8_fu_3320_p3 > select_ln413_104_fu_3864_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_72_fu_2986_p2 = ((select_ln413_11_fu_3337_p3 > select_ln413_107_fu_3881_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_73_fu_2990_p2 = ((select_ln413_14_fu_3354_p3 > select_ln413_110_fu_3898_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_74_fu_2994_p2 = ((select_ln413_17_fu_3371_p3 > select_ln413_113_fu_3915_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_75_fu_2998_p2 = ((select_ln413_20_fu_3388_p3 > select_ln413_116_fu_3932_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_76_fu_3002_p2 = ((select_ln413_23_fu_3405_p3 > select_ln413_119_fu_3949_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_77_fu_3006_p2 = ((select_ln413_26_fu_3422_p3 > select_ln413_122_fu_3966_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_78_fu_3010_p2 = ((select_ln413_29_fu_3439_p3 > select_ln413_125_fu_3983_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_79_fu_3014_p2 = ((select_ln413_32_fu_3456_p3 > select_ln413_128_fu_4000_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2616_p2 = ((max_bin_count_7_V > max_bin_count_71_V) ? 1'b1 : 1'b0);

assign icmp_ln895_80_fu_3018_p2 = ((select_ln413_35_fu_3473_p3 > select_ln413_131_fu_4017_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_81_fu_3022_p2 = ((select_ln413_38_fu_3490_p3 > select_ln413_134_fu_4034_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_82_fu_3026_p2 = ((select_ln413_41_fu_3507_p3 > select_ln413_137_fu_4051_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_83_fu_3030_p2 = ((select_ln413_44_fu_3524_p3 > select_ln413_140_fu_4068_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_84_fu_3034_p2 = ((select_ln413_47_fu_3541_p3 > select_ln413_143_fu_4085_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_85_fu_3038_p2 = ((select_ln413_50_fu_3558_p3 > select_ln413_146_fu_4102_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_86_fu_3042_p2 = ((select_ln413_53_fu_3575_p3 > select_ln413_149_fu_4119_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_87_fu_3046_p2 = ((select_ln413_56_fu_3592_p3 > select_ln413_152_fu_4136_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_88_fu_3050_p2 = ((select_ln413_59_fu_3609_p3 > select_ln413_155_fu_4153_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_89_fu_3054_p2 = ((select_ln413_62_fu_3626_p3 > select_ln413_158_fu_4170_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_2622_p2 = ((max_bin_count_8_V > max_bin_count_72_V) ? 1'b1 : 1'b0);

assign icmp_ln895_90_fu_3058_p2 = ((select_ln413_65_fu_3643_p3 > select_ln413_161_fu_4187_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_91_fu_3062_p2 = ((select_ln413_68_fu_3660_p3 > select_ln413_164_fu_4204_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_92_fu_3066_p2 = ((select_ln413_71_fu_3677_p3 > select_ln413_167_fu_4221_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_93_fu_3070_p2 = ((select_ln413_74_fu_3694_p3 > select_ln413_170_fu_4238_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_94_fu_3074_p2 = ((select_ln413_77_fu_3711_p3 > select_ln413_173_fu_4255_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_95_fu_3078_p2 = ((select_ln413_80_fu_3728_p3 > select_ln413_176_fu_4272_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_96_fu_3082_p2 = ((select_ln413_83_fu_3745_p3 > select_ln413_179_fu_4289_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_97_fu_3086_p2 = ((select_ln431_2_fu_4306_p3 > select_ln431_50_fu_4578_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_98_fu_3090_p2 = ((select_ln431_5_fu_4323_p3 > select_ln431_53_fu_4595_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_99_fu_3094_p2 = ((select_ln431_8_fu_4340_p3 > select_ln431_56_fu_4612_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_2628_p2 = ((max_bin_count_9_V > max_bin_count_73_V) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2574_p2 = ((max_bin_count_0_V > max_bin_count_64_V) ? 1'b1 : 1'b0);

assign p_Val2_2_fu_6185_p2 = (t0_V_fu_6178_p3 | 8'd1);

assign p_Val2_4_fu_6227_p2 = (shl_ln_fu_6220_p3 | 12'd16);

assign res_max_bin_count_V = res_max_bin_count_V_1_data_reg;

assign res_max_bin_count_V_ap_vld = res_max_bin_count_V_1_vld_reg;

assign res_max_bin_count_t_1_fu_6110_p3 = ((icmp_ln895_126_fu_3202_p2[0:0] === 1'b1) ? select_ln485_5_fu_6043_p3 : select_ln485_11_fu_6093_p3);

assign res_max_bin_count_t_2_fu_6150_p3 = ((icmp_ln895_5_fu_3206_p2[0:0] === 1'b1) ? res_max_bin_count_t_s_reg_7152 : res_max_bin_count_t_1_reg_7164);

assign res_max_bin_count_t_s_fu_6102_p3 = ((icmp_ln895_125_fu_3198_p2[0:0] === 1'b1) ? select_ln485_2_fu_6026_p3 : select_ln485_8_fu_6068_p3);

assign res_max_bin_r_V = res_max_bin_r_V_1_data_reg;

assign res_max_bin_r_V_ap_vld = res_max_bin_r_V_1_vld_reg;

assign res_max_bin_r_t_V_1_fu_6144_p3 = ((icmp_ln895_126_reg_7158[0:0] === 1'b1) ? select_ln485_4_fu_6123_p3 : select_ln485_10_reg_7141);

assign res_max_bin_r_t_V_2_fu_6164_p3 = ((icmp_ln895_5_fu_3206_p2[0:0] === 1'b1) ? res_max_bin_r_t_V_fu_6133_p3 : res_max_bin_r_t_V_1_fu_6144_p3);

assign res_max_bin_r_t_V_fu_6133_p3 = ((icmp_ln895_125_reg_7146[0:0] === 1'b1) ? select_ln485_1_fu_6118_p3 : select_ln485_7_reg_7131);

assign res_max_bin_theta_V = res_max_bin_theta_V_1_data_reg;

assign res_max_bin_theta_V_ap_vld = res_max_bin_theta_V_1_vld_reg;

assign res_max_bin_theta_t_1_fu_6139_p3 = ((icmp_ln895_126_reg_7158[0:0] === 1'b1) ? select_ln485_3_reg_7121 : select_ln485_9_reg_7136);

assign res_max_bin_theta_t_2_fu_6156_p3 = ((icmp_ln895_5_fu_3206_p2[0:0] === 1'b1) ? res_max_bin_theta_t_s_fu_6128_p3 : res_max_bin_theta_t_1_fu_6139_p3);

assign res_max_bin_theta_t_s_fu_6128_p3 = ((icmp_ln895_125_reg_7146[0:0] === 1'b1) ? select_ln485_reg_7111 : select_ln485_6_reg_7126);

assign select_ln413_100_fu_3839_p3 = ((icmp_ln895_37_fu_2796_p2[0:0] === 1'b1) ? max_bin_r_37_V : max_bin_r_101_V);

assign select_ln413_101_fu_3847_p3 = ((icmp_ln895_37_fu_2796_p2[0:0] === 1'b1) ? max_bin_count_37_V : max_bin_count_101_V);

assign select_ln413_102_fu_5236_p3 = ((icmp_ln895_38_reg_6444[0:0] === 1'b1) ? 7'd38 : 7'd102);

assign select_ln413_103_fu_3856_p3 = ((icmp_ln895_38_fu_2802_p2[0:0] === 1'b1) ? max_bin_r_38_V : max_bin_r_102_V);

assign select_ln413_104_fu_3864_p3 = ((icmp_ln895_38_fu_2802_p2[0:0] === 1'b1) ? max_bin_count_38_V : max_bin_count_102_V);

assign select_ln413_105_fu_5243_p3 = ((icmp_ln895_39_reg_6449[0:0] === 1'b1) ? 7'd39 : 7'd103);

assign select_ln413_106_fu_3873_p3 = ((icmp_ln895_39_fu_2808_p2[0:0] === 1'b1) ? max_bin_r_39_V : max_bin_r_103_V);

assign select_ln413_107_fu_3881_p3 = ((icmp_ln895_39_fu_2808_p2[0:0] === 1'b1) ? max_bin_count_39_V : max_bin_count_103_V);

assign select_ln413_108_fu_5250_p3 = ((icmp_ln895_40_reg_6454[0:0] === 1'b1) ? 7'd40 : 7'd104);

assign select_ln413_109_fu_3890_p3 = ((icmp_ln895_40_fu_2814_p2[0:0] === 1'b1) ? max_bin_r_40_V : max_bin_r_104_V);

assign select_ln413_10_fu_3329_p3 = ((icmp_ln895_7_fu_2616_p2[0:0] === 1'b1) ? max_bin_r_7_V : max_bin_r_71_V);

assign select_ln413_110_fu_3898_p3 = ((icmp_ln895_40_fu_2814_p2[0:0] === 1'b1) ? max_bin_count_40_V : max_bin_count_104_V);

assign select_ln413_111_fu_5257_p3 = ((icmp_ln895_41_reg_6459[0:0] === 1'b1) ? 7'd41 : 7'd105);

assign select_ln413_112_fu_3907_p3 = ((icmp_ln895_41_fu_2820_p2[0:0] === 1'b1) ? max_bin_r_41_V : max_bin_r_105_V);

assign select_ln413_113_fu_3915_p3 = ((icmp_ln895_41_fu_2820_p2[0:0] === 1'b1) ? max_bin_count_41_V : max_bin_count_105_V);

assign select_ln413_114_fu_5264_p3 = ((icmp_ln895_42_reg_6464[0:0] === 1'b1) ? 7'd42 : 7'd106);

assign select_ln413_115_fu_3924_p3 = ((icmp_ln895_42_fu_2826_p2[0:0] === 1'b1) ? max_bin_r_42_V : max_bin_r_106_V);

assign select_ln413_116_fu_3932_p3 = ((icmp_ln895_42_fu_2826_p2[0:0] === 1'b1) ? max_bin_count_42_V : max_bin_count_106_V);

assign select_ln413_117_fu_5271_p3 = ((icmp_ln895_43_reg_6469[0:0] === 1'b1) ? 7'd43 : 7'd107);

assign select_ln413_118_fu_3941_p3 = ((icmp_ln895_43_fu_2832_p2[0:0] === 1'b1) ? max_bin_r_43_V : max_bin_r_107_V);

assign select_ln413_119_fu_3949_p3 = ((icmp_ln895_43_fu_2832_p2[0:0] === 1'b1) ? max_bin_count_43_V : max_bin_count_107_V);

assign select_ln413_11_fu_3337_p3 = ((icmp_ln895_7_fu_2616_p2[0:0] === 1'b1) ? max_bin_count_7_V : max_bin_count_71_V);

assign select_ln413_120_fu_5278_p3 = ((icmp_ln895_44_reg_6474[0:0] === 1'b1) ? 7'd44 : 7'd108);

assign select_ln413_121_fu_3958_p3 = ((icmp_ln895_44_fu_2838_p2[0:0] === 1'b1) ? max_bin_r_44_V : max_bin_r_108_V);

assign select_ln413_122_fu_3966_p3 = ((icmp_ln895_44_fu_2838_p2[0:0] === 1'b1) ? max_bin_count_44_V : max_bin_count_108_V);

assign select_ln413_123_fu_5285_p3 = ((icmp_ln895_45_reg_6479[0:0] === 1'b1) ? 7'd45 : 7'd109);

assign select_ln413_124_fu_3975_p3 = ((icmp_ln895_45_fu_2844_p2[0:0] === 1'b1) ? max_bin_r_45_V : max_bin_r_109_V);

assign select_ln413_125_fu_3983_p3 = ((icmp_ln895_45_fu_2844_p2[0:0] === 1'b1) ? max_bin_count_45_V : max_bin_count_109_V);

assign select_ln413_126_fu_5292_p3 = ((icmp_ln895_46_reg_6484[0:0] === 1'b1) ? 7'd46 : 7'd110);

assign select_ln413_127_fu_3992_p3 = ((icmp_ln895_46_fu_2850_p2[0:0] === 1'b1) ? max_bin_r_46_V : max_bin_r_110_V);

assign select_ln413_128_fu_4000_p3 = ((icmp_ln895_46_fu_2850_p2[0:0] === 1'b1) ? max_bin_count_46_V : max_bin_count_110_V);

assign select_ln413_129_fu_5299_p3 = ((icmp_ln895_47_reg_6489[0:0] === 1'b1) ? 7'd47 : 7'd111);

assign select_ln413_12_fu_5026_p3 = ((icmp_ln895_8_reg_6294[0:0] === 1'b1) ? 7'd8 : 7'd72);

assign select_ln413_130_fu_4009_p3 = ((icmp_ln895_47_fu_2856_p2[0:0] === 1'b1) ? max_bin_r_47_V : max_bin_r_111_V);

assign select_ln413_131_fu_4017_p3 = ((icmp_ln895_47_fu_2856_p2[0:0] === 1'b1) ? max_bin_count_47_V : max_bin_count_111_V);

assign select_ln413_132_fu_5306_p3 = ((icmp_ln895_48_reg_6494[0:0] === 1'b1) ? 7'd48 : 7'd112);

assign select_ln413_133_fu_4026_p3 = ((icmp_ln895_48_fu_2862_p2[0:0] === 1'b1) ? max_bin_r_48_V : max_bin_r_112_V);

assign select_ln413_134_fu_4034_p3 = ((icmp_ln895_48_fu_2862_p2[0:0] === 1'b1) ? max_bin_count_48_V : max_bin_count_112_V);

assign select_ln413_135_fu_5313_p3 = ((icmp_ln895_49_reg_6499[0:0] === 1'b1) ? 7'd49 : 7'd113);

assign select_ln413_136_fu_4043_p3 = ((icmp_ln895_49_fu_2868_p2[0:0] === 1'b1) ? max_bin_r_49_V : max_bin_r_113_V);

assign select_ln413_137_fu_4051_p3 = ((icmp_ln895_49_fu_2868_p2[0:0] === 1'b1) ? max_bin_count_49_V : max_bin_count_113_V);

assign select_ln413_138_fu_5320_p3 = ((icmp_ln895_50_reg_6504[0:0] === 1'b1) ? 7'd50 : 7'd114);

assign select_ln413_139_fu_4060_p3 = ((icmp_ln895_50_fu_2874_p2[0:0] === 1'b1) ? max_bin_r_50_V : max_bin_r_114_V);

assign select_ln413_13_fu_3346_p3 = ((icmp_ln895_8_fu_2622_p2[0:0] === 1'b1) ? max_bin_r_8_V : max_bin_r_72_V);

assign select_ln413_140_fu_4068_p3 = ((icmp_ln895_50_fu_2874_p2[0:0] === 1'b1) ? max_bin_count_50_V : max_bin_count_114_V);

assign select_ln413_141_fu_5327_p3 = ((icmp_ln895_51_reg_6509[0:0] === 1'b1) ? 7'd51 : 7'd115);

assign select_ln413_142_fu_4077_p3 = ((icmp_ln895_51_fu_2880_p2[0:0] === 1'b1) ? max_bin_r_51_V : max_bin_r_115_V);

assign select_ln413_143_fu_4085_p3 = ((icmp_ln895_51_fu_2880_p2[0:0] === 1'b1) ? max_bin_count_51_V : max_bin_count_115_V);

assign select_ln413_144_fu_5334_p3 = ((icmp_ln895_52_reg_6514[0:0] === 1'b1) ? 7'd52 : 7'd116);

assign select_ln413_145_fu_4094_p3 = ((icmp_ln895_52_fu_2886_p2[0:0] === 1'b1) ? max_bin_r_52_V : max_bin_r_116_V);

assign select_ln413_146_fu_4102_p3 = ((icmp_ln895_52_fu_2886_p2[0:0] === 1'b1) ? max_bin_count_52_V : max_bin_count_116_V);

assign select_ln413_147_fu_5341_p3 = ((icmp_ln895_53_reg_6519[0:0] === 1'b1) ? 7'd53 : 7'd117);

assign select_ln413_148_fu_4111_p3 = ((icmp_ln895_53_fu_2892_p2[0:0] === 1'b1) ? max_bin_r_53_V : max_bin_r_117_V);

assign select_ln413_149_fu_4119_p3 = ((icmp_ln895_53_fu_2892_p2[0:0] === 1'b1) ? max_bin_count_53_V : max_bin_count_117_V);

assign select_ln413_14_fu_3354_p3 = ((icmp_ln895_8_fu_2622_p2[0:0] === 1'b1) ? max_bin_count_8_V : max_bin_count_72_V);

assign select_ln413_150_fu_5348_p3 = ((icmp_ln895_54_reg_6524[0:0] === 1'b1) ? 7'd54 : 7'd118);

assign select_ln413_151_fu_4128_p3 = ((icmp_ln895_54_fu_2898_p2[0:0] === 1'b1) ? max_bin_r_54_V : max_bin_r_118_V);

assign select_ln413_152_fu_4136_p3 = ((icmp_ln895_54_fu_2898_p2[0:0] === 1'b1) ? max_bin_count_54_V : max_bin_count_118_V);

assign select_ln413_153_fu_5355_p3 = ((icmp_ln895_55_reg_6529[0:0] === 1'b1) ? 7'd55 : 7'd119);

assign select_ln413_154_fu_4145_p3 = ((icmp_ln895_55_fu_2904_p2[0:0] === 1'b1) ? max_bin_r_55_V : max_bin_r_119_V);

assign select_ln413_155_fu_4153_p3 = ((icmp_ln895_55_fu_2904_p2[0:0] === 1'b1) ? max_bin_count_55_V : max_bin_count_119_V);

assign select_ln413_156_fu_5362_p3 = ((icmp_ln895_56_reg_6534[0:0] === 1'b1) ? 7'd56 : 7'd120);

assign select_ln413_157_fu_4162_p3 = ((icmp_ln895_56_fu_2910_p2[0:0] === 1'b1) ? max_bin_r_56_V : max_bin_r_120_V);

assign select_ln413_158_fu_4170_p3 = ((icmp_ln895_56_fu_2910_p2[0:0] === 1'b1) ? max_bin_count_56_V : max_bin_count_120_V);

assign select_ln413_159_fu_5369_p3 = ((icmp_ln895_57_reg_6539[0:0] === 1'b1) ? 7'd57 : 7'd121);

assign select_ln413_15_fu_5033_p3 = ((icmp_ln895_9_reg_6299[0:0] === 1'b1) ? 7'd9 : 7'd73);

assign select_ln413_160_fu_4179_p3 = ((icmp_ln895_57_fu_2916_p2[0:0] === 1'b1) ? max_bin_r_57_V : max_bin_r_121_V);

assign select_ln413_161_fu_4187_p3 = ((icmp_ln895_57_fu_2916_p2[0:0] === 1'b1) ? max_bin_count_57_V : max_bin_count_121_V);

assign select_ln413_162_fu_5376_p3 = ((icmp_ln895_58_reg_6544[0:0] === 1'b1) ? 7'd58 : 7'd122);

assign select_ln413_163_fu_4196_p3 = ((icmp_ln895_58_fu_2922_p2[0:0] === 1'b1) ? max_bin_r_58_V : max_bin_r_122_V);

assign select_ln413_164_fu_4204_p3 = ((icmp_ln895_58_fu_2922_p2[0:0] === 1'b1) ? max_bin_count_58_V : max_bin_count_122_V);

assign select_ln413_165_fu_5383_p3 = ((icmp_ln895_59_reg_6549[0:0] === 1'b1) ? 7'd59 : 7'd123);

assign select_ln413_166_fu_4213_p3 = ((icmp_ln895_59_fu_2928_p2[0:0] === 1'b1) ? max_bin_r_59_V : max_bin_r_123_V);

assign select_ln413_167_fu_4221_p3 = ((icmp_ln895_59_fu_2928_p2[0:0] === 1'b1) ? max_bin_count_59_V : max_bin_count_123_V);

assign select_ln413_168_fu_5390_p3 = ((icmp_ln895_60_reg_6554[0:0] === 1'b1) ? 7'd60 : 7'd124);

assign select_ln413_169_fu_4230_p3 = ((icmp_ln895_60_fu_2934_p2[0:0] === 1'b1) ? max_bin_r_60_V : max_bin_r_124_V);

assign select_ln413_16_fu_3363_p3 = ((icmp_ln895_9_fu_2628_p2[0:0] === 1'b1) ? max_bin_r_9_V : max_bin_r_73_V);

assign select_ln413_170_fu_4238_p3 = ((icmp_ln895_60_fu_2934_p2[0:0] === 1'b1) ? max_bin_count_60_V : max_bin_count_124_V);

assign select_ln413_171_fu_5397_p3 = ((icmp_ln895_61_reg_6559[0:0] === 1'b1) ? 7'd61 : 7'd125);

assign select_ln413_172_fu_4247_p3 = ((icmp_ln895_61_fu_2940_p2[0:0] === 1'b1) ? max_bin_r_61_V : max_bin_r_125_V);

assign select_ln413_173_fu_4255_p3 = ((icmp_ln895_61_fu_2940_p2[0:0] === 1'b1) ? max_bin_count_61_V : max_bin_count_125_V);

assign select_ln413_174_fu_5404_p3 = ((icmp_ln895_62_reg_6564[0:0] === 1'b1) ? 7'd62 : 7'd126);

assign select_ln413_175_fu_4264_p3 = ((icmp_ln895_62_fu_2946_p2[0:0] === 1'b1) ? max_bin_r_62_V : max_bin_r_126_V);

assign select_ln413_176_fu_4272_p3 = ((icmp_ln895_62_fu_2946_p2[0:0] === 1'b1) ? max_bin_count_62_V : max_bin_count_126_V);

assign select_ln413_177_fu_5411_p3 = ((icmp_ln895_63_reg_6569[0:0] === 1'b1) ? 7'd63 : 7'd127);

assign select_ln413_178_fu_4281_p3 = ((icmp_ln895_63_fu_2952_p2[0:0] === 1'b1) ? max_bin_r_63_V : max_bin_r_127_V);

assign select_ln413_179_fu_4289_p3 = ((icmp_ln895_63_fu_2952_p2[0:0] === 1'b1) ? max_bin_count_63_V : max_bin_count_127_V);

assign select_ln413_17_fu_3371_p3 = ((icmp_ln895_9_fu_2628_p2[0:0] === 1'b1) ? max_bin_count_9_V : max_bin_count_73_V);

assign select_ln413_180_fu_4970_p3 = ((icmp_ln895_reg_6254[0:0] === 1'b1) ? 7'd0 : 7'd64);

assign select_ln413_181_fu_3210_p3 = ((icmp_ln895_fu_2574_p2[0:0] === 1'b1) ? max_bin_r_0_V : max_bin_r_64_V);

assign select_ln413_182_fu_3218_p3 = ((icmp_ln895_fu_2574_p2[0:0] === 1'b1) ? max_bin_count_0_V : max_bin_count_64_V);

assign select_ln413_183_fu_4977_p3 = ((icmp_ln895_1_reg_6259[0:0] === 1'b1) ? 7'd1 : 7'd65);

assign select_ln413_184_fu_3227_p3 = ((icmp_ln895_1_fu_2580_p2[0:0] === 1'b1) ? max_bin_r_1_V : max_bin_r_65_V);

assign select_ln413_185_fu_3235_p3 = ((icmp_ln895_1_fu_2580_p2[0:0] === 1'b1) ? max_bin_count_1_V : max_bin_count_65_V);

assign select_ln413_186_fu_4984_p3 = ((icmp_ln895_2_reg_6264[0:0] === 1'b1) ? 7'd2 : 7'd66);

assign select_ln413_187_fu_3244_p3 = ((icmp_ln895_2_fu_2586_p2[0:0] === 1'b1) ? max_bin_r_2_V : max_bin_r_66_V);

assign select_ln413_188_fu_3252_p3 = ((icmp_ln895_2_fu_2586_p2[0:0] === 1'b1) ? max_bin_count_2_V : max_bin_count_66_V);

assign select_ln413_189_fu_4991_p3 = ((icmp_ln895_3_reg_6269[0:0] === 1'b1) ? 7'd3 : 7'd67);

assign select_ln413_18_fu_5040_p3 = ((icmp_ln895_10_reg_6304[0:0] === 1'b1) ? 7'd10 : 7'd74);

assign select_ln413_190_fu_3261_p3 = ((icmp_ln895_3_fu_2592_p2[0:0] === 1'b1) ? max_bin_r_3_V : max_bin_r_67_V);

assign select_ln413_191_fu_3269_p3 = ((icmp_ln895_3_fu_2592_p2[0:0] === 1'b1) ? max_bin_count_3_V : max_bin_count_67_V);

assign select_ln413_19_fu_3380_p3 = ((icmp_ln895_10_fu_2634_p2[0:0] === 1'b1) ? max_bin_r_10_V : max_bin_r_74_V);

assign select_ln413_1_fu_3278_p3 = ((icmp_ln895_4_fu_2598_p2[0:0] === 1'b1) ? max_bin_r_4_V : max_bin_r_68_V);

assign select_ln413_20_fu_3388_p3 = ((icmp_ln895_10_fu_2634_p2[0:0] === 1'b1) ? max_bin_count_10_V : max_bin_count_74_V);

assign select_ln413_21_fu_5047_p3 = ((icmp_ln895_11_reg_6309[0:0] === 1'b1) ? 7'd11 : 7'd75);

assign select_ln413_22_fu_3397_p3 = ((icmp_ln895_11_fu_2640_p2[0:0] === 1'b1) ? max_bin_r_11_V : max_bin_r_75_V);

assign select_ln413_23_fu_3405_p3 = ((icmp_ln895_11_fu_2640_p2[0:0] === 1'b1) ? max_bin_count_11_V : max_bin_count_75_V);

assign select_ln413_24_fu_5054_p3 = ((icmp_ln895_12_reg_6314[0:0] === 1'b1) ? 7'd12 : 7'd76);

assign select_ln413_25_fu_3414_p3 = ((icmp_ln895_12_fu_2646_p2[0:0] === 1'b1) ? max_bin_r_12_V : max_bin_r_76_V);

assign select_ln413_26_fu_3422_p3 = ((icmp_ln895_12_fu_2646_p2[0:0] === 1'b1) ? max_bin_count_12_V : max_bin_count_76_V);

assign select_ln413_27_fu_5061_p3 = ((icmp_ln895_13_reg_6319[0:0] === 1'b1) ? 7'd13 : 7'd77);

assign select_ln413_28_fu_3431_p3 = ((icmp_ln895_13_fu_2652_p2[0:0] === 1'b1) ? max_bin_r_13_V : max_bin_r_77_V);

assign select_ln413_29_fu_3439_p3 = ((icmp_ln895_13_fu_2652_p2[0:0] === 1'b1) ? max_bin_count_13_V : max_bin_count_77_V);

assign select_ln413_2_fu_3286_p3 = ((icmp_ln895_4_fu_2598_p2[0:0] === 1'b1) ? max_bin_count_4_V : max_bin_count_68_V);

assign select_ln413_30_fu_5068_p3 = ((icmp_ln895_14_reg_6324[0:0] === 1'b1) ? 7'd14 : 7'd78);

assign select_ln413_31_fu_3448_p3 = ((icmp_ln895_14_fu_2658_p2[0:0] === 1'b1) ? max_bin_r_14_V : max_bin_r_78_V);

assign select_ln413_32_fu_3456_p3 = ((icmp_ln895_14_fu_2658_p2[0:0] === 1'b1) ? max_bin_count_14_V : max_bin_count_78_V);

assign select_ln413_33_fu_5075_p3 = ((icmp_ln895_15_reg_6329[0:0] === 1'b1) ? 7'd15 : 7'd79);

assign select_ln413_34_fu_3465_p3 = ((icmp_ln895_15_fu_2664_p2[0:0] === 1'b1) ? max_bin_r_15_V : max_bin_r_79_V);

assign select_ln413_35_fu_3473_p3 = ((icmp_ln895_15_fu_2664_p2[0:0] === 1'b1) ? max_bin_count_15_V : max_bin_count_79_V);

assign select_ln413_36_fu_5082_p3 = ((icmp_ln895_16_reg_6334[0:0] === 1'b1) ? 7'd16 : 7'd80);

assign select_ln413_37_fu_3482_p3 = ((icmp_ln895_16_fu_2670_p2[0:0] === 1'b1) ? max_bin_r_16_V : max_bin_r_80_V);

assign select_ln413_38_fu_3490_p3 = ((icmp_ln895_16_fu_2670_p2[0:0] === 1'b1) ? max_bin_count_16_V : max_bin_count_80_V);

assign select_ln413_39_fu_5089_p3 = ((icmp_ln895_17_reg_6339[0:0] === 1'b1) ? 7'd17 : 7'd81);

assign select_ln413_3_fu_5005_p3 = ((icmp_ln895_6_reg_6279[0:0] === 1'b1) ? 7'd5 : 7'd69);

assign select_ln413_40_fu_3499_p3 = ((icmp_ln895_17_fu_2676_p2[0:0] === 1'b1) ? max_bin_r_17_V : max_bin_r_81_V);

assign select_ln413_41_fu_3507_p3 = ((icmp_ln895_17_fu_2676_p2[0:0] === 1'b1) ? max_bin_count_17_V : max_bin_count_81_V);

assign select_ln413_42_fu_5096_p3 = ((icmp_ln895_18_reg_6344[0:0] === 1'b1) ? 7'd18 : 7'd82);

assign select_ln413_43_fu_3516_p3 = ((icmp_ln895_18_fu_2682_p2[0:0] === 1'b1) ? max_bin_r_18_V : max_bin_r_82_V);

assign select_ln413_44_fu_3524_p3 = ((icmp_ln895_18_fu_2682_p2[0:0] === 1'b1) ? max_bin_count_18_V : max_bin_count_82_V);

assign select_ln413_45_fu_5103_p3 = ((icmp_ln895_19_reg_6349[0:0] === 1'b1) ? 7'd19 : 7'd83);

assign select_ln413_46_fu_3533_p3 = ((icmp_ln895_19_fu_2688_p2[0:0] === 1'b1) ? max_bin_r_19_V : max_bin_r_83_V);

assign select_ln413_47_fu_3541_p3 = ((icmp_ln895_19_fu_2688_p2[0:0] === 1'b1) ? max_bin_count_19_V : max_bin_count_83_V);

assign select_ln413_48_fu_5110_p3 = ((icmp_ln895_20_reg_6354[0:0] === 1'b1) ? 7'd20 : 7'd84);

assign select_ln413_49_fu_3550_p3 = ((icmp_ln895_20_fu_2694_p2[0:0] === 1'b1) ? max_bin_r_20_V : max_bin_r_84_V);

assign select_ln413_4_fu_3295_p3 = ((icmp_ln895_6_fu_2604_p2[0:0] === 1'b1) ? max_bin_r_5_V : max_bin_r_69_V);

assign select_ln413_50_fu_3558_p3 = ((icmp_ln895_20_fu_2694_p2[0:0] === 1'b1) ? max_bin_count_20_V : max_bin_count_84_V);

assign select_ln413_51_fu_5117_p3 = ((icmp_ln895_21_reg_6359[0:0] === 1'b1) ? 7'd21 : 7'd85);

assign select_ln413_52_fu_3567_p3 = ((icmp_ln895_21_fu_2700_p2[0:0] === 1'b1) ? max_bin_r_21_V : max_bin_r_85_V);

assign select_ln413_53_fu_3575_p3 = ((icmp_ln895_21_fu_2700_p2[0:0] === 1'b1) ? max_bin_count_21_V : max_bin_count_85_V);

assign select_ln413_54_fu_5124_p3 = ((icmp_ln895_22_reg_6364[0:0] === 1'b1) ? 7'd22 : 7'd86);

assign select_ln413_55_fu_3584_p3 = ((icmp_ln895_22_fu_2706_p2[0:0] === 1'b1) ? max_bin_r_22_V : max_bin_r_86_V);

assign select_ln413_56_fu_3592_p3 = ((icmp_ln895_22_fu_2706_p2[0:0] === 1'b1) ? max_bin_count_22_V : max_bin_count_86_V);

assign select_ln413_57_fu_5131_p3 = ((icmp_ln895_23_reg_6369[0:0] === 1'b1) ? 7'd23 : 7'd87);

assign select_ln413_58_fu_3601_p3 = ((icmp_ln895_23_fu_2712_p2[0:0] === 1'b1) ? max_bin_r_23_V : max_bin_r_87_V);

assign select_ln413_59_fu_3609_p3 = ((icmp_ln895_23_fu_2712_p2[0:0] === 1'b1) ? max_bin_count_23_V : max_bin_count_87_V);

assign select_ln413_5_fu_3303_p3 = ((icmp_ln895_6_fu_2604_p2[0:0] === 1'b1) ? max_bin_count_5_V : max_bin_count_69_V);

assign select_ln413_60_fu_5138_p3 = ((icmp_ln895_24_reg_6374[0:0] === 1'b1) ? 7'd24 : 7'd88);

assign select_ln413_61_fu_3618_p3 = ((icmp_ln895_24_fu_2718_p2[0:0] === 1'b1) ? max_bin_r_24_V : max_bin_r_88_V);

assign select_ln413_62_fu_3626_p3 = ((icmp_ln895_24_fu_2718_p2[0:0] === 1'b1) ? max_bin_count_24_V : max_bin_count_88_V);

assign select_ln413_63_fu_5145_p3 = ((icmp_ln895_25_reg_6379[0:0] === 1'b1) ? 7'd25 : 7'd89);

assign select_ln413_64_fu_3635_p3 = ((icmp_ln895_25_fu_2724_p2[0:0] === 1'b1) ? max_bin_r_25_V : max_bin_r_89_V);

assign select_ln413_65_fu_3643_p3 = ((icmp_ln895_25_fu_2724_p2[0:0] === 1'b1) ? max_bin_count_25_V : max_bin_count_89_V);

assign select_ln413_66_fu_5152_p3 = ((icmp_ln895_26_reg_6384[0:0] === 1'b1) ? 7'd26 : 7'd90);

assign select_ln413_67_fu_3652_p3 = ((icmp_ln895_26_fu_2730_p2[0:0] === 1'b1) ? max_bin_r_26_V : max_bin_r_90_V);

assign select_ln413_68_fu_3660_p3 = ((icmp_ln895_26_fu_2730_p2[0:0] === 1'b1) ? max_bin_count_26_V : max_bin_count_90_V);

assign select_ln413_69_fu_5159_p3 = ((icmp_ln895_27_reg_6389[0:0] === 1'b1) ? 7'd27 : 7'd91);

assign select_ln413_6_fu_5012_p3 = ((icmp_ln895_64_reg_6284[0:0] === 1'b1) ? 7'd6 : 7'd70);

assign select_ln413_70_fu_3669_p3 = ((icmp_ln895_27_fu_2736_p2[0:0] === 1'b1) ? max_bin_r_27_V : max_bin_r_91_V);

assign select_ln413_71_fu_3677_p3 = ((icmp_ln895_27_fu_2736_p2[0:0] === 1'b1) ? max_bin_count_27_V : max_bin_count_91_V);

assign select_ln413_72_fu_5166_p3 = ((icmp_ln895_28_reg_6394[0:0] === 1'b1) ? 7'd28 : 7'd92);

assign select_ln413_73_fu_3686_p3 = ((icmp_ln895_28_fu_2742_p2[0:0] === 1'b1) ? max_bin_r_28_V : max_bin_r_92_V);

assign select_ln413_74_fu_3694_p3 = ((icmp_ln895_28_fu_2742_p2[0:0] === 1'b1) ? max_bin_count_28_V : max_bin_count_92_V);

assign select_ln413_75_fu_5173_p3 = ((icmp_ln895_29_reg_6399[0:0] === 1'b1) ? 7'd29 : 7'd93);

assign select_ln413_76_fu_3703_p3 = ((icmp_ln895_29_fu_2748_p2[0:0] === 1'b1) ? max_bin_r_29_V : max_bin_r_93_V);

assign select_ln413_77_fu_3711_p3 = ((icmp_ln895_29_fu_2748_p2[0:0] === 1'b1) ? max_bin_count_29_V : max_bin_count_93_V);

assign select_ln413_78_fu_5180_p3 = ((icmp_ln895_30_reg_6404[0:0] === 1'b1) ? 7'd30 : 7'd94);

assign select_ln413_79_fu_3720_p3 = ((icmp_ln895_30_fu_2754_p2[0:0] === 1'b1) ? max_bin_r_30_V : max_bin_r_94_V);

assign select_ln413_7_fu_3312_p3 = ((icmp_ln895_64_fu_2610_p2[0:0] === 1'b1) ? max_bin_r_6_V : max_bin_r_70_V);

assign select_ln413_80_fu_3728_p3 = ((icmp_ln895_30_fu_2754_p2[0:0] === 1'b1) ? max_bin_count_30_V : max_bin_count_94_V);

assign select_ln413_81_fu_5187_p3 = ((icmp_ln895_31_reg_6409[0:0] === 1'b1) ? 7'd31 : 7'd95);

assign select_ln413_82_fu_3737_p3 = ((icmp_ln895_31_fu_2760_p2[0:0] === 1'b1) ? max_bin_r_31_V : max_bin_r_95_V);

assign select_ln413_83_fu_3745_p3 = ((icmp_ln895_31_fu_2760_p2[0:0] === 1'b1) ? max_bin_count_31_V : max_bin_count_95_V);

assign select_ln413_84_fu_5194_p3 = ((icmp_ln895_32_reg_6414[0:0] === 1'b1) ? 7'd32 : 7'd96);

assign select_ln413_85_fu_3754_p3 = ((icmp_ln895_32_fu_2766_p2[0:0] === 1'b1) ? max_bin_r_32_V : max_bin_r_96_V);

assign select_ln413_86_fu_3762_p3 = ((icmp_ln895_32_fu_2766_p2[0:0] === 1'b1) ? max_bin_count_32_V : max_bin_count_96_V);

assign select_ln413_87_fu_5201_p3 = ((icmp_ln895_33_reg_6419[0:0] === 1'b1) ? 7'd33 : 7'd97);

assign select_ln413_88_fu_3771_p3 = ((icmp_ln895_33_fu_2772_p2[0:0] === 1'b1) ? max_bin_r_33_V : max_bin_r_97_V);

assign select_ln413_89_fu_3779_p3 = ((icmp_ln895_33_fu_2772_p2[0:0] === 1'b1) ? max_bin_count_33_V : max_bin_count_97_V);

assign select_ln413_8_fu_3320_p3 = ((icmp_ln895_64_fu_2610_p2[0:0] === 1'b1) ? max_bin_count_6_V : max_bin_count_70_V);

assign select_ln413_90_fu_5208_p3 = ((icmp_ln895_34_reg_6424[0:0] === 1'b1) ? 7'd34 : 7'd98);

assign select_ln413_91_fu_3788_p3 = ((icmp_ln895_34_fu_2778_p2[0:0] === 1'b1) ? max_bin_r_34_V : max_bin_r_98_V);

assign select_ln413_92_fu_3796_p3 = ((icmp_ln895_34_fu_2778_p2[0:0] === 1'b1) ? max_bin_count_34_V : max_bin_count_98_V);

assign select_ln413_93_fu_5215_p3 = ((icmp_ln895_35_reg_6429[0:0] === 1'b1) ? 7'd35 : 7'd99);

assign select_ln413_94_fu_3805_p3 = ((icmp_ln895_35_fu_2784_p2[0:0] === 1'b1) ? max_bin_r_35_V : max_bin_r_99_V);

assign select_ln413_95_fu_3813_p3 = ((icmp_ln895_35_fu_2784_p2[0:0] === 1'b1) ? max_bin_count_35_V : max_bin_count_99_V);

assign select_ln413_96_fu_5222_p3 = ((icmp_ln895_36_reg_6434[0:0] === 1'b1) ? 7'd36 : 7'd100);

assign select_ln413_97_fu_3822_p3 = ((icmp_ln895_36_fu_2790_p2[0:0] === 1'b1) ? max_bin_r_36_V : max_bin_r_100_V);

assign select_ln413_98_fu_3830_p3 = ((icmp_ln895_36_fu_2790_p2[0:0] === 1'b1) ? max_bin_count_36_V : max_bin_count_100_V);

assign select_ln413_99_fu_5229_p3 = ((icmp_ln895_37_reg_6439[0:0] === 1'b1) ? 7'd37 : 7'd101);

assign select_ln413_9_fu_5019_p3 = ((icmp_ln895_7_reg_6289[0:0] === 1'b1) ? 7'd7 : 7'd71);

assign select_ln413_fu_4998_p3 = ((icmp_ln895_4_reg_6274[0:0] === 1'b1) ? 7'd4 : 7'd68);

assign select_ln431_10_fu_4349_p3 = ((icmp_ln895_68_fu_2970_p2[0:0] === 1'b1) ? select_ln413_190_fu_3261_p3 : select_ln413_94_fu_3805_p3);

assign select_ln431_11_fu_4357_p3 = ((icmp_ln895_68_fu_2970_p2[0:0] === 1'b1) ? select_ln413_191_fu_3269_p3 : select_ln413_95_fu_3813_p3);

assign select_ln431_12_fu_5446_p3 = ((icmp_ln895_69_reg_6614[0:0] === 1'b1) ? select_ln413_fu_4998_p3 : select_ln413_96_fu_5222_p3);

assign select_ln431_13_fu_4366_p3 = ((icmp_ln895_69_fu_2974_p2[0:0] === 1'b1) ? select_ln413_1_fu_3278_p3 : select_ln413_97_fu_3822_p3);

assign select_ln431_14_fu_4374_p3 = ((icmp_ln895_69_fu_2974_p2[0:0] === 1'b1) ? select_ln413_2_fu_3286_p3 : select_ln413_98_fu_3830_p3);

assign select_ln431_15_fu_5453_p3 = ((icmp_ln895_70_reg_6624[0:0] === 1'b1) ? select_ln413_3_fu_5005_p3 : select_ln413_99_fu_5229_p3);

assign select_ln431_16_fu_4383_p3 = ((icmp_ln895_70_fu_2978_p2[0:0] === 1'b1) ? select_ln413_4_fu_3295_p3 : select_ln413_100_fu_3839_p3);

assign select_ln431_17_fu_4391_p3 = ((icmp_ln895_70_fu_2978_p2[0:0] === 1'b1) ? select_ln413_5_fu_3303_p3 : select_ln413_101_fu_3847_p3);

assign select_ln431_18_fu_5460_p3 = ((icmp_ln895_71_reg_6634[0:0] === 1'b1) ? select_ln413_6_fu_5012_p3 : select_ln413_102_fu_5236_p3);

assign select_ln431_19_fu_4400_p3 = ((icmp_ln895_71_fu_2982_p2[0:0] === 1'b1) ? select_ln413_7_fu_3312_p3 : select_ln413_103_fu_3856_p3);

assign select_ln431_1_fu_4298_p3 = ((icmp_ln895_65_fu_2958_p2[0:0] === 1'b1) ? select_ln413_181_fu_3210_p3 : select_ln413_85_fu_3754_p3);

assign select_ln431_20_fu_4408_p3 = ((icmp_ln895_71_fu_2982_p2[0:0] === 1'b1) ? select_ln413_8_fu_3320_p3 : select_ln413_104_fu_3864_p3);

assign select_ln431_21_fu_5467_p3 = ((icmp_ln895_72_reg_6644[0:0] === 1'b1) ? select_ln413_9_fu_5019_p3 : select_ln413_105_fu_5243_p3);

assign select_ln431_22_fu_4417_p3 = ((icmp_ln895_72_fu_2986_p2[0:0] === 1'b1) ? select_ln413_10_fu_3329_p3 : select_ln413_106_fu_3873_p3);

assign select_ln431_23_fu_4425_p3 = ((icmp_ln895_72_fu_2986_p2[0:0] === 1'b1) ? select_ln413_11_fu_3337_p3 : select_ln413_107_fu_3881_p3);

assign select_ln431_24_fu_5474_p3 = ((icmp_ln895_73_reg_6654[0:0] === 1'b1) ? select_ln413_12_fu_5026_p3 : select_ln413_108_fu_5250_p3);

assign select_ln431_25_fu_4434_p3 = ((icmp_ln895_73_fu_2990_p2[0:0] === 1'b1) ? select_ln413_13_fu_3346_p3 : select_ln413_109_fu_3890_p3);

assign select_ln431_26_fu_4442_p3 = ((icmp_ln895_73_fu_2990_p2[0:0] === 1'b1) ? select_ln413_14_fu_3354_p3 : select_ln413_110_fu_3898_p3);

assign select_ln431_27_fu_5481_p3 = ((icmp_ln895_74_reg_6664[0:0] === 1'b1) ? select_ln413_15_fu_5033_p3 : select_ln413_111_fu_5257_p3);

assign select_ln431_28_fu_4451_p3 = ((icmp_ln895_74_fu_2994_p2[0:0] === 1'b1) ? select_ln413_16_fu_3363_p3 : select_ln413_112_fu_3907_p3);

assign select_ln431_29_fu_4459_p3 = ((icmp_ln895_74_fu_2994_p2[0:0] === 1'b1) ? select_ln413_17_fu_3371_p3 : select_ln413_113_fu_3915_p3);

assign select_ln431_2_fu_4306_p3 = ((icmp_ln895_65_fu_2958_p2[0:0] === 1'b1) ? select_ln413_182_fu_3218_p3 : select_ln413_86_fu_3762_p3);

assign select_ln431_30_fu_5488_p3 = ((icmp_ln895_75_reg_6674[0:0] === 1'b1) ? select_ln413_18_fu_5040_p3 : select_ln413_114_fu_5264_p3);

assign select_ln431_31_fu_4468_p3 = ((icmp_ln895_75_fu_2998_p2[0:0] === 1'b1) ? select_ln413_19_fu_3380_p3 : select_ln413_115_fu_3924_p3);

assign select_ln431_32_fu_4476_p3 = ((icmp_ln895_75_fu_2998_p2[0:0] === 1'b1) ? select_ln413_20_fu_3388_p3 : select_ln413_116_fu_3932_p3);

assign select_ln431_33_fu_5495_p3 = ((icmp_ln895_76_reg_6684[0:0] === 1'b1) ? select_ln413_21_fu_5047_p3 : select_ln413_117_fu_5271_p3);

assign select_ln431_34_fu_4485_p3 = ((icmp_ln895_76_fu_3002_p2[0:0] === 1'b1) ? select_ln413_22_fu_3397_p3 : select_ln413_118_fu_3941_p3);

assign select_ln431_35_fu_4493_p3 = ((icmp_ln895_76_fu_3002_p2[0:0] === 1'b1) ? select_ln413_23_fu_3405_p3 : select_ln413_119_fu_3949_p3);

assign select_ln431_36_fu_5502_p3 = ((icmp_ln895_77_reg_6694[0:0] === 1'b1) ? select_ln413_24_fu_5054_p3 : select_ln413_120_fu_5278_p3);

assign select_ln431_37_fu_4502_p3 = ((icmp_ln895_77_fu_3006_p2[0:0] === 1'b1) ? select_ln413_25_fu_3414_p3 : select_ln413_121_fu_3958_p3);

assign select_ln431_38_fu_4510_p3 = ((icmp_ln895_77_fu_3006_p2[0:0] === 1'b1) ? select_ln413_26_fu_3422_p3 : select_ln413_122_fu_3966_p3);

assign select_ln431_39_fu_5509_p3 = ((icmp_ln895_78_reg_6704[0:0] === 1'b1) ? select_ln413_27_fu_5061_p3 : select_ln413_123_fu_5285_p3);

assign select_ln431_3_fu_5425_p3 = ((icmp_ln895_66_reg_6584[0:0] === 1'b1) ? select_ln413_183_fu_4977_p3 : select_ln413_87_fu_5201_p3);

assign select_ln431_40_fu_4519_p3 = ((icmp_ln895_78_fu_3010_p2[0:0] === 1'b1) ? select_ln413_28_fu_3431_p3 : select_ln413_124_fu_3975_p3);

assign select_ln431_41_fu_4527_p3 = ((icmp_ln895_78_fu_3010_p2[0:0] === 1'b1) ? select_ln413_29_fu_3439_p3 : select_ln413_125_fu_3983_p3);

assign select_ln431_42_fu_5516_p3 = ((icmp_ln895_79_reg_6714[0:0] === 1'b1) ? select_ln413_30_fu_5068_p3 : select_ln413_126_fu_5292_p3);

assign select_ln431_43_fu_4536_p3 = ((icmp_ln895_79_fu_3014_p2[0:0] === 1'b1) ? select_ln413_31_fu_3448_p3 : select_ln413_127_fu_3992_p3);

assign select_ln431_44_fu_4544_p3 = ((icmp_ln895_79_fu_3014_p2[0:0] === 1'b1) ? select_ln413_32_fu_3456_p3 : select_ln413_128_fu_4000_p3);

assign select_ln431_45_fu_5523_p3 = ((icmp_ln895_80_reg_6724[0:0] === 1'b1) ? select_ln413_33_fu_5075_p3 : select_ln413_129_fu_5299_p3);

assign select_ln431_46_fu_4553_p3 = ((icmp_ln895_80_fu_3018_p2[0:0] === 1'b1) ? select_ln413_34_fu_3465_p3 : select_ln413_130_fu_4009_p3);

assign select_ln431_47_fu_4561_p3 = ((icmp_ln895_80_fu_3018_p2[0:0] === 1'b1) ? select_ln413_35_fu_3473_p3 : select_ln413_131_fu_4017_p3);

assign select_ln431_48_fu_5530_p3 = ((icmp_ln895_81_reg_6734[0:0] === 1'b1) ? select_ln413_36_fu_5082_p3 : select_ln413_132_fu_5306_p3);

assign select_ln431_49_fu_4570_p3 = ((icmp_ln895_81_fu_3022_p2[0:0] === 1'b1) ? select_ln413_37_fu_3482_p3 : select_ln413_133_fu_4026_p3);

assign select_ln431_4_fu_4315_p3 = ((icmp_ln895_66_fu_2962_p2[0:0] === 1'b1) ? select_ln413_184_fu_3227_p3 : select_ln413_88_fu_3771_p3);

assign select_ln431_50_fu_4578_p3 = ((icmp_ln895_81_fu_3022_p2[0:0] === 1'b1) ? select_ln413_38_fu_3490_p3 : select_ln413_134_fu_4034_p3);

assign select_ln431_51_fu_5537_p3 = ((icmp_ln895_82_reg_6744[0:0] === 1'b1) ? select_ln413_39_fu_5089_p3 : select_ln413_135_fu_5313_p3);

assign select_ln431_52_fu_4587_p3 = ((icmp_ln895_82_fu_3026_p2[0:0] === 1'b1) ? select_ln413_40_fu_3499_p3 : select_ln413_136_fu_4043_p3);

assign select_ln431_53_fu_4595_p3 = ((icmp_ln895_82_fu_3026_p2[0:0] === 1'b1) ? select_ln413_41_fu_3507_p3 : select_ln413_137_fu_4051_p3);

assign select_ln431_54_fu_5544_p3 = ((icmp_ln895_83_reg_6754[0:0] === 1'b1) ? select_ln413_42_fu_5096_p3 : select_ln413_138_fu_5320_p3);

assign select_ln431_55_fu_4604_p3 = ((icmp_ln895_83_fu_3030_p2[0:0] === 1'b1) ? select_ln413_43_fu_3516_p3 : select_ln413_139_fu_4060_p3);

assign select_ln431_56_fu_4612_p3 = ((icmp_ln895_83_fu_3030_p2[0:0] === 1'b1) ? select_ln413_44_fu_3524_p3 : select_ln413_140_fu_4068_p3);

assign select_ln431_57_fu_5551_p3 = ((icmp_ln895_84_reg_6764[0:0] === 1'b1) ? select_ln413_45_fu_5103_p3 : select_ln413_141_fu_5327_p3);

assign select_ln431_58_fu_4621_p3 = ((icmp_ln895_84_fu_3034_p2[0:0] === 1'b1) ? select_ln413_46_fu_3533_p3 : select_ln413_142_fu_4077_p3);

assign select_ln431_59_fu_4629_p3 = ((icmp_ln895_84_fu_3034_p2[0:0] === 1'b1) ? select_ln413_47_fu_3541_p3 : select_ln413_143_fu_4085_p3);

assign select_ln431_5_fu_4323_p3 = ((icmp_ln895_66_fu_2962_p2[0:0] === 1'b1) ? select_ln413_185_fu_3235_p3 : select_ln413_89_fu_3779_p3);

assign select_ln431_60_fu_5558_p3 = ((icmp_ln895_85_reg_6774[0:0] === 1'b1) ? select_ln413_48_fu_5110_p3 : select_ln413_144_fu_5334_p3);

assign select_ln431_61_fu_4638_p3 = ((icmp_ln895_85_fu_3038_p2[0:0] === 1'b1) ? select_ln413_49_fu_3550_p3 : select_ln413_145_fu_4094_p3);

assign select_ln431_62_fu_4646_p3 = ((icmp_ln895_85_fu_3038_p2[0:0] === 1'b1) ? select_ln413_50_fu_3558_p3 : select_ln413_146_fu_4102_p3);

assign select_ln431_63_fu_5565_p3 = ((icmp_ln895_86_reg_6784[0:0] === 1'b1) ? select_ln413_51_fu_5117_p3 : select_ln413_147_fu_5341_p3);

assign select_ln431_64_fu_4655_p3 = ((icmp_ln895_86_fu_3042_p2[0:0] === 1'b1) ? select_ln413_52_fu_3567_p3 : select_ln413_148_fu_4111_p3);

assign select_ln431_65_fu_4663_p3 = ((icmp_ln895_86_fu_3042_p2[0:0] === 1'b1) ? select_ln413_53_fu_3575_p3 : select_ln413_149_fu_4119_p3);

assign select_ln431_66_fu_5572_p3 = ((icmp_ln895_87_reg_6794[0:0] === 1'b1) ? select_ln413_54_fu_5124_p3 : select_ln413_150_fu_5348_p3);

assign select_ln431_67_fu_4672_p3 = ((icmp_ln895_87_fu_3046_p2[0:0] === 1'b1) ? select_ln413_55_fu_3584_p3 : select_ln413_151_fu_4128_p3);

assign select_ln431_68_fu_4680_p3 = ((icmp_ln895_87_fu_3046_p2[0:0] === 1'b1) ? select_ln413_56_fu_3592_p3 : select_ln413_152_fu_4136_p3);

assign select_ln431_69_fu_5579_p3 = ((icmp_ln895_88_reg_6804[0:0] === 1'b1) ? select_ln413_57_fu_5131_p3 : select_ln413_153_fu_5355_p3);

assign select_ln431_6_fu_5432_p3 = ((icmp_ln895_67_reg_6594[0:0] === 1'b1) ? select_ln413_186_fu_4984_p3 : select_ln413_90_fu_5208_p3);

assign select_ln431_70_fu_4689_p3 = ((icmp_ln895_88_fu_3050_p2[0:0] === 1'b1) ? select_ln413_58_fu_3601_p3 : select_ln413_154_fu_4145_p3);

assign select_ln431_71_fu_4697_p3 = ((icmp_ln895_88_fu_3050_p2[0:0] === 1'b1) ? select_ln413_59_fu_3609_p3 : select_ln413_155_fu_4153_p3);

assign select_ln431_72_fu_5586_p3 = ((icmp_ln895_89_reg_6814[0:0] === 1'b1) ? select_ln413_60_fu_5138_p3 : select_ln413_156_fu_5362_p3);

assign select_ln431_73_fu_4706_p3 = ((icmp_ln895_89_fu_3054_p2[0:0] === 1'b1) ? select_ln413_61_fu_3618_p3 : select_ln413_157_fu_4162_p3);

assign select_ln431_74_fu_4714_p3 = ((icmp_ln895_89_fu_3054_p2[0:0] === 1'b1) ? select_ln413_62_fu_3626_p3 : select_ln413_158_fu_4170_p3);

assign select_ln431_75_fu_5593_p3 = ((icmp_ln895_90_reg_6824[0:0] === 1'b1) ? select_ln413_63_fu_5145_p3 : select_ln413_159_fu_5369_p3);

assign select_ln431_76_fu_4723_p3 = ((icmp_ln895_90_fu_3058_p2[0:0] === 1'b1) ? select_ln413_64_fu_3635_p3 : select_ln413_160_fu_4179_p3);

assign select_ln431_77_fu_4731_p3 = ((icmp_ln895_90_fu_3058_p2[0:0] === 1'b1) ? select_ln413_65_fu_3643_p3 : select_ln413_161_fu_4187_p3);

assign select_ln431_78_fu_5600_p3 = ((icmp_ln895_91_reg_6834[0:0] === 1'b1) ? select_ln413_66_fu_5152_p3 : select_ln413_162_fu_5376_p3);

assign select_ln431_79_fu_4740_p3 = ((icmp_ln895_91_fu_3062_p2[0:0] === 1'b1) ? select_ln413_67_fu_3652_p3 : select_ln413_163_fu_4196_p3);

assign select_ln431_7_fu_4332_p3 = ((icmp_ln895_67_fu_2966_p2[0:0] === 1'b1) ? select_ln413_187_fu_3244_p3 : select_ln413_91_fu_3788_p3);

assign select_ln431_80_fu_4748_p3 = ((icmp_ln895_91_fu_3062_p2[0:0] === 1'b1) ? select_ln413_68_fu_3660_p3 : select_ln413_164_fu_4204_p3);

assign select_ln431_81_fu_5607_p3 = ((icmp_ln895_92_reg_6844[0:0] === 1'b1) ? select_ln413_69_fu_5159_p3 : select_ln413_165_fu_5383_p3);

assign select_ln431_82_fu_4757_p3 = ((icmp_ln895_92_fu_3066_p2[0:0] === 1'b1) ? select_ln413_70_fu_3669_p3 : select_ln413_166_fu_4213_p3);

assign select_ln431_83_fu_4765_p3 = ((icmp_ln895_92_fu_3066_p2[0:0] === 1'b1) ? select_ln413_71_fu_3677_p3 : select_ln413_167_fu_4221_p3);

assign select_ln431_84_fu_5614_p3 = ((icmp_ln895_93_reg_6854[0:0] === 1'b1) ? select_ln413_72_fu_5166_p3 : select_ln413_168_fu_5390_p3);

assign select_ln431_85_fu_4774_p3 = ((icmp_ln895_93_fu_3070_p2[0:0] === 1'b1) ? select_ln413_73_fu_3686_p3 : select_ln413_169_fu_4230_p3);

assign select_ln431_86_fu_4782_p3 = ((icmp_ln895_93_fu_3070_p2[0:0] === 1'b1) ? select_ln413_74_fu_3694_p3 : select_ln413_170_fu_4238_p3);

assign select_ln431_87_fu_5621_p3 = ((icmp_ln895_94_reg_6864[0:0] === 1'b1) ? select_ln413_75_fu_5173_p3 : select_ln413_171_fu_5397_p3);

assign select_ln431_88_fu_4791_p3 = ((icmp_ln895_94_fu_3074_p2[0:0] === 1'b1) ? select_ln413_76_fu_3703_p3 : select_ln413_172_fu_4247_p3);

assign select_ln431_89_fu_4799_p3 = ((icmp_ln895_94_fu_3074_p2[0:0] === 1'b1) ? select_ln413_77_fu_3711_p3 : select_ln413_173_fu_4255_p3);

assign select_ln431_8_fu_4340_p3 = ((icmp_ln895_67_fu_2966_p2[0:0] === 1'b1) ? select_ln413_188_fu_3252_p3 : select_ln413_92_fu_3796_p3);

assign select_ln431_90_fu_5628_p3 = ((icmp_ln895_95_reg_6874[0:0] === 1'b1) ? select_ln413_78_fu_5180_p3 : select_ln413_174_fu_5404_p3);

assign select_ln431_91_fu_4808_p3 = ((icmp_ln895_95_fu_3078_p2[0:0] === 1'b1) ? select_ln413_79_fu_3720_p3 : select_ln413_175_fu_4264_p3);

assign select_ln431_92_fu_4816_p3 = ((icmp_ln895_95_fu_3078_p2[0:0] === 1'b1) ? select_ln413_80_fu_3728_p3 : select_ln413_176_fu_4272_p3);

assign select_ln431_93_fu_5635_p3 = ((icmp_ln895_96_reg_6884[0:0] === 1'b1) ? select_ln413_81_fu_5187_p3 : select_ln413_177_fu_5411_p3);

assign select_ln431_94_fu_4825_p3 = ((icmp_ln895_96_fu_3082_p2[0:0] === 1'b1) ? select_ln413_82_fu_3737_p3 : select_ln413_178_fu_4281_p3);

assign select_ln431_95_fu_4833_p3 = ((icmp_ln895_96_fu_3082_p2[0:0] === 1'b1) ? select_ln413_83_fu_3745_p3 : select_ln413_179_fu_4289_p3);

assign select_ln431_9_fu_5439_p3 = ((icmp_ln895_68_reg_6604[0:0] === 1'b1) ? select_ln413_189_fu_4991_p3 : select_ln413_93_fu_5215_p3);

assign select_ln431_fu_5418_p3 = ((icmp_ln895_65_reg_6574[0:0] === 1'b1) ? select_ln413_180_fu_4970_p3 : select_ln413_84_fu_5194_p3);

assign select_ln449_10_fu_5685_p3 = ((icmp_ln895_100_reg_6930[0:0] === 1'b1) ? select_ln431_10_reg_6609 : select_ln431_58_reg_6769);

assign select_ln449_11_fu_4866_p3 = ((icmp_ln895_100_fu_3098_p2[0:0] === 1'b1) ? select_ln431_11_fu_4357_p3 : select_ln431_59_fu_4629_p3);

assign select_ln449_12_fu_5690_p3 = ((icmp_ln895_101_reg_6942[0:0] === 1'b1) ? select_ln431_12_fu_5446_p3 : select_ln431_60_fu_5558_p3);

assign select_ln449_13_fu_5697_p3 = ((icmp_ln895_101_reg_6942[0:0] === 1'b1) ? select_ln431_13_reg_6619 : select_ln431_61_reg_6779);

assign select_ln449_14_fu_4874_p3 = ((icmp_ln895_101_fu_3102_p2[0:0] === 1'b1) ? select_ln431_14_fu_4374_p3 : select_ln431_62_fu_4646_p3);

assign select_ln449_15_fu_5702_p3 = ((icmp_ln895_102_reg_6954[0:0] === 1'b1) ? select_ln431_15_fu_5453_p3 : select_ln431_63_fu_5565_p3);

assign select_ln449_16_fu_5709_p3 = ((icmp_ln895_102_reg_6954[0:0] === 1'b1) ? select_ln431_16_reg_6629 : select_ln431_64_reg_6789);

assign select_ln449_17_fu_4882_p3 = ((icmp_ln895_102_fu_3106_p2[0:0] === 1'b1) ? select_ln431_17_fu_4391_p3 : select_ln431_65_fu_4663_p3);

assign select_ln449_18_fu_5714_p3 = ((icmp_ln895_103_reg_6966[0:0] === 1'b1) ? select_ln431_18_fu_5460_p3 : select_ln431_66_fu_5572_p3);

assign select_ln449_19_fu_5721_p3 = ((icmp_ln895_103_reg_6966[0:0] === 1'b1) ? select_ln431_19_reg_6639 : select_ln431_67_reg_6799);

assign select_ln449_1_fu_5649_p3 = ((icmp_ln895_97_reg_6894[0:0] === 1'b1) ? select_ln431_1_reg_6579 : select_ln431_49_reg_6739);

assign select_ln449_20_fu_4890_p3 = ((icmp_ln895_103_fu_3110_p2[0:0] === 1'b1) ? select_ln431_20_fu_4408_p3 : select_ln431_68_fu_4680_p3);

assign select_ln449_21_fu_5726_p3 = ((icmp_ln895_104_reg_6978[0:0] === 1'b1) ? select_ln431_21_fu_5467_p3 : select_ln431_69_fu_5579_p3);

assign select_ln449_22_fu_5733_p3 = ((icmp_ln895_104_reg_6978[0:0] === 1'b1) ? select_ln431_22_reg_6649 : select_ln431_70_reg_6809);

assign select_ln449_23_fu_4898_p3 = ((icmp_ln895_104_fu_3114_p2[0:0] === 1'b1) ? select_ln431_23_fu_4425_p3 : select_ln431_71_fu_4697_p3);

assign select_ln449_24_fu_5738_p3 = ((icmp_ln895_105_reg_6990[0:0] === 1'b1) ? select_ln431_24_fu_5474_p3 : select_ln431_72_fu_5586_p3);

assign select_ln449_25_fu_5745_p3 = ((icmp_ln895_105_reg_6990[0:0] === 1'b1) ? select_ln431_25_reg_6659 : select_ln431_73_reg_6819);

assign select_ln449_26_fu_4906_p3 = ((icmp_ln895_105_fu_3118_p2[0:0] === 1'b1) ? select_ln431_26_fu_4442_p3 : select_ln431_74_fu_4714_p3);

assign select_ln449_27_fu_5750_p3 = ((icmp_ln895_106_reg_7002[0:0] === 1'b1) ? select_ln431_27_fu_5481_p3 : select_ln431_75_fu_5593_p3);

assign select_ln449_28_fu_5757_p3 = ((icmp_ln895_106_reg_7002[0:0] === 1'b1) ? select_ln431_28_reg_6669 : select_ln431_76_reg_6829);

assign select_ln449_29_fu_4914_p3 = ((icmp_ln895_106_fu_3122_p2[0:0] === 1'b1) ? select_ln431_29_fu_4459_p3 : select_ln431_77_fu_4731_p3);

assign select_ln449_2_fu_4842_p3 = ((icmp_ln895_97_fu_3086_p2[0:0] === 1'b1) ? select_ln431_2_fu_4306_p3 : select_ln431_50_fu_4578_p3);

assign select_ln449_30_fu_5762_p3 = ((icmp_ln895_107_reg_7014[0:0] === 1'b1) ? select_ln431_30_fu_5488_p3 : select_ln431_78_fu_5600_p3);

assign select_ln449_31_fu_5769_p3 = ((icmp_ln895_107_reg_7014[0:0] === 1'b1) ? select_ln431_31_reg_6679 : select_ln431_79_reg_6839);

assign select_ln449_32_fu_4922_p3 = ((icmp_ln895_107_fu_3126_p2[0:0] === 1'b1) ? select_ln431_32_fu_4476_p3 : select_ln431_80_fu_4748_p3);

assign select_ln449_33_fu_5774_p3 = ((icmp_ln895_108_reg_7026[0:0] === 1'b1) ? select_ln431_33_fu_5495_p3 : select_ln431_81_fu_5607_p3);

assign select_ln449_34_fu_5781_p3 = ((icmp_ln895_108_reg_7026[0:0] === 1'b1) ? select_ln431_34_reg_6689 : select_ln431_82_reg_6849);

assign select_ln449_35_fu_4930_p3 = ((icmp_ln895_108_fu_3130_p2[0:0] === 1'b1) ? select_ln431_35_fu_4493_p3 : select_ln431_83_fu_4765_p3);

assign select_ln449_36_fu_5786_p3 = ((icmp_ln895_109_reg_7038[0:0] === 1'b1) ? select_ln431_36_fu_5502_p3 : select_ln431_84_fu_5614_p3);

assign select_ln449_37_fu_5793_p3 = ((icmp_ln895_109_reg_7038[0:0] === 1'b1) ? select_ln431_37_reg_6699 : select_ln431_85_reg_6859);

assign select_ln449_38_fu_4938_p3 = ((icmp_ln895_109_fu_3134_p2[0:0] === 1'b1) ? select_ln431_38_fu_4510_p3 : select_ln431_86_fu_4782_p3);

assign select_ln449_39_fu_5798_p3 = ((icmp_ln895_110_reg_7050[0:0] === 1'b1) ? select_ln431_39_fu_5509_p3 : select_ln431_87_fu_5621_p3);

assign select_ln449_3_fu_5654_p3 = ((icmp_ln895_98_reg_6906[0:0] === 1'b1) ? select_ln431_3_fu_5425_p3 : select_ln431_51_fu_5537_p3);

assign select_ln449_40_fu_5805_p3 = ((icmp_ln895_110_reg_7050[0:0] === 1'b1) ? select_ln431_40_reg_6709 : select_ln431_88_reg_6869);

assign select_ln449_41_fu_4946_p3 = ((icmp_ln895_110_fu_3138_p2[0:0] === 1'b1) ? select_ln431_41_fu_4527_p3 : select_ln431_89_fu_4799_p3);

assign select_ln449_42_fu_5810_p3 = ((icmp_ln895_111_reg_7062[0:0] === 1'b1) ? select_ln431_42_fu_5516_p3 : select_ln431_90_fu_5628_p3);

assign select_ln449_43_fu_5817_p3 = ((icmp_ln895_111_reg_7062[0:0] === 1'b1) ? select_ln431_43_reg_6719 : select_ln431_91_reg_6879);

assign select_ln449_44_fu_4954_p3 = ((icmp_ln895_111_fu_3142_p2[0:0] === 1'b1) ? select_ln431_44_fu_4544_p3 : select_ln431_92_fu_4816_p3);

assign select_ln449_45_fu_5822_p3 = ((icmp_ln895_112_reg_7074[0:0] === 1'b1) ? select_ln431_45_fu_5523_p3 : select_ln431_93_fu_5635_p3);

assign select_ln449_46_fu_5829_p3 = ((icmp_ln895_112_reg_7074[0:0] === 1'b1) ? select_ln431_46_reg_6729 : select_ln431_94_reg_6889);

assign select_ln449_47_fu_4962_p3 = ((icmp_ln895_112_fu_3146_p2[0:0] === 1'b1) ? select_ln431_47_fu_4561_p3 : select_ln431_95_fu_4833_p3);

assign select_ln449_4_fu_5661_p3 = ((icmp_ln895_98_reg_6906[0:0] === 1'b1) ? select_ln431_4_reg_6589 : select_ln431_52_reg_6749);

assign select_ln449_5_fu_4850_p3 = ((icmp_ln895_98_fu_3090_p2[0:0] === 1'b1) ? select_ln431_5_fu_4323_p3 : select_ln431_53_fu_4595_p3);

assign select_ln449_6_fu_5666_p3 = ((icmp_ln895_99_reg_6918[0:0] === 1'b1) ? select_ln431_6_fu_5432_p3 : select_ln431_54_fu_5544_p3);

assign select_ln449_7_fu_5673_p3 = ((icmp_ln895_99_reg_6918[0:0] === 1'b1) ? select_ln431_7_reg_6599 : select_ln431_55_reg_6759);

assign select_ln449_8_fu_4858_p3 = ((icmp_ln895_99_fu_3094_p2[0:0] === 1'b1) ? select_ln431_8_fu_4340_p3 : select_ln431_56_fu_4612_p3);

assign select_ln449_9_fu_5678_p3 = ((icmp_ln895_100_reg_6930[0:0] === 1'b1) ? select_ln431_9_fu_5439_p3 : select_ln431_57_fu_5551_p3);

assign select_ln449_fu_5642_p3 = ((icmp_ln895_97_reg_6894[0:0] === 1'b1) ? select_ln431_fu_5418_p3 : select_ln431_48_fu_5530_p3);

assign select_ln467_10_fu_5911_p3 = ((icmp_ln895_116_fu_3162_p2[0:0] === 1'b1) ? select_ln449_10_fu_5685_p3 : select_ln449_34_fu_5781_p3);

assign select_ln467_11_fu_5919_p3 = ((icmp_ln895_116_fu_3162_p2[0:0] === 1'b1) ? select_ln449_11_reg_6936 : select_ln449_35_reg_7032);

assign select_ln467_12_fu_5926_p3 = ((icmp_ln895_117_fu_3166_p2[0:0] === 1'b1) ? select_ln449_12_fu_5690_p3 : select_ln449_36_fu_5786_p3);

assign select_ln467_13_fu_5934_p3 = ((icmp_ln895_117_fu_3166_p2[0:0] === 1'b1) ? select_ln449_13_fu_5697_p3 : select_ln449_37_fu_5793_p3);

assign select_ln467_14_fu_5942_p3 = ((icmp_ln895_117_fu_3166_p2[0:0] === 1'b1) ? select_ln449_14_reg_6948 : select_ln449_38_reg_7044);

assign select_ln467_15_fu_5949_p3 = ((icmp_ln895_118_fu_3170_p2[0:0] === 1'b1) ? select_ln449_15_fu_5702_p3 : select_ln449_39_fu_5798_p3);

assign select_ln467_16_fu_5957_p3 = ((icmp_ln895_118_fu_3170_p2[0:0] === 1'b1) ? select_ln449_16_fu_5709_p3 : select_ln449_40_fu_5805_p3);

assign select_ln467_17_fu_5965_p3 = ((icmp_ln895_118_fu_3170_p2[0:0] === 1'b1) ? select_ln449_17_reg_6960 : select_ln449_41_reg_7056);

assign select_ln467_18_fu_5972_p3 = ((icmp_ln895_119_fu_3174_p2[0:0] === 1'b1) ? select_ln449_18_fu_5714_p3 : select_ln449_42_fu_5810_p3);

assign select_ln467_19_fu_5980_p3 = ((icmp_ln895_119_fu_3174_p2[0:0] === 1'b1) ? select_ln449_19_fu_5721_p3 : select_ln449_43_fu_5817_p3);

assign select_ln467_1_fu_5842_p3 = ((icmp_ln895_113_fu_3150_p2[0:0] === 1'b1) ? select_ln449_1_fu_5649_p3 : select_ln449_25_fu_5745_p3);

assign select_ln467_20_fu_5988_p3 = ((icmp_ln895_119_fu_3174_p2[0:0] === 1'b1) ? select_ln449_20_reg_6972 : select_ln449_44_reg_7068);

assign select_ln467_21_fu_5995_p3 = ((icmp_ln895_120_fu_3178_p2[0:0] === 1'b1) ? select_ln449_21_fu_5726_p3 : select_ln449_45_fu_5822_p3);

assign select_ln467_22_fu_6003_p3 = ((icmp_ln895_120_fu_3178_p2[0:0] === 1'b1) ? select_ln449_22_fu_5733_p3 : select_ln449_46_fu_5829_p3);

assign select_ln467_23_fu_6011_p3 = ((icmp_ln895_120_fu_3178_p2[0:0] === 1'b1) ? select_ln449_23_reg_6984 : select_ln449_47_reg_7080);

assign select_ln467_2_fu_5850_p3 = ((icmp_ln895_113_fu_3150_p2[0:0] === 1'b1) ? select_ln449_2_reg_6900 : select_ln449_26_reg_6996);

assign select_ln467_3_fu_5857_p3 = ((icmp_ln895_114_fu_3154_p2[0:0] === 1'b1) ? select_ln449_3_fu_5654_p3 : select_ln449_27_fu_5750_p3);

assign select_ln467_4_fu_5865_p3 = ((icmp_ln895_114_fu_3154_p2[0:0] === 1'b1) ? select_ln449_4_fu_5661_p3 : select_ln449_28_fu_5757_p3);

assign select_ln467_5_fu_5873_p3 = ((icmp_ln895_114_fu_3154_p2[0:0] === 1'b1) ? select_ln449_5_reg_6912 : select_ln449_29_reg_7008);

assign select_ln467_6_fu_5880_p3 = ((icmp_ln895_115_fu_3158_p2[0:0] === 1'b1) ? select_ln449_6_fu_5666_p3 : select_ln449_30_fu_5762_p3);

assign select_ln467_7_fu_5888_p3 = ((icmp_ln895_115_fu_3158_p2[0:0] === 1'b1) ? select_ln449_7_fu_5673_p3 : select_ln449_31_fu_5769_p3);

assign select_ln467_8_fu_5896_p3 = ((icmp_ln895_115_fu_3158_p2[0:0] === 1'b1) ? select_ln449_8_reg_6924 : select_ln449_32_reg_7020);

assign select_ln467_9_fu_5903_p3 = ((icmp_ln895_116_fu_3162_p2[0:0] === 1'b1) ? select_ln449_9_fu_5678_p3 : select_ln449_33_fu_5774_p3);

assign select_ln467_fu_5834_p3 = ((icmp_ln895_113_fu_3150_p2[0:0] === 1'b1) ? select_ln449_fu_5642_p3 : select_ln449_24_fu_5738_p3);

assign select_ln485_10_fu_6085_p3 = ((icmp_ln895_124_fu_3194_p2[0:0] === 1'b1) ? select_ln467_10_fu_5911_p3 : select_ln467_22_fu_6003_p3);

assign select_ln485_11_fu_6093_p3 = ((icmp_ln895_124_fu_3194_p2[0:0] === 1'b1) ? select_ln467_11_fu_5919_p3 : select_ln467_23_fu_6011_p3);

assign select_ln485_1_fu_6118_p3 = ((icmp_ln895_121_reg_7106[0:0] === 1'b1) ? select_ln467_1_reg_7086 : select_ln467_13_reg_7096);

assign select_ln485_2_fu_6026_p3 = ((icmp_ln895_121_fu_3182_p2[0:0] === 1'b1) ? select_ln467_2_fu_5850_p3 : select_ln467_14_fu_5942_p3);

assign select_ln485_3_fu_6035_p3 = ((icmp_ln895_122_fu_3186_p2[0:0] === 1'b1) ? select_ln467_3_fu_5857_p3 : select_ln467_15_fu_5949_p3);

assign select_ln485_4_fu_6123_p3 = ((icmp_ln895_122_reg_7116[0:0] === 1'b1) ? select_ln467_4_reg_7091 : select_ln467_16_reg_7101);

assign select_ln485_5_fu_6043_p3 = ((icmp_ln895_122_fu_3186_p2[0:0] === 1'b1) ? select_ln467_5_fu_5873_p3 : select_ln467_17_fu_5965_p3);

assign select_ln485_6_fu_6052_p3 = ((icmp_ln895_123_fu_3190_p2[0:0] === 1'b1) ? select_ln467_6_fu_5880_p3 : select_ln467_18_fu_5972_p3);

assign select_ln485_7_fu_6060_p3 = ((icmp_ln895_123_fu_3190_p2[0:0] === 1'b1) ? select_ln467_7_fu_5888_p3 : select_ln467_19_fu_5980_p3);

assign select_ln485_8_fu_6068_p3 = ((icmp_ln895_123_fu_3190_p2[0:0] === 1'b1) ? select_ln467_8_fu_5896_p3 : select_ln467_20_fu_5988_p3);

assign select_ln485_9_fu_6077_p3 = ((icmp_ln895_124_fu_3194_p2[0:0] === 1'b1) ? select_ln467_9_fu_5903_p3 : select_ln467_21_fu_5995_p3);

assign select_ln485_fu_6018_p3 = ((icmp_ln895_121_fu_3182_p2[0:0] === 1'b1) ? select_ln467_fu_5834_p3 : select_ln467_12_fu_5926_p3);

assign sext_ln703_fu_6206_p1 = $signed(add_ln703_fu_6200_p2);

assign shl_ln_fu_6220_p3 = {{tmp_V_reg_7181}, {5'd0}};

assign t0_V_fu_6178_p3 = {{res_max_bin_theta_t_2_reg_7175}, {1'd0}};

assign tmp_V_fu_6172_p2 = (res_max_bin_r_t_V_2_fu_6164_p3 + 7'd1);

assign zext_ln703_1_fu_6195_p1 = p_Val2_2_fu_6185_p2;

assign zext_ln703_2_fu_6210_p1 = $unsigned(sext_ln703_fu_6206_p1);

assign zext_ln703_fu_6191_p1 = p_Val2_2_fu_6185_p2;

assign zext_ln708_fu_6233_p1 = p_Val2_4_fu_6227_p2;

always @ (posedge ap_clk) begin
    hls_LT_theta_V_1_data_reg[13:8] <= 6'b000000;
    hls_LT_r_V_1_data_reg[3:0] <= 4'b0000;
    hls_LT_r_V_1_data_reg[21:12] <= 10'b0000000000;
    select_ln485_reg_7111[1:0] <= 2'b00;
    select_ln485_3_reg_7121[1:0] <= 2'b01;
    select_ln485_6_reg_7126[1:0] <= 2'b10;
    select_ln485_9_reg_7136[1:0] <= 2'b11;
end

endmodule //find_max_bin_tb_128
