
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
  on 'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -R -full64 -debug_access+all -kdb -f rtl.f -l vcs.log tb/tb_fp_add.v \

                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Tue Dec 17 15:54:04 2024

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../fp32_add.v'
Parsing design file '../Priority_Encoder.v'
Parsing design file 'tb/tb_fp_add.v'
Top Level Modules:
       tb_fp_add
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_fp_add
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib -L/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _2044870_archive_1.so \
_prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o \
/opt/synopsys/verdi/verdi/U-2023.03-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
Command: /home/ysyoon/nfs/PROJECT/Floating-Point-ALU-in-Verilog/Addition_and_Subtraction/sim/./simv -a vcs.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Dec 17 15:54 2024
*Verdi* Loading libsscore_vcs202303.so
FSDB Dumper for VCS, Release Verdi_U-2023.03-SP2, Linux x86_64/64bit, 08/28/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'waveform.fsdb'
*Verdi* : Begin traversing the scope (tb_fp_add), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
         0	Simulation START
       436	Simulation FINISH
$finish called from file "tb/tb_fp_add.v", line 104.
$finish at simulation time               436000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 436000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.0Mb
Tue Dec 17 15:54:06 2024
CPU time: .411 seconds to compile + .186 seconds to elab + .365 seconds to link + .278 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
